{
  "module_name": "mmhub_2_3_0_offset.h",
  "hash_id": "d128564720b1ab13070c4e2e98606278a27044af5e15a63522c11a044d841d95",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_offset.h",
  "human_readable_source": " \n#ifndef _mmhub_2_3_0_OFFSET_HEADER\n#define _mmhub_2_3_0_OFFSET_HEADER\n\n\n\n\n\n#define mmDAGB0_RDCLI0                                                                                 0x0000\n#define mmDAGB0_RDCLI0_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI1                                                                                 0x0001\n#define mmDAGB0_RDCLI1_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI2                                                                                 0x0002\n#define mmDAGB0_RDCLI2_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI3                                                                                 0x0003\n#define mmDAGB0_RDCLI3_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI4                                                                                 0x0004\n#define mmDAGB0_RDCLI4_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI5                                                                                 0x0005\n#define mmDAGB0_RDCLI5_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI6                                                                                 0x0006\n#define mmDAGB0_RDCLI6_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI7                                                                                 0x0007\n#define mmDAGB0_RDCLI7_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI8                                                                                 0x0008\n#define mmDAGB0_RDCLI8_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI9                                                                                 0x0009\n#define mmDAGB0_RDCLI9_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI10                                                                                0x000a\n#define mmDAGB0_RDCLI10_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI11                                                                                0x000b\n#define mmDAGB0_RDCLI11_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI12                                                                                0x000c\n#define mmDAGB0_RDCLI12_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI13                                                                                0x000d\n#define mmDAGB0_RDCLI13_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI14                                                                                0x000e\n#define mmDAGB0_RDCLI14_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI15                                                                                0x000f\n#define mmDAGB0_RDCLI15_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI16                                                                                0x0010\n#define mmDAGB0_RDCLI16_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI17                                                                                0x0011\n#define mmDAGB0_RDCLI17_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI18                                                                                0x0012\n#define mmDAGB0_RDCLI18_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI19                                                                                0x0013\n#define mmDAGB0_RDCLI19_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI20                                                                                0x0014\n#define mmDAGB0_RDCLI20_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI21                                                                                0x0015\n#define mmDAGB0_RDCLI21_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI22                                                                                0x0016\n#define mmDAGB0_RDCLI22_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI23                                                                                0x0017\n#define mmDAGB0_RDCLI23_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI24                                                                                0x0018\n#define mmDAGB0_RDCLI24_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI25                                                                                0x0019\n#define mmDAGB0_RDCLI25_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI26                                                                                0x001a\n#define mmDAGB0_RDCLI26_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI27                                                                                0x001b\n#define mmDAGB0_RDCLI27_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI28                                                                                0x001c\n#define mmDAGB0_RDCLI28_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI29                                                                                0x001d\n#define mmDAGB0_RDCLI29_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI30                                                                                0x001e\n#define mmDAGB0_RDCLI30_BASE_IDX                                                                       1\n#define mmDAGB0_RD_CNTL                                                                                0x001f\n#define mmDAGB0_RD_CNTL_BASE_IDX                                                                       1\n#define mmDAGB0_RD_GMI_CNTL                                                                            0x0020\n#define mmDAGB0_RD_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_ADDR_DAGB                                                                           0x0021\n#define mmDAGB0_RD_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0022\n#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0023\n#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB0_RD_CGTT_CLK_CTRL                                                                       0x0024\n#define mmDAGB0_RD_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0025\n#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0026\n#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0                                                                0x0027\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0028\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1                                                                0x0029\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x002a\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST2                                                                0x002b\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST2_BASE_IDX                                                       1\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER2                                                               0x002c\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER2_BASE_IDX                                                      1\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST3                                                                0x002d\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST3_BASE_IDX                                                       1\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER3                                                               0x002e\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER3_BASE_IDX                                                      1\n#define mmDAGB0_RD_VC0_CNTL                                                                            0x002f\n#define mmDAGB0_RD_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC1_CNTL                                                                            0x0030\n#define mmDAGB0_RD_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC2_CNTL                                                                            0x0031\n#define mmDAGB0_RD_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC3_CNTL                                                                            0x0032\n#define mmDAGB0_RD_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC4_CNTL                                                                            0x0033\n#define mmDAGB0_RD_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC5_CNTL                                                                            0x0034\n#define mmDAGB0_RD_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC6_CNTL                                                                            0x0035\n#define mmDAGB0_RD_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC7_CNTL                                                                            0x0036\n#define mmDAGB0_RD_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_CNTL_MISC                                                                           0x0037\n#define mmDAGB0_RD_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB0_RD_TLB_CREDIT                                                                          0x0038\n#define mmDAGB0_RD_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB0_RD_RDRET_CREDIT_CNTL                                                                   0x0039\n#define mmDAGB0_RD_RDRET_CREDIT_CNTL_BASE_IDX                                                          1\n#define mmDAGB0_RD_RDRET_CREDIT_CNTL2                                                                  0x003a\n#define mmDAGB0_RD_RDRET_CREDIT_CNTL2_BASE_IDX                                                         1\n#define mmDAGB0_RDCLI_ASK_PENDING                                                                      0x003b\n#define mmDAGB0_RDCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_RDCLI_GO_PENDING                                                                       0x003c\n#define mmDAGB0_RDCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB0_RDCLI_GBLSEND_PENDING                                                                  0x003d\n#define mmDAGB0_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB0_RDCLI_TLB_PENDING                                                                      0x003e\n#define mmDAGB0_RDCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_RDCLI_OARB_PENDING                                                                     0x003f\n#define mmDAGB0_RDCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB0_RDCLI_OSD_PENDING                                                                      0x0040\n#define mmDAGB0_RDCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_WRCLI0                                                                                 0x0041\n#define mmDAGB0_WRCLI0_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI1                                                                                 0x0042\n#define mmDAGB0_WRCLI1_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI2                                                                                 0x0043\n#define mmDAGB0_WRCLI2_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI3                                                                                 0x0044\n#define mmDAGB0_WRCLI3_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI4                                                                                 0x0045\n#define mmDAGB0_WRCLI4_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI5                                                                                 0x0046\n#define mmDAGB0_WRCLI5_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI6                                                                                 0x0047\n#define mmDAGB0_WRCLI6_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI7                                                                                 0x0048\n#define mmDAGB0_WRCLI7_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI8                                                                                 0x0049\n#define mmDAGB0_WRCLI8_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI9                                                                                 0x004a\n#define mmDAGB0_WRCLI9_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI10                                                                                0x004b\n#define mmDAGB0_WRCLI10_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI11                                                                                0x004c\n#define mmDAGB0_WRCLI11_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI12                                                                                0x004d\n#define mmDAGB0_WRCLI12_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI13                                                                                0x004e\n#define mmDAGB0_WRCLI13_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI14                                                                                0x004f\n#define mmDAGB0_WRCLI14_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI15                                                                                0x0050\n#define mmDAGB0_WRCLI15_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI16                                                                                0x0051\n#define mmDAGB0_WRCLI16_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI17                                                                                0x0052\n#define mmDAGB0_WRCLI17_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI18                                                                                0x0053\n#define mmDAGB0_WRCLI18_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI19                                                                                0x0054\n#define mmDAGB0_WRCLI19_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI20                                                                                0x0055\n#define mmDAGB0_WRCLI20_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI21                                                                                0x0056\n#define mmDAGB0_WRCLI21_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI22                                                                                0x0057\n#define mmDAGB0_WRCLI22_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI23                                                                                0x0058\n#define mmDAGB0_WRCLI23_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI24                                                                                0x0059\n#define mmDAGB0_WRCLI24_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI25                                                                                0x005a\n#define mmDAGB0_WRCLI25_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI26                                                                                0x005b\n#define mmDAGB0_WRCLI26_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI27                                                                                0x005c\n#define mmDAGB0_WRCLI27_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI28                                                                                0x005d\n#define mmDAGB0_WRCLI28_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI29                                                                                0x005e\n#define mmDAGB0_WRCLI29_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI30                                                                                0x005f\n#define mmDAGB0_WRCLI30_BASE_IDX                                                                       1\n#define mmDAGB0_WR_CNTL                                                                                0x0060\n#define mmDAGB0_WR_CNTL_BASE_IDX                                                                       1\n#define mmDAGB0_WR_GMI_CNTL                                                                            0x0061\n#define mmDAGB0_WR_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_ADDR_DAGB                                                                           0x0062\n#define mmDAGB0_WR_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST                                                               0x0063\n#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x0064\n#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB0_WR_CGTT_CLK_CTRL                                                                       0x0065\n#define mmDAGB0_WR_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x0066\n#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x0067\n#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0                                                                0x0068\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x0069\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1                                                                0x006a\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x006b\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST2                                                                0x006c\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST2_BASE_IDX                                                       1\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER2                                                               0x006d\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER2_BASE_IDX                                                      1\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST3                                                                0x006e\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST3_BASE_IDX                                                       1\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER3                                                               0x006f\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER3_BASE_IDX                                                      1\n#define mmDAGB0_WR_DATA_DAGB                                                                           0x0070\n#define mmDAGB0_WR_DATA_DAGB_BASE_IDX                                                                  1\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0                                                                0x0071\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0                                                               0x0072\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1                                                                0x0073\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1                                                               0x0074\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST2                                                                0x0075\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST2_BASE_IDX                                                       1\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER2                                                               0x0076\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER2_BASE_IDX                                                      1\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST3                                                                0x0077\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST3_BASE_IDX                                                       1\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER3                                                               0x0078\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER3_BASE_IDX                                                      1\n#define mmDAGB0_WR_VC0_CNTL                                                                            0x0079\n#define mmDAGB0_WR_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC1_CNTL                                                                            0x007a\n#define mmDAGB0_WR_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC2_CNTL                                                                            0x007b\n#define mmDAGB0_WR_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC3_CNTL                                                                            0x007c\n#define mmDAGB0_WR_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC4_CNTL                                                                            0x007d\n#define mmDAGB0_WR_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC5_CNTL                                                                            0x007e\n#define mmDAGB0_WR_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC6_CNTL                                                                            0x007f\n#define mmDAGB0_WR_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC7_CNTL                                                                            0x0080\n#define mmDAGB0_WR_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_CNTL_MISC                                                                           0x0081\n#define mmDAGB0_WR_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB0_WR_TLB_CREDIT                                                                          0x0082\n#define mmDAGB0_WR_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB0_WR_DATA_CREDIT                                                                         0x0083\n#define mmDAGB0_WR_DATA_CREDIT_BASE_IDX                                                                1\n#define mmDAGB0_WR_MISC_CREDIT                                                                         0x0084\n#define mmDAGB0_WR_MISC_CREDIT_BASE_IDX                                                                1\n#define mmDAGB0_WR_OSD_CREDIT_CNTL1                                                                    0x0085\n#define mmDAGB0_WR_OSD_CREDIT_CNTL1_BASE_IDX                                                           1\n#define mmDAGB0_WR_OSD_CREDIT_CNTL2                                                                    0x0086\n#define mmDAGB0_WR_OSD_CREDIT_CNTL2_BASE_IDX                                                           1\n#define mmDAGB0_WR_DATA_FIFO_CREDIT_CNTL1                                                              0x0087\n#define mmDAGB0_WR_DATA_FIFO_CREDIT_CNTL1_BASE_IDX                                                     1\n#define mmDAGB0_WR_DATA_FIFO_CREDIT_CNTL2                                                              0x0088\n#define mmDAGB0_WR_DATA_FIFO_CREDIT_CNTL2_BASE_IDX                                                     1\n#define mmDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1                                                            0x0089\n#define mmDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX                                                   1\n#define mmDAGB0_WRCLI_ASK_PENDING                                                                      0x008a\n#define mmDAGB0_WRCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_WRCLI_GO_PENDING                                                                       0x008b\n#define mmDAGB0_WRCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB0_WRCLI_GBLSEND_PENDING                                                                  0x008c\n#define mmDAGB0_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB0_WRCLI_TLB_PENDING                                                                      0x008d\n#define mmDAGB0_WRCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_WRCLI_OARB_PENDING                                                                     0x008e\n#define mmDAGB0_WRCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB0_WRCLI_OSD_PENDING                                                                      0x008f\n#define mmDAGB0_WRCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_WRCLI_DBUS_ASK_PENDING                                                                 0x0090\n#define mmDAGB0_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        1\n#define mmDAGB0_WRCLI_DBUS_GO_PENDING                                                                  0x0091\n#define mmDAGB0_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         1\n#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE                                                               0x0092\n#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX                                                      1\n#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE                                                         0x0093\n#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX                                                1\n#define mmDAGB0_DAGB_DLY                                                                               0x0094\n#define mmDAGB0_DAGB_DLY_BASE_IDX                                                                      1\n#define mmDAGB0_CNTL_MISC                                                                              0x0095\n#define mmDAGB0_CNTL_MISC_BASE_IDX                                                                     1\n#define mmDAGB0_CNTL_MISC2                                                                             0x0096\n#define mmDAGB0_CNTL_MISC2_BASE_IDX                                                                    1\n#define mmDAGB0_FIFO_EMPTY                                                                             0x0097\n#define mmDAGB0_FIFO_EMPTY_BASE_IDX                                                                    1\n#define mmDAGB0_FIFO_FULL                                                                              0x0098\n#define mmDAGB0_FIFO_FULL_BASE_IDX                                                                     1\n#define mmDAGB0_WR_CREDITS_FULL                                                                        0x0099\n#define mmDAGB0_WR_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB0_RD_CREDITS_FULL                                                                        0x009a\n#define mmDAGB0_RD_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB0_PERFCOUNTER_LO                                                                         0x009b\n#define mmDAGB0_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmDAGB0_PERFCOUNTER_HI                                                                         0x009c\n#define mmDAGB0_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmDAGB0_PERFCOUNTER0_CFG                                                                       0x009d\n#define mmDAGB0_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmDAGB0_PERFCOUNTER1_CFG                                                                       0x009e\n#define mmDAGB0_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmDAGB0_PERFCOUNTER2_CFG                                                                       0x009f\n#define mmDAGB0_PERFCOUNTER2_CFG_BASE_IDX                                                              1\n#define mmDAGB0_PERFCOUNTER_RSLT_CNTL                                                                  0x00a0\n#define mmDAGB0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmDAGB0_RESERVE0                                                                               0x00a1\n#define mmDAGB0_RESERVE0_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE1                                                                               0x00a2\n#define mmDAGB0_RESERVE1_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE2                                                                               0x00a3\n#define mmDAGB0_RESERVE2_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE3                                                                               0x00a4\n#define mmDAGB0_RESERVE3_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE4                                                                               0x00a5\n#define mmDAGB0_RESERVE4_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE5                                                                               0x00a6\n#define mmDAGB0_RESERVE5_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE6                                                                               0x00a7\n#define mmDAGB0_RESERVE6_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE7                                                                               0x00a8\n#define mmDAGB0_RESERVE7_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE8                                                                               0x00a9\n#define mmDAGB0_RESERVE8_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE9                                                                               0x00aa\n#define mmDAGB0_RESERVE9_BASE_IDX                                                                      1\n\n\n\n\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0                                                                   0x0100\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1                                                                   0x0101\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0                                                                   0x0102\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1                                                                   0x0103\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA0_DRAM_RD_GRP2VC_MAP                                                                     0x0104\n#define mmMMEA0_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA0_DRAM_WR_GRP2VC_MAP                                                                     0x0105\n#define mmMMEA0_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA0_DRAM_RD_LAZY                                                                           0x0106\n#define mmMMEA0_DRAM_RD_LAZY_BASE_IDX                                                                  1\n#define mmMMEA0_DRAM_WR_LAZY                                                                           0x0107\n#define mmMMEA0_DRAM_WR_LAZY_BASE_IDX                                                                  1\n#define mmMMEA0_DRAM_RD_CAM_CNTL                                                                       0x0108\n#define mmMMEA0_DRAM_RD_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA0_DRAM_WR_CAM_CNTL                                                                       0x0109\n#define mmMMEA0_DRAM_WR_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA0_DRAM_PAGE_BURST                                                                        0x010a\n#define mmMMEA0_DRAM_PAGE_BURST_BASE_IDX                                                               1\n#define mmMMEA0_DRAM_RD_PRI_AGE                                                                        0x010b\n#define mmMMEA0_DRAM_RD_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA0_DRAM_WR_PRI_AGE                                                                        0x010c\n#define mmMMEA0_DRAM_WR_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA0_DRAM_RD_PRI_QUEUING                                                                    0x010d\n#define mmMMEA0_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA0_DRAM_WR_PRI_QUEUING                                                                    0x010e\n#define mmMMEA0_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA0_DRAM_RD_PRI_FIXED                                                                      0x010f\n#define mmMMEA0_DRAM_RD_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA0_DRAM_WR_PRI_FIXED                                                                      0x0110\n#define mmMMEA0_DRAM_WR_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA0_DRAM_RD_PRI_URGENCY                                                                    0x0111\n#define mmMMEA0_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA0_DRAM_WR_PRI_URGENCY                                                                    0x0112\n#define mmMMEA0_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0113\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0114\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0115\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0116\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0117\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0118\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA0_ADDRNORM_BASE_ADDR0                                                                    0x0134\n#define mmMMEA0_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           1\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR0                                                                   0x0135\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          1\n#define mmMMEA0_ADDRNORM_BASE_ADDR1                                                                    0x0136\n#define mmMMEA0_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           1\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR1                                                                   0x0137\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          1\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR1                                                                  0x0138\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         1\n#define mmMMEA0_ADDRNORMDRAM_HOLE_CNTL                                                                 0x0143\n#define mmMMEA0_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        1\n#define mmMMEA0_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x0145\n#define mmMMEA0_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  1\n#define mmMMEA0_ADDRDEC_BANK_CFG                                                                       0x0147\n#define mmMMEA0_ADDRDEC_BANK_CFG_BASE_IDX                                                              1\n#define mmMMEA0_ADDRDEC_MISC_CFG                                                                       0x0148\n#define mmMMEA0_ADDRDEC_MISC_CFG_BASE_IDX                                                              1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x0149\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x014a\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x014b\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x014c\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x014d\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK5                                                            0x014e\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK5_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC                                                               0x014f\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x0150\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x0151\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x0152\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE                                                             0x0153\n#define mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_START0                                                         0x0154\n#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_START0_BASE_IDX                                                1\n#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_END0                                                           0x0155\n#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_END0_BASE_IDX                                                  1\n#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_START1                                                         0x0156\n#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_START1_BASE_IDX                                                1\n#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_END1                                                           0x0157\n#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_END1_BASE_IDX                                                  1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS0                                                                 0x0167\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS1                                                                 0x0168\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS2                                                                 0x0169\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS3                                                                 0x016a\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x016b\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x016c\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x016d\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x016e\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS01                                                                0x016f\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS23                                                                0x0170\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x0171\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x0172\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS01                                                                 0x0173\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS23                                                                 0x0174\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS01                                                                 0x0175\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS23                                                                 0x0176\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL2_CS01                                                                0x0177\n#define mmMMEA0_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL2_CS23                                                                0x0178\n#define mmMMEA0_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01                                                               0x0179\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23                                                               0x017a\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01                                                               0x017b\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23                                                               0x017c\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS01                                                                   0x017d\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS23                                                                   0x017e\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS1                                                                    0x017f\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS1_BASE_IDX                                                           1\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS3                                                                    0x0180\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS3_BASE_IDX                                                           1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS0                                                                 0x0181\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS1                                                                 0x0182\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS2                                                                 0x0183\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS3                                                                 0x0184\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x0185\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x0186\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x0187\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0188\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS01                                                                0x0189\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS23                                                                0x018a\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x018b\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x018c\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS01                                                                 0x018d\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS23                                                                 0x018e\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS01                                                                 0x018f\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS23                                                                 0x0190\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL2_CS01                                                                0x0191\n#define mmMMEA0_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL2_CS23                                                                0x0192\n#define mmMMEA0_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01                                                               0x0193\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23                                                               0x0194\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01                                                               0x0195\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23                                                               0x0196\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS01                                                                   0x0197\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS23                                                                   0x0198\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS1                                                                    0x0199\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS1_BASE_IDX                                                           1\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS3                                                                    0x019a\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS3_BASE_IDX                                                           1\n#define mmMMEA0_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x01b5\n#define mmMMEA0_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ0                                                             0x01b7\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ0_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ1                                                             0x01b8\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ1_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ2                                                             0x01b9\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ2_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ3                                                             0x01ba\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ3_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ4                                                             0x01bb\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ4_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ5                                                             0x01bc\n#define mmMMEA0_ADDRDECDRAM_GECC_HARV_ADJ5_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS1                                                                 0x01c3\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS1_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS3                                                                 0x01c4\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS3_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS1                                                              0x01c5\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS1_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS3                                                              0x01c6\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS3_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS1                                                                  0x01c7\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS1_BASE_IDX                                                         1\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS3                                                                  0x01c8\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS3_BASE_IDX                                                         1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS1                                                                  0x01c9\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS1_BASE_IDX                                                         1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS3                                                                  0x01ca\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS3_BASE_IDX                                                         1\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS1                                                                0x01cb\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS1_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS3                                                                0x01cc\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS3_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS1                                                                0x01cd\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS1_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS3                                                                0x01ce\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS3_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS1                                                                 0x01cf\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS1_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS3                                                                 0x01d0\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS3_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS1                                                              0x01d1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS1_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS3                                                              0x01d2\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS3_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS1                                                                  0x01d3\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS1_BASE_IDX                                                         1\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS3                                                                  0x01d4\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS3_BASE_IDX                                                         1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS1                                                                  0x01d5\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS1_BASE_IDX                                                         1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS3                                                                  0x01d6\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS3_BASE_IDX                                                         1\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS1                                                                0x01d7\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS1_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS3                                                                0x01d8\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS3_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS1                                                                0x01d9\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS1_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS3                                                                0x01da\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS3_BASE_IDX                                                       1\n#define mmMMEA0_ADDRNORMDRAM_MASKING                                                                   0x01db\n#define mmMMEA0_ADDRNORMDRAM_MASKING_BASE_IDX                                                          1\n#define mmMMEA0_IO_RD_CLI2GRP_MAP0                                                                     0x01dd\n#define mmMMEA0_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA0_IO_RD_CLI2GRP_MAP1                                                                     0x01de\n#define mmMMEA0_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA0_IO_WR_CLI2GRP_MAP0                                                                     0x01df\n#define mmMMEA0_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA0_IO_WR_CLI2GRP_MAP1                                                                     0x01e0\n#define mmMMEA0_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA0_IO_RD_COMBINE_FLUSH                                                                    0x01e1\n#define mmMMEA0_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA0_IO_WR_COMBINE_FLUSH                                                                    0x01e2\n#define mmMMEA0_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA0_IO_GROUP_BURST                                                                         0x01e3\n#define mmMMEA0_IO_GROUP_BURST_BASE_IDX                                                                1\n#define mmMMEA0_IO_RD_PRI_AGE                                                                          0x01e4\n#define mmMMEA0_IO_RD_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA0_IO_WR_PRI_AGE                                                                          0x01e5\n#define mmMMEA0_IO_WR_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA0_IO_RD_PRI_QUEUING                                                                      0x01e6\n#define mmMMEA0_IO_RD_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA0_IO_WR_PRI_QUEUING                                                                      0x01e7\n#define mmMMEA0_IO_WR_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA0_IO_RD_PRI_FIXED                                                                        0x01e8\n#define mmMMEA0_IO_RD_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA0_IO_WR_PRI_FIXED                                                                        0x01e9\n#define mmMMEA0_IO_WR_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA0_IO_RD_PRI_URGENCY                                                                      0x01ea\n#define mmMMEA0_IO_RD_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA0_IO_WR_PRI_URGENCY                                                                      0x01eb\n#define mmMMEA0_IO_WR_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA0_IO_RD_PRI_URGENCY_MASKING                                                              0x01ec\n#define mmMMEA0_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA0_IO_WR_PRI_URGENCY_MASKING                                                              0x01ed\n#define mmMMEA0_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI1                                                                   0x01ee\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI2                                                                   0x01ef\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI3                                                                   0x01f0\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI1                                                                   0x01f1\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI2                                                                   0x01f2\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI3                                                                   0x01f3\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA0_SDP_ARB_DRAM                                                                           0x01f4\n#define mmMMEA0_SDP_ARB_DRAM_BASE_IDX                                                                  1\n#define mmMMEA0_SDP_ARB_FINAL                                                                          0x01f6\n#define mmMMEA0_SDP_ARB_FINAL_BASE_IDX                                                                 1\n#define mmMMEA0_SDP_DRAM_PRIORITY                                                                      0x01f7\n#define mmMMEA0_SDP_DRAM_PRIORITY_BASE_IDX                                                             1\n#define mmMMEA0_SDP_IO_PRIORITY                                                                        0x01f9\n#define mmMMEA0_SDP_IO_PRIORITY_BASE_IDX                                                               1\n#define mmMMEA0_SDP_CREDITS                                                                            0x01fa\n#define mmMMEA0_SDP_CREDITS_BASE_IDX                                                                   1\n#define mmMMEA0_SDP_TAG_RESERVE0                                                                       0x01fb\n#define mmMMEA0_SDP_TAG_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA0_SDP_TAG_RESERVE1                                                                       0x01fc\n#define mmMMEA0_SDP_TAG_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA0_SDP_VCC_RESERVE0                                                                       0x01fd\n#define mmMMEA0_SDP_VCC_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA0_SDP_VCC_RESERVE1                                                                       0x01fe\n#define mmMMEA0_SDP_VCC_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA0_SDP_VCD_RESERVE0                                                                       0x01ff\n#define mmMMEA0_SDP_VCD_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA0_SDP_VCD_RESERVE1                                                                       0x0200\n#define mmMMEA0_SDP_VCD_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA0_SDP_REQ_CNTL                                                                           0x0201\n#define mmMMEA0_SDP_REQ_CNTL_BASE_IDX                                                                  1\n#define mmMMEA0_MISC                                                                                   0x0202\n#define mmMMEA0_MISC_BASE_IDX                                                                          1\n#define mmMMEA0_LATENCY_SAMPLING                                                                       0x0203\n#define mmMMEA0_LATENCY_SAMPLING_BASE_IDX                                                              1\n#define mmMMEA0_PERFCOUNTER_LO                                                                         0x0204\n#define mmMMEA0_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmMMEA0_PERFCOUNTER_HI                                                                         0x0205\n#define mmMMEA0_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmMMEA0_PERFCOUNTER0_CFG                                                                       0x0206\n#define mmMMEA0_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmMMEA0_PERFCOUNTER1_CFG                                                                       0x0207\n#define mmMMEA0_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmMMEA0_PERFCOUNTER_RSLT_CNTL                                                                  0x0208\n#define mmMMEA0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmMMEA0_EDC_CNT                                                                                0x020f\n#define mmMMEA0_EDC_CNT_BASE_IDX                                                                       1\n#define mmMMEA0_EDC_CNT2                                                                               0x0210\n#define mmMMEA0_EDC_CNT2_BASE_IDX                                                                      1\n#define mmMMEA0_DSM_CNTL                                                                               0x0211\n#define mmMMEA0_DSM_CNTL_BASE_IDX                                                                      1\n#define mmMMEA0_DSM_CNTLA                                                                              0x0212\n#define mmMMEA0_DSM_CNTLA_BASE_IDX                                                                     1\n#define mmMMEA0_DSM_CNTLB                                                                              0x0213\n#define mmMMEA0_DSM_CNTLB_BASE_IDX                                                                     1\n#define mmMMEA0_DSM_CNTL2                                                                              0x0214\n#define mmMMEA0_DSM_CNTL2_BASE_IDX                                                                     1\n#define mmMMEA0_DSM_CNTL2A                                                                             0x0215\n#define mmMMEA0_DSM_CNTL2A_BASE_IDX                                                                    1\n#define mmMMEA0_DSM_CNTL2B                                                                             0x0216\n#define mmMMEA0_DSM_CNTL2B_BASE_IDX                                                                    1\n#define mmMMEA0_CGTT_CLK_CTRL                                                                          0x0218\n#define mmMMEA0_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmMMEA0_EDC_MODE                                                                               0x0219\n#define mmMMEA0_EDC_MODE_BASE_IDX                                                                      1\n#define mmMMEA0_ERR_STATUS                                                                             0x021a\n#define mmMMEA0_ERR_STATUS_BASE_IDX                                                                    1\n#define mmMMEA0_MISC2                                                                                  0x021b\n#define mmMMEA0_MISC2_BASE_IDX                                                                         1\n#define mmMMEA0_ADDRDEC_SELECT                                                                         0x021c\n#define mmMMEA0_ADDRDEC_SELECT_BASE_IDX                                                                1\n#define mmMMEA0_EDC_CNT3                                                                               0x021d\n#define mmMMEA0_EDC_CNT3_BASE_IDX                                                                      1\n#define mmMMEA0_SDP_PRIORITY_OVERRIDE                                                                  0x021e\n#define mmMMEA0_SDP_PRIORITY_OVERRIDE_BASE_IDX                                                         1\n#define mmMMEA0_MISC_AON                                                                               0x021f\n#define mmMMEA0_MISC_AON_BASE_IDX                                                                      1\n\n\n\n\n#define mmPCTL_CTRL                                                                                    0x0380\n#define mmPCTL_CTRL_BASE_IDX                                                                           1\n#define mmPCTL_MMHUB_DEEPSLEEP_IB                                                                      0x0381\n#define mmPCTL_MMHUB_DEEPSLEEP_IB_BASE_IDX                                                             1\n#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE                                                                0x0382\n#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE_BASE_IDX                                                       1\n#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE_IB                                                             0x0383\n#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE_IB_BASE_IDX                                                    1\n#define mmPCTL_PG_IGNORE_DEEPSLEEP                                                                     0x0384\n#define mmPCTL_PG_IGNORE_DEEPSLEEP_BASE_IDX                                                            1\n#define mmPCTL_PG_IGNORE_DEEPSLEEP_IB                                                                  0x0385\n#define mmPCTL_PG_IGNORE_DEEPSLEEP_IB_BASE_IDX                                                         1\n#define mmPCTL_SLICE0_CFG_DAGB_WRBUSY                                                                  0x0386\n#define mmPCTL_SLICE0_CFG_DAGB_WRBUSY_BASE_IDX                                                         1\n#define mmPCTL_SLICE0_CFG_DAGB_RDBUSY                                                                  0x0387\n#define mmPCTL_SLICE0_CFG_DAGB_RDBUSY_BASE_IDX                                                         1\n#define mmPCTL_SLICE0_CFG_DS_ALLOW                                                                     0x0388\n#define mmPCTL_SLICE0_CFG_DS_ALLOW_BASE_IDX                                                            1\n#define mmPCTL_SLICE0_CFG_DS_ALLOW_IB                                                                  0x0389\n#define mmPCTL_SLICE0_CFG_DS_ALLOW_IB_BASE_IDX                                                         1\n#define mmPCTL_SLICE1_CFG_DAGB_WRBUSY                                                                  0x038a\n#define mmPCTL_SLICE1_CFG_DAGB_WRBUSY_BASE_IDX                                                         1\n#define mmPCTL_SLICE1_CFG_DAGB_RDBUSY                                                                  0x038b\n#define mmPCTL_SLICE1_CFG_DAGB_RDBUSY_BASE_IDX                                                         1\n#define mmPCTL_SLICE1_CFG_DS_ALLOW                                                                     0x038c\n#define mmPCTL_SLICE1_CFG_DS_ALLOW_BASE_IDX                                                            1\n#define mmPCTL_SLICE1_CFG_DS_ALLOW_IB                                                                  0x038d\n#define mmPCTL_SLICE1_CFG_DS_ALLOW_IB_BASE_IDX                                                         1\n#define mmPCTL_UTCL2_MISC                                                                              0x038e\n#define mmPCTL_UTCL2_MISC_BASE_IDX                                                                     1\n#define mmPCTL_SLICE0_MISC                                                                             0x038f\n#define mmPCTL_SLICE0_MISC_BASE_IDX                                                                    1\n#define mmPCTL_SLICE1_MISC                                                                             0x0390\n#define mmPCTL_SLICE1_MISC_BASE_IDX                                                                    1\n#define mmPCTL_RENG_CTRL                                                                               0x0391\n#define mmPCTL_RENG_CTRL_BASE_IDX                                                                      1\n#define mmPCTL_UTCL2_RENG_EXECUTE                                                                      0x0392\n#define mmPCTL_UTCL2_RENG_EXECUTE_BASE_IDX                                                             1\n#define mmPCTL_SLICE0_RENG_EXECUTE                                                                     0x0393\n#define mmPCTL_SLICE0_RENG_EXECUTE_BASE_IDX                                                            1\n#define mmPCTL_SLICE1_RENG_EXECUTE                                                                     0x0394\n#define mmPCTL_SLICE1_RENG_EXECUTE_BASE_IDX                                                            1\n#define mmPCTL_UTCL2_RENG_RAM_INDEX                                                                    0x0395\n#define mmPCTL_UTCL2_RENG_RAM_INDEX_BASE_IDX                                                           1\n#define mmPCTL_UTCL2_RENG_RAM_DATA                                                                     0x0396\n#define mmPCTL_UTCL2_RENG_RAM_DATA_BASE_IDX                                                            1\n#define mmPCTL_SLICE0_RENG_RAM_INDEX                                                                   0x0397\n#define mmPCTL_SLICE0_RENG_RAM_INDEX_BASE_IDX                                                          1\n#define mmPCTL_SLICE0_RENG_RAM_DATA                                                                    0x0398\n#define mmPCTL_SLICE0_RENG_RAM_DATA_BASE_IDX                                                           1\n#define mmPCTL_SLICE1_RENG_RAM_INDEX                                                                   0x0399\n#define mmPCTL_SLICE1_RENG_RAM_INDEX_BASE_IDX                                                          1\n#define mmPCTL_SLICE1_RENG_RAM_DATA                                                                    0x039a\n#define mmPCTL_SLICE1_RENG_RAM_DATA_BASE_IDX                                                           1\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE0                                                       0x039b\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                              1\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE1                                                       0x039c\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                              1\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE2                                                       0x039d\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                              1\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE3                                                       0x039e\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                              1\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE4                                                       0x039f\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                              1\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0                                                    0x03a0\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                           1\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1                                                    0x03a1\n#define mmPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                           1\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE0                                                      0x03a2\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                             1\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE1                                                      0x03a3\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                             1\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE2                                                      0x03a4\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                             1\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE3                                                      0x03a5\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                             1\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE4                                                      0x03a6\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                             1\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0                                                   0x03a7\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                          1\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1                                                   0x03a8\n#define mmPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                          1\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE0                                                      0x03a9\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                             1\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE1                                                      0x03aa\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                             1\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE2                                                      0x03ab\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                             1\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE3                                                      0x03ac\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                             1\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE4                                                      0x03ad\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                             1\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0                                                   0x03ae\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                          1\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1                                                   0x03af\n#define mmPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                          1\n#define mmPCTL_STATUS                                                                                  0x03b0\n#define mmPCTL_STATUS_BASE_IDX                                                                         1\n#define mmPCTL_PERFCOUNTER_LO                                                                          0x03b1\n#define mmPCTL_PERFCOUNTER_LO_BASE_IDX                                                                 1\n#define mmPCTL_PERFCOUNTER_HI                                                                          0x03b2\n#define mmPCTL_PERFCOUNTER_HI_BASE_IDX                                                                 1\n#define mmPCTL_PERFCOUNTER0_CFG                                                                        0x03b3\n#define mmPCTL_PERFCOUNTER0_CFG_BASE_IDX                                                               1\n#define mmPCTL_PERFCOUNTER1_CFG                                                                        0x03b4\n#define mmPCTL_PERFCOUNTER1_CFG_BASE_IDX                                                               1\n#define mmPCTL_PERFCOUNTER_RSLT_CNTL                                                                   0x03b5\n#define mmPCTL_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                          1\n#define mmPCTL_RESERVED_0                                                                              0x03b6\n#define mmPCTL_RESERVED_0_BASE_IDX                                                                     1\n#define mmPCTL_RESERVED_1                                                                              0x03b7\n#define mmPCTL_RESERVED_1_BASE_IDX                                                                     1\n#define mmPCTL_RESERVED_2                                                                              0x03b8\n#define mmPCTL_RESERVED_2_BASE_IDX                                                                     1\n#define mmPCTL_RESERVED_3                                                                              0x03b9\n#define mmPCTL_RESERVED_3_BASE_IDX                                                                     1\n\n\n\n\n#define mmMMMC_VM_MX_L1_TLB0_STATUS                                                                    0x0588\n#define mmMMMC_VM_MX_L1_TLB0_STATUS_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLB1_STATUS                                                                    0x0589\n#define mmMMMC_VM_MX_L1_TLB1_STATUS_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLB2_STATUS                                                                    0x058a\n#define mmMMMC_VM_MX_L1_TLB2_STATUS_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLB3_STATUS                                                                    0x058b\n#define mmMMMC_VM_MX_L1_TLB3_STATUS_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLB4_STATUS                                                                    0x058c\n#define mmMMMC_VM_MX_L1_TLB4_STATUS_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLB5_STATUS                                                                    0x058d\n#define mmMMMC_VM_MX_L1_TLB5_STATUS_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLB6_STATUS                                                                    0x058e\n#define mmMMMC_VM_MX_L1_TLB6_STATUS_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLB7_STATUS                                                                    0x058f\n#define mmMMMC_VM_MX_L1_TLB7_STATUS_BASE_IDX                                                           1\n\n\n\n\n#define mmMMMC_VM_MX_L1_PERFCOUNTER0_CFG                                                               0x059c\n#define mmMMMC_VM_MX_L1_PERFCOUNTER0_CFG_BASE_IDX                                                      1\n#define mmMMMC_VM_MX_L1_PERFCOUNTER1_CFG                                                               0x059d\n#define mmMMMC_VM_MX_L1_PERFCOUNTER1_CFG_BASE_IDX                                                      1\n#define mmMMMC_VM_MX_L1_PERFCOUNTER2_CFG                                                               0x059e\n#define mmMMMC_VM_MX_L1_PERFCOUNTER2_CFG_BASE_IDX                                                      1\n#define mmMMMC_VM_MX_L1_PERFCOUNTER3_CFG                                                               0x059f\n#define mmMMMC_VM_MX_L1_PERFCOUNTER3_CFG_BASE_IDX                                                      1\n#define mmMMMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL                                                          0x05a0\n#define mmMMMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 1\n\n\n\n\n#define mmMMMC_VM_MX_L1_PERFCOUNTER_LO                                                                 0x05a4\n#define mmMMMC_VM_MX_L1_PERFCOUNTER_LO_BASE_IDX                                                        1\n#define mmMMMC_VM_MX_L1_PERFCOUNTER_HI                                                                 0x05a5\n#define mmMMMC_VM_MX_L1_PERFCOUNTER_HI_BASE_IDX                                                        1\n\n\n\n\n#define mmMMMC_VM_MX_L1_TLS0_CNTL                                                                      0x05b0\n#define mmMMMC_VM_MX_L1_TLS0_CNTL_BASE_IDX                                                             1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL0                                                                     0x05b1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL0_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL1                                                                     0x05b2\n#define mmMMMC_VM_MX_L1_TLS0_CNTL1_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL2                                                                     0x05b3\n#define mmMMMC_VM_MX_L1_TLS0_CNTL2_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL3                                                                     0x05b4\n#define mmMMMC_VM_MX_L1_TLS0_CNTL3_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL4                                                                     0x05b5\n#define mmMMMC_VM_MX_L1_TLS0_CNTL4_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL5                                                                     0x05b6\n#define mmMMMC_VM_MX_L1_TLS0_CNTL5_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL6                                                                     0x05b7\n#define mmMMMC_VM_MX_L1_TLS0_CNTL6_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL7                                                                     0x05b8\n#define mmMMMC_VM_MX_L1_TLS0_CNTL7_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL8                                                                     0x05b9\n#define mmMMMC_VM_MX_L1_TLS0_CNTL8_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL9                                                                     0x05ba\n#define mmMMMC_VM_MX_L1_TLS0_CNTL9_BASE_IDX                                                            1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL10                                                                    0x05bb\n#define mmMMMC_VM_MX_L1_TLS0_CNTL10_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL11                                                                    0x05bc\n#define mmMMMC_VM_MX_L1_TLS0_CNTL11_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL12                                                                    0x05bd\n#define mmMMMC_VM_MX_L1_TLS0_CNTL12_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL13                                                                    0x05be\n#define mmMMMC_VM_MX_L1_TLS0_CNTL13_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL14                                                                    0x05bf\n#define mmMMMC_VM_MX_L1_TLS0_CNTL14_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL15                                                                    0x05c0\n#define mmMMMC_VM_MX_L1_TLS0_CNTL15_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL16                                                                    0x05c1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL16_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL17                                                                    0x05c2\n#define mmMMMC_VM_MX_L1_TLS0_CNTL17_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL18                                                                    0x05c3\n#define mmMMMC_VM_MX_L1_TLS0_CNTL18_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL19                                                                    0x05c4\n#define mmMMMC_VM_MX_L1_TLS0_CNTL19_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL20                                                                    0x05c5\n#define mmMMMC_VM_MX_L1_TLS0_CNTL20_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL21                                                                    0x05c6\n#define mmMMMC_VM_MX_L1_TLS0_CNTL21_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL22                                                                    0x05c7\n#define mmMMMC_VM_MX_L1_TLS0_CNTL22_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL23                                                                    0x05c8\n#define mmMMMC_VM_MX_L1_TLS0_CNTL23_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL24                                                                    0x05c9\n#define mmMMMC_VM_MX_L1_TLS0_CNTL24_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL25                                                                    0x05ca\n#define mmMMMC_VM_MX_L1_TLS0_CNTL25_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL26                                                                    0x05cb\n#define mmMMMC_VM_MX_L1_TLS0_CNTL26_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL27                                                                    0x05cc\n#define mmMMMC_VM_MX_L1_TLS0_CNTL27_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL28                                                                    0x05cd\n#define mmMMMC_VM_MX_L1_TLS0_CNTL28_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL29                                                                    0x05ce\n#define mmMMMC_VM_MX_L1_TLS0_CNTL29_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL30                                                                    0x05cf\n#define mmMMMC_VM_MX_L1_TLS0_CNTL30_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL31                                                                    0x05d0\n#define mmMMMC_VM_MX_L1_TLS0_CNTL31_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL32                                                                    0x05d1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL32_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL33                                                                    0x05d2\n#define mmMMMC_VM_MX_L1_TLS0_CNTL33_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL34                                                                    0x05d3\n#define mmMMMC_VM_MX_L1_TLS0_CNTL34_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL35                                                                    0x05d4\n#define mmMMMC_VM_MX_L1_TLS0_CNTL35_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL36                                                                    0x05d5\n#define mmMMMC_VM_MX_L1_TLS0_CNTL36_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_CNTL37                                                                    0x05d6\n#define mmMMMC_VM_MX_L1_TLS0_CNTL37_BASE_IDX                                                           1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR0_LO32                                                          0x05d7\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR0_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR0_HI32                                                          0x05d8\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR0_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR1_LO32                                                          0x05d9\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR1_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR1_HI32                                                          0x05da\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR1_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR2_LO32                                                          0x05db\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR2_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR2_HI32                                                          0x05dc\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR2_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR3_LO32                                                          0x05dd\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR3_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR3_HI32                                                          0x05de\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR3_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR4_LO32                                                          0x05df\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR4_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR4_HI32                                                          0x05e0\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR4_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR5_LO32                                                          0x05e1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR5_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR5_HI32                                                          0x05e2\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR5_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR6_LO32                                                          0x05e3\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR6_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR6_HI32                                                          0x05e4\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR6_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR7_LO32                                                          0x05e5\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR7_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR7_HI32                                                          0x05e6\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR7_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR8_LO32                                                          0x05e7\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR8_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR8_HI32                                                          0x05e8\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR8_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR9_LO32                                                          0x05e9\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR9_LO32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR9_HI32                                                          0x05ea\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR9_HI32_BASE_IDX                                                 1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR10_LO32                                                         0x05eb\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR10_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR10_HI32                                                         0x05ec\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR10_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR11_LO32                                                         0x05ed\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR11_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR11_HI32                                                         0x05ee\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR11_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR12_LO32                                                         0x05ef\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR12_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR12_HI32                                                         0x05f0\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR12_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR13_LO32                                                         0x05f1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR13_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR13_HI32                                                         0x05f2\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR13_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR14_LO32                                                         0x05f3\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR14_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR14_HI32                                                         0x05f4\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR14_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR15_LO32                                                         0x05f5\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR15_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR15_HI32                                                         0x05f6\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR15_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR16_LO32                                                         0x05f7\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR16_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR16_HI32                                                         0x05f8\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR16_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR17_LO32                                                         0x05f9\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR17_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR17_HI32                                                         0x05fa\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR17_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR18_LO32                                                         0x05fb\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR18_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR18_HI32                                                         0x05fc\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR18_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR19_LO32                                                         0x05fd\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR19_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR19_HI32                                                         0x05fe\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR19_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR20_LO32                                                         0x05ff\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR20_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR20_HI32                                                         0x0600\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR20_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR21_LO32                                                         0x0601\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR21_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR21_HI32                                                         0x0602\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR21_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR22_LO32                                                         0x0603\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR22_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR22_HI32                                                         0x0604\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR22_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR23_LO32                                                         0x0605\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR23_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR23_HI32                                                         0x0606\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR23_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR24_LO32                                                         0x0607\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR24_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR24_HI32                                                         0x0608\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR24_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR25_LO32                                                         0x0609\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR25_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR25_HI32                                                         0x060a\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR25_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR26_LO32                                                         0x060b\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR26_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR26_HI32                                                         0x060c\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR26_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR27_LO32                                                         0x060d\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR27_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR27_HI32                                                         0x060e\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR27_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR28_LO32                                                         0x060f\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR28_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR28_HI32                                                         0x0610\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR28_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR29_LO32                                                         0x0611\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR29_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR29_HI32                                                         0x0612\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR29_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR30_LO32                                                         0x0613\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR30_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR30_HI32                                                         0x0614\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR30_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR31_LO32                                                         0x0615\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR31_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR31_HI32                                                         0x0616\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR31_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR32_LO32                                                         0x0617\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR32_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR32_HI32                                                         0x0618\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR32_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR33_LO32                                                         0x0619\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR33_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR33_HI32                                                         0x061a\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR33_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR34_LO32                                                         0x061b\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR34_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR34_HI32                                                         0x061c\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR34_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR35_LO32                                                         0x061d\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR35_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR35_HI32                                                         0x061e\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR35_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR36_LO32                                                         0x061f\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR36_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR36_HI32                                                         0x0620\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR36_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR37_LO32                                                         0x0621\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR37_LO32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR37_HI32                                                         0x0622\n#define mmMMMC_VM_MX_L1_TLS0_START_ADDR37_HI32_BASE_IDX                                                1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR0_LO32                                                            0x0623\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR0_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR0_HI32                                                            0x0624\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR0_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR1_LO32                                                            0x0625\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR1_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR1_HI32                                                            0x0626\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR1_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR2_LO32                                                            0x0627\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR2_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR2_HI32                                                            0x0628\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR2_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR3_LO32                                                            0x0629\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR3_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR3_HI32                                                            0x062a\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR3_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR4_LO32                                                            0x062b\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR4_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR4_HI32                                                            0x062c\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR4_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR5_LO32                                                            0x062d\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR5_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR5_HI32                                                            0x062e\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR5_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR6_LO32                                                            0x062f\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR6_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR6_HI32                                                            0x0630\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR6_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR7_LO32                                                            0x0631\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR7_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR7_HI32                                                            0x0632\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR7_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR8_LO32                                                            0x0633\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR8_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR8_HI32                                                            0x0634\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR8_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR9_LO32                                                            0x0635\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR9_LO32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR9_HI32                                                            0x0636\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR9_HI32_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR10_LO32                                                           0x0637\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR10_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR10_HI32                                                           0x0638\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR10_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR11_LO32                                                           0x0639\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR11_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR11_HI32                                                           0x063a\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR11_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR12_LO32                                                           0x063b\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR12_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR12_HI32                                                           0x063c\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR12_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR13_LO32                                                           0x063d\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR13_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR13_HI32                                                           0x063e\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR13_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR14_LO32                                                           0x063f\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR14_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR14_HI32                                                           0x0640\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR14_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR15_LO32                                                           0x0641\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR15_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR15_HI32                                                           0x0642\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR15_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR16_LO32                                                           0x0643\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR16_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR16_HI32                                                           0x0644\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR16_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR17_LO32                                                           0x0645\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR17_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR17_HI32                                                           0x0646\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR17_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR18_LO32                                                           0x0647\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR18_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR18_HI32                                                           0x0648\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR18_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR19_LO32                                                           0x0649\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR19_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR19_HI32                                                           0x064a\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR19_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR20_LO32                                                           0x064b\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR20_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR20_HI32                                                           0x064c\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR20_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR21_LO32                                                           0x064d\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR21_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR21_HI32                                                           0x064e\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR21_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR22_LO32                                                           0x064f\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR22_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR22_HI32                                                           0x0650\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR22_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR23_LO32                                                           0x0651\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR23_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR23_HI32                                                           0x0652\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR23_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR24_LO32                                                           0x0653\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR24_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR24_HI32                                                           0x0654\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR24_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR25_LO32                                                           0x0655\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR25_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR25_HI32                                                           0x0656\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR25_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR26_LO32                                                           0x0657\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR26_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR26_HI32                                                           0x0658\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR26_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR27_LO32                                                           0x0659\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR27_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR27_HI32                                                           0x065a\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR27_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR28_LO32                                                           0x065b\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR28_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR28_HI32                                                           0x065c\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR28_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR29_LO32                                                           0x065d\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR29_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR29_HI32                                                           0x065e\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR29_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR30_LO32                                                           0x065f\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR30_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR30_HI32                                                           0x0660\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR30_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR31_LO32                                                           0x0661\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR31_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR31_HI32                                                           0x0662\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR31_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR32_LO32                                                           0x0663\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR32_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR32_HI32                                                           0x0664\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR32_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR33_LO32                                                           0x0665\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR33_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR33_HI32                                                           0x0666\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR33_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR34_LO32                                                           0x0667\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR34_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR34_HI32                                                           0x0668\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR34_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR35_LO32                                                           0x0669\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR35_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR35_HI32                                                           0x066a\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR35_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR36_LO32                                                           0x066b\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR36_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR36_HI32                                                           0x066c\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR36_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR37_LO32                                                           0x066d\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR37_LO32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR37_HI32                                                           0x066e\n#define mmMMMC_VM_MX_L1_TLS0_END_ADDR37_HI32_BASE_IDX                                                  1\n#define mmMMMC_VM_MX_L1_TLS0_INVALIDATE_STREAM_LO32                                                    0x066f\n#define mmMMMC_VM_MX_L1_TLS0_INVALIDATE_STREAM_LO32_BASE_IDX                                           1\n#define mmMMMC_VM_MX_L1_TLS0_INVALIDATE_STREAM_HI32                                                    0x0670\n#define mmMMMC_VM_MX_L1_TLS0_INVALIDATE_STREAM_HI32_BASE_IDX                                           1\n#define mmMMMC_VM_MX_L1_TLS0_INVALIDATE_REQUEST_PENDING_LO32                                           0x0671\n#define mmMMMC_VM_MX_L1_TLS0_INVALIDATE_REQUEST_PENDING_LO32_BASE_IDX                                  1\n#define mmMMMC_VM_MX_L1_TLS0_INVALIDATE_REQUEST_PENDING_HI32                                           0x0672\n#define mmMMMC_VM_MX_L1_TLS0_INVALIDATE_REQUEST_PENDING_HI32_BASE_IDX                                  1\n#define mmMMMC_VM_MX_L1_TLS0_PROTECTION_FAULT_STATUS                                                   0x0673\n#define mmMMMC_VM_MX_L1_TLS0_PROTECTION_FAULT_STATUS_BASE_IDX                                          1\n#define mmMMMC_VM_MX_L1_TLS0_PROTECTION_FAULT_ADDR_LO32                                                0x0674\n#define mmMMMC_VM_MX_L1_TLS0_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                       1\n#define mmMMMC_VM_MX_L1_TLS0_PROTECTION_FAULT_ADDR_HI32                                                0x0675\n#define mmMMMC_VM_MX_L1_TLS0_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                       1\n#define mmMMVM_L2_SAW_CNTL                                                                             0x0676\n#define mmMMVM_L2_SAW_CNTL_BASE_IDX                                                                    1\n#define mmMMVM_L2_SAW_CNTL2                                                                            0x0677\n#define mmMMVM_L2_SAW_CNTL2_BASE_IDX                                                                   1\n#define mmMMVM_L2_SAW_CNTL3                                                                            0x0678\n#define mmMMVM_L2_SAW_CNTL3_BASE_IDX                                                                   1\n#define mmMMVM_L2_SAW_CNTL4                                                                            0x0679\n#define mmMMVM_L2_SAW_CNTL4_BASE_IDX                                                                   1\n#define mmMMVM_L2_SAW_CONTEXT0_CNTL                                                                    0x067a\n#define mmMMVM_L2_SAW_CONTEXT0_CNTL_BASE_IDX                                                           1\n#define mmMMVM_L2_SAW_CONTEXT0_CNTL2                                                                   0x067b\n#define mmMMVM_L2_SAW_CONTEXT0_CNTL2_BASE_IDX                                                          1\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                               0x067c\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                               0x067d\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                              0x067e\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                              0x067f\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                0x0680\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                0x0681\n#define mmMMVM_L2_SAW_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmMMVM_L2_SAW_CONTEXTS_DISABLE                                                                 0x0682\n#define mmMMVM_L2_SAW_CONTEXTS_DISABLE_BASE_IDX                                                        1\n#define mmMMVM_L2_SAW_PIPES_BUSY_LO32                                                                  0x0683\n#define mmMMVM_L2_SAW_PIPES_BUSY_LO32_BASE_IDX                                                         1\n#define mmMMVM_L2_SAW_PIPES_BUSY_HI32                                                                  0x0684\n#define mmMMVM_L2_SAW_PIPES_BUSY_HI32_BASE_IDX                                                         1\n#define mmMMMC_VM_MX_L1_TLS0_IOMMU_FAULT_STATUS                                                        0x0685\n#define mmMMMC_VM_MX_L1_TLS0_IOMMU_FAULT_STATUS_BASE_IDX                                               1\n#define mmMMMC_VM_MX_L1_TLS0_IOMMU_FAULT_GVADDR_LO32                                                   0x0686\n#define mmMMMC_VM_MX_L1_TLS0_IOMMU_FAULT_GVADDR_LO32_BASE_IDX                                          1\n#define mmMMMC_VM_MX_L1_TLS0_IOMMU_FAULT_GVADDR_HI32                                                   0x0687\n#define mmMMMC_VM_MX_L1_TLS0_IOMMU_FAULT_GVADDR_HI32_BASE_IDX                                          1\n\n\n\n\n#define mmMM_ATC_L2_CNTL                                                                               0x06c0\n#define mmMM_ATC_L2_CNTL_BASE_IDX                                                                      1\n#define mmMM_ATC_L2_CNTL2                                                                              0x06c1\n#define mmMM_ATC_L2_CNTL2_BASE_IDX                                                                     1\n#define mmMM_ATC_L2_CACHE_DATA0                                                                        0x06c4\n#define mmMM_ATC_L2_CACHE_DATA0_BASE_IDX                                                               1\n#define mmMM_ATC_L2_CACHE_DATA1                                                                        0x06c5\n#define mmMM_ATC_L2_CACHE_DATA1_BASE_IDX                                                               1\n#define mmMM_ATC_L2_CACHE_DATA2                                                                        0x06c6\n#define mmMM_ATC_L2_CACHE_DATA2_BASE_IDX                                                               1\n#define mmMM_ATC_L2_CNTL3                                                                              0x06c7\n#define mmMM_ATC_L2_CNTL3_BASE_IDX                                                                     1\n#define mmMM_ATC_L2_CNTL4                                                                              0x06c8\n#define mmMM_ATC_L2_CNTL4_BASE_IDX                                                                     1\n#define mmMM_ATC_L2_CNTL5                                                                              0x06c9\n#define mmMM_ATC_L2_CNTL5_BASE_IDX                                                                     1\n#define mmMM_ATC_L2_MM_GROUP_RT_CLASSES                                                                0x06ca\n#define mmMM_ATC_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                       1\n#define mmMM_ATC_L2_STATUS                                                                             0x06cb\n#define mmMM_ATC_L2_STATUS_BASE_IDX                                                                    1\n#define mmMM_ATC_L2_STATUS2                                                                            0x06cc\n#define mmMM_ATC_L2_STATUS2_BASE_IDX                                                                   1\n#define mmMM_ATC_L2_MISC_CG                                                                            0x06cd\n#define mmMM_ATC_L2_MISC_CG_BASE_IDX                                                                   1\n#define mmMM_ATC_L2_MEM_POWER_LS                                                                       0x06ce\n#define mmMM_ATC_L2_MEM_POWER_LS_BASE_IDX                                                              1\n#define mmMM_ATC_L2_CGTT_CLK_CTRL                                                                      0x06cf\n#define mmMM_ATC_L2_CGTT_CLK_CTRL_BASE_IDX                                                             1\n#define mmMM_ATC_L2_SDPPORT_CTRL                                                                       0x06d2\n#define mmMM_ATC_L2_SDPPORT_CTRL_BASE_IDX                                                              1\n\n\n\n\n#define mmMMVM_L2_CNTL                                                                                 0x0700\n#define mmMMVM_L2_CNTL_BASE_IDX                                                                        1\n#define mmMMVM_L2_CNTL2                                                                                0x0701\n#define mmMMVM_L2_CNTL2_BASE_IDX                                                                       1\n#define mmMMVM_L2_CNTL3                                                                                0x0702\n#define mmMMVM_L2_CNTL3_BASE_IDX                                                                       1\n#define mmMMVM_L2_STATUS                                                                               0x0703\n#define mmMMVM_L2_STATUS_BASE_IDX                                                                      1\n#define mmMMVM_DUMMY_PAGE_FAULT_CNTL                                                                   0x0704\n#define mmMMVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX                                                          1\n#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_LO32                                                              0x0705\n#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX                                                     1\n#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_HI32                                                              0x0706\n#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX                                                     1\n#define mmMMVM_INVALIDATE_CNTL                                                                         0x0707\n#define mmMMVM_INVALIDATE_CNTL_BASE_IDX                                                                1\n#define mmMMVM_L2_PROTECTION_FAULT_CNTL                                                                0x0708\n#define mmMMVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX                                                       1\n#define mmMMVM_L2_PROTECTION_FAULT_CNTL2                                                               0x0709\n#define mmMMVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX                                                      1\n#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL3                                                            0x070a\n#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX                                                   1\n#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL4                                                            0x070b\n#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX                                                   1\n#define mmMMVM_L2_PROTECTION_FAULT_STATUS                                                              0x070c\n#define mmMMVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX                                                     1\n#define mmMMVM_L2_PROTECTION_FAULT_ADDR_LO32                                                           0x070d\n#define mmMMVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                                  1\n#define mmMMVM_L2_PROTECTION_FAULT_ADDR_HI32                                                           0x070e\n#define mmMMVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                                  1\n#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32                                                   0x070f\n#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX                                          1\n#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32                                                   0x0710\n#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX                                          1\n#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32                                             0x0712\n#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX                                    1\n#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32                                             0x0713\n#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX                                    1\n#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32                                            0x0714\n#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX                                   1\n#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32                                            0x0715\n#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX                                   1\n#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32                                                0x0716\n#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX                                       1\n#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32                                                0x0717\n#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX                                       1\n#define mmMMVM_L2_CNTL4                                                                                0x0718\n#define mmMMVM_L2_CNTL4_BASE_IDX                                                                       1\n#define mmMMVM_L2_MM_GROUP_RT_CLASSES                                                                  0x0719\n#define mmMMVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                         1\n#define mmMMVM_L2_BANK_SELECT_RESERVED_CID                                                             0x071a\n#define mmMMVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX                                                    1\n#define mmMMVM_L2_BANK_SELECT_RESERVED_CID2                                                            0x071b\n#define mmMMVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX                                                   1\n#define mmMMVM_L2_CACHE_PARITY_CNTL                                                                    0x071c\n#define mmMMVM_L2_CACHE_PARITY_CNTL_BASE_IDX                                                           1\n#define mmMMVM_L2_IH_LOG_CNTL                                                                          0x071d\n#define mmMMVM_L2_IH_LOG_CNTL_BASE_IDX                                                                 1\n#define mmMMVM_L2_IH_LOG_BUSY                                                                          0x071e\n#define mmMMVM_L2_IH_LOG_BUSY_BASE_IDX                                                                 1\n#define mmMMVM_L2_CGTT_CLK_CTRL                                                                        0x071f\n#define mmMMVM_L2_CGTT_CLK_CTRL_BASE_IDX                                                               1\n#define mmMMVM_L2_CNTL5                                                                                0x0720\n#define mmMMVM_L2_CNTL5_BASE_IDX                                                                       1\n#define mmMMVM_L2_GCR_CNTL                                                                             0x0721\n#define mmMMVM_L2_GCR_CNTL_BASE_IDX                                                                    1\n#define mmMMVM_L2_CGTT_BUSY_CTRL                                                                       0x0722\n#define mmMMVM_L2_CGTT_BUSY_CTRL_BASE_IDX                                                              1\n#define mmMMVM_L2_PTE_CACHE_DUMP_CNTL                                                                  0x0723\n#define mmMMVM_L2_PTE_CACHE_DUMP_CNTL_BASE_IDX                                                         1\n#define mmMMVM_L2_PTE_CACHE_DUMP_READ                                                                  0x0724\n#define mmMMVM_L2_PTE_CACHE_DUMP_READ_BASE_IDX                                                         1\n\n\n\n\n#define mmMMVM_CONTEXT0_CNTL                                                                           0x0740\n#define mmMMVM_CONTEXT0_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT1_CNTL                                                                           0x0741\n#define mmMMVM_CONTEXT1_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT2_CNTL                                                                           0x0742\n#define mmMMVM_CONTEXT2_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT3_CNTL                                                                           0x0743\n#define mmMMVM_CONTEXT3_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT4_CNTL                                                                           0x0744\n#define mmMMVM_CONTEXT4_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT5_CNTL                                                                           0x0745\n#define mmMMVM_CONTEXT5_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT6_CNTL                                                                           0x0746\n#define mmMMVM_CONTEXT6_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT7_CNTL                                                                           0x0747\n#define mmMMVM_CONTEXT7_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT8_CNTL                                                                           0x0748\n#define mmMMVM_CONTEXT8_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT9_CNTL                                                                           0x0749\n#define mmMMVM_CONTEXT9_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_CONTEXT10_CNTL                                                                          0x074a\n#define mmMMVM_CONTEXT10_CNTL_BASE_IDX                                                                 1\n#define mmMMVM_CONTEXT11_CNTL                                                                          0x074b\n#define mmMMVM_CONTEXT11_CNTL_BASE_IDX                                                                 1\n#define mmMMVM_CONTEXT12_CNTL                                                                          0x074c\n#define mmMMVM_CONTEXT12_CNTL_BASE_IDX                                                                 1\n#define mmMMVM_CONTEXT13_CNTL                                                                          0x074d\n#define mmMMVM_CONTEXT13_CNTL_BASE_IDX                                                                 1\n#define mmMMVM_CONTEXT14_CNTL                                                                          0x074e\n#define mmMMVM_CONTEXT14_CNTL_BASE_IDX                                                                 1\n#define mmMMVM_CONTEXT15_CNTL                                                                          0x074f\n#define mmMMVM_CONTEXT15_CNTL_BASE_IDX                                                                 1\n#define mmMMVM_CONTEXTS_DISABLE                                                                        0x0750\n#define mmMMVM_CONTEXTS_DISABLE_BASE_IDX                                                               1\n#define mmMMVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                                    0x0751\n#define mmMMVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                           1\n#define mmMMVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0752\n#define mmMMVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0753\n#define mmMMVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0754\n#define mmMMVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0755\n#define mmMMVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0756\n#define mmMMVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0757\n#define mmMMVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0758\n#define mmMMVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x0759\n#define mmMMVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x075a\n#define mmMMVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x075b\n#define mmMMVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  1\n#define mmMMVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x075c\n#define mmMMVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 1\n#define mmMMVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x075d\n#define mmMMVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 1\n#define mmMMVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x075e\n#define mmMMVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 1\n#define mmMMVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x075f\n#define mmMMVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 1\n#define mmMMVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x0760\n#define mmMMVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 1\n#define mmMMVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x0761\n#define mmMMVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 1\n\n\n\n\n#define mmMMMC_VM_L2_PERFCOUNTER0_CFG                                                                  0x0824\n#define mmMMMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX                                                         1\n#define mmMMMC_VM_L2_PERFCOUNTER1_CFG                                                                  0x0825\n#define mmMMMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX                                                         1\n#define mmMMMC_VM_L2_PERFCOUNTER2_CFG                                                                  0x0826\n#define mmMMMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX                                                         1\n#define mmMMMC_VM_L2_PERFCOUNTER3_CFG                                                                  0x0827\n#define mmMMMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX                                                         1\n#define mmMMMC_VM_L2_PERFCOUNTER4_CFG                                                                  0x0828\n#define mmMMMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX                                                         1\n#define mmMMMC_VM_L2_PERFCOUNTER5_CFG                                                                  0x0829\n#define mmMMMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX                                                         1\n#define mmMMMC_VM_L2_PERFCOUNTER6_CFG                                                                  0x082a\n#define mmMMMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX                                                         1\n#define mmMMMC_VM_L2_PERFCOUNTER7_CFG                                                                  0x082b\n#define mmMMMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX                                                         1\n#define mmMMMC_VM_L2_PERFCOUNTER_RSLT_CNTL                                                             0x082c\n#define mmMMMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                    1\n#define mmMMUTCL2_PERFCOUNTER0_CFG                                                                     0x082d\n#define mmMMUTCL2_PERFCOUNTER0_CFG_BASE_IDX                                                            1\n#define mmMMUTCL2_PERFCOUNTER1_CFG                                                                     0x082e\n#define mmMMUTCL2_PERFCOUNTER1_CFG_BASE_IDX                                                            1\n#define mmMMUTCL2_PERFCOUNTER2_CFG                                                                     0x082f\n#define mmMMUTCL2_PERFCOUNTER2_CFG_BASE_IDX                                                            1\n#define mmMMUTCL2_PERFCOUNTER3_CFG                                                                     0x0830\n#define mmMMUTCL2_PERFCOUNTER3_CFG_BASE_IDX                                                            1\n#define mmMMUTCL2_PERFCOUNTER_RSLT_CNTL                                                                0x0831\n#define mmMMUTCL2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                       1\n\n\n\n\n#define mmMMMC_VM_L2_PERFCOUNTER_LO                                                                    0x0838\n#define mmMMMC_VM_L2_PERFCOUNTER_LO_BASE_IDX                                                           1\n#define mmMMMC_VM_L2_PERFCOUNTER_HI                                                                    0x0839\n#define mmMMMC_VM_L2_PERFCOUNTER_HI_BASE_IDX                                                           1\n#define mmMMUTCL2_PERFCOUNTER_LO                                                                       0x083a\n#define mmMMUTCL2_PERFCOUNTER_LO_BASE_IDX                                                              1\n#define mmMMUTCL2_PERFCOUNTER_HI                                                                       0x083b\n#define mmMMUTCL2_PERFCOUNTER_HI_BASE_IDX                                                              1\n\n\n\n\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF0                                                                   0x084c\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF1                                                                   0x084d\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF2                                                                   0x084e\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF3                                                                   0x084f\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF4                                                                   0x0850\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF5                                                                   0x0851\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF6                                                                   0x0852\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF7                                                                   0x0853\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF8                                                                   0x0854\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF9                                                                   0x0855\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                          1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF10                                                                  0x0856\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF11                                                                  0x0857\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF12                                                                  0x0858\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF13                                                                  0x0859\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF14                                                                  0x085a\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF15                                                                  0x085b\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF16                                                                  0x085c\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF16_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF17                                                                  0x085d\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF17_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF18                                                                  0x085e\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF18_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF19                                                                  0x085f\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF19_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF20                                                                  0x0860\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF20_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF21                                                                  0x0861\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF21_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF22                                                                  0x0862\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF22_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF23                                                                  0x0863\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF23_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF24                                                                  0x0864\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF24_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF25                                                                  0x0865\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF25_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF26                                                                  0x0866\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF26_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF27                                                                  0x0867\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF27_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF28                                                                  0x0868\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF28_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF29                                                                  0x0869\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF29_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF30                                                                  0x086a\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF30_BASE_IDX                                                         1\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF31                                                                  0x086b\n#define mmMMMC_VM_FB_SIZE_OFFSET_VF31_BASE_IDX                                                         1\n#define mmMMVM_IOMMU_MMIO_CNTRL_1                                                                      0x086c\n#define mmMMVM_IOMMU_MMIO_CNTRL_1_BASE_IDX                                                             1\n#define mmMMMC_VM_MARC_BASE_LO_0                                                                       0x086d\n#define mmMMMC_VM_MARC_BASE_LO_0_BASE_IDX                                                              1\n#define mmMMMC_VM_MARC_BASE_LO_1                                                                       0x086e\n#define mmMMMC_VM_MARC_BASE_LO_1_BASE_IDX                                                              1\n#define mmMMMC_VM_MARC_BASE_LO_2                                                                       0x086f\n#define mmMMMC_VM_MARC_BASE_LO_2_BASE_IDX                                                              1\n#define mmMMMC_VM_MARC_BASE_LO_3                                                                       0x0870\n#define mmMMMC_VM_MARC_BASE_LO_3_BASE_IDX                                                              1\n#define mmMMMC_VM_MARC_BASE_HI_0                                                                       0x0871\n#define mmMMMC_VM_MARC_BASE_HI_0_BASE_IDX                                                              1\n#define mmMMMC_VM_MARC_BASE_HI_1                                                                       0x0872\n#define mmMMMC_VM_MARC_BASE_HI_1_BASE_IDX                                                              1\n#define mmMMMC_VM_MARC_BASE_HI_2                                                                       0x0873\n#define mmMMMC_VM_MARC_BASE_HI_2_BASE_IDX                                                              1\n#define mmMMMC_VM_MARC_BASE_HI_3                                                                       0x0874\n#define mmMMMC_VM_MARC_BASE_HI_3_BASE_IDX                                                              1\n#define mmMMMC_VM_MARC_RELOC_LO_0                                                                      0x0875\n#define mmMMMC_VM_MARC_RELOC_LO_0_BASE_IDX                                                             1\n#define mmMMMC_VM_MARC_RELOC_LO_1                                                                      0x0876\n#define mmMMMC_VM_MARC_RELOC_LO_1_BASE_IDX                                                             1\n#define mmMMMC_VM_MARC_RELOC_LO_2                                                                      0x0877\n#define mmMMMC_VM_MARC_RELOC_LO_2_BASE_IDX                                                             1\n#define mmMMMC_VM_MARC_RELOC_LO_3                                                                      0x0878\n#define mmMMMC_VM_MARC_RELOC_LO_3_BASE_IDX                                                             1\n#define mmMMMC_VM_MARC_RELOC_HI_0                                                                      0x0879\n#define mmMMMC_VM_MARC_RELOC_HI_0_BASE_IDX                                                             1\n#define mmMMMC_VM_MARC_RELOC_HI_1                                                                      0x087a\n#define mmMMMC_VM_MARC_RELOC_HI_1_BASE_IDX                                                             1\n#define mmMMMC_VM_MARC_RELOC_HI_2                                                                      0x087b\n#define mmMMMC_VM_MARC_RELOC_HI_2_BASE_IDX                                                             1\n#define mmMMMC_VM_MARC_RELOC_HI_3                                                                      0x087c\n#define mmMMMC_VM_MARC_RELOC_HI_3_BASE_IDX                                                             1\n#define mmMMMC_VM_MARC_LEN_LO_0                                                                        0x087d\n#define mmMMMC_VM_MARC_LEN_LO_0_BASE_IDX                                                               1\n#define mmMMMC_VM_MARC_LEN_LO_1                                                                        0x087e\n#define mmMMMC_VM_MARC_LEN_LO_1_BASE_IDX                                                               1\n#define mmMMMC_VM_MARC_LEN_LO_2                                                                        0x087f\n#define mmMMMC_VM_MARC_LEN_LO_2_BASE_IDX                                                               1\n#define mmMMMC_VM_MARC_LEN_LO_3                                                                        0x0880\n#define mmMMMC_VM_MARC_LEN_LO_3_BASE_IDX                                                               1\n#define mmMMMC_VM_MARC_LEN_HI_0                                                                        0x0881\n#define mmMMMC_VM_MARC_LEN_HI_0_BASE_IDX                                                               1\n#define mmMMMC_VM_MARC_LEN_HI_1                                                                        0x0882\n#define mmMMMC_VM_MARC_LEN_HI_1_BASE_IDX                                                               1\n#define mmMMMC_VM_MARC_LEN_HI_2                                                                        0x0883\n#define mmMMMC_VM_MARC_LEN_HI_2_BASE_IDX                                                               1\n#define mmMMMC_VM_MARC_LEN_HI_3                                                                        0x0884\n#define mmMMMC_VM_MARC_LEN_HI_3_BASE_IDX                                                               1\n#define mmMMVM_IOMMU_CONTROL_REGISTER                                                                  0x0885\n#define mmMMVM_IOMMU_CONTROL_REGISTER_BASE_IDX                                                         1\n#define mmMMVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER                                         0x0886\n#define mmMMVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX                                1\n#define mmMMVM_PCIE_ATS_CNTL                                                                           0x0887\n#define mmMMVM_PCIE_ATS_CNTL_BASE_IDX                                                                  1\n#define mmMMVM_PCIE_ATS_CNTL_VF_0                                                                      0x0888\n#define mmMMVM_PCIE_ATS_CNTL_VF_0_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_1                                                                      0x0889\n#define mmMMVM_PCIE_ATS_CNTL_VF_1_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_2                                                                      0x088a\n#define mmMMVM_PCIE_ATS_CNTL_VF_2_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_3                                                                      0x088b\n#define mmMMVM_PCIE_ATS_CNTL_VF_3_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_4                                                                      0x088c\n#define mmMMVM_PCIE_ATS_CNTL_VF_4_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_5                                                                      0x088d\n#define mmMMVM_PCIE_ATS_CNTL_VF_5_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_6                                                                      0x088e\n#define mmMMVM_PCIE_ATS_CNTL_VF_6_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_7                                                                      0x088f\n#define mmMMVM_PCIE_ATS_CNTL_VF_7_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_8                                                                      0x0890\n#define mmMMVM_PCIE_ATS_CNTL_VF_8_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_9                                                                      0x0891\n#define mmMMVM_PCIE_ATS_CNTL_VF_9_BASE_IDX                                                             1\n#define mmMMVM_PCIE_ATS_CNTL_VF_10                                                                     0x0892\n#define mmMMVM_PCIE_ATS_CNTL_VF_10_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_11                                                                     0x0893\n#define mmMMVM_PCIE_ATS_CNTL_VF_11_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_12                                                                     0x0894\n#define mmMMVM_PCIE_ATS_CNTL_VF_12_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_13                                                                     0x0895\n#define mmMMVM_PCIE_ATS_CNTL_VF_13_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_14                                                                     0x0896\n#define mmMMVM_PCIE_ATS_CNTL_VF_14_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_15                                                                     0x0897\n#define mmMMVM_PCIE_ATS_CNTL_VF_15_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_16                                                                     0x0898\n#define mmMMVM_PCIE_ATS_CNTL_VF_16_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_17                                                                     0x0899\n#define mmMMVM_PCIE_ATS_CNTL_VF_17_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_18                                                                     0x089a\n#define mmMMVM_PCIE_ATS_CNTL_VF_18_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_19                                                                     0x089b\n#define mmMMVM_PCIE_ATS_CNTL_VF_19_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_20                                                                     0x089c\n#define mmMMVM_PCIE_ATS_CNTL_VF_20_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_21                                                                     0x089d\n#define mmMMVM_PCIE_ATS_CNTL_VF_21_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_22                                                                     0x089e\n#define mmMMVM_PCIE_ATS_CNTL_VF_22_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_23                                                                     0x089f\n#define mmMMVM_PCIE_ATS_CNTL_VF_23_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_24                                                                     0x08a0\n#define mmMMVM_PCIE_ATS_CNTL_VF_24_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_25                                                                     0x08a1\n#define mmMMVM_PCIE_ATS_CNTL_VF_25_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_26                                                                     0x08a2\n#define mmMMVM_PCIE_ATS_CNTL_VF_26_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_27                                                                     0x08a3\n#define mmMMVM_PCIE_ATS_CNTL_VF_27_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_28                                                                     0x08a4\n#define mmMMVM_PCIE_ATS_CNTL_VF_28_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_29                                                                     0x08a5\n#define mmMMVM_PCIE_ATS_CNTL_VF_29_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_30                                                                     0x08a6\n#define mmMMVM_PCIE_ATS_CNTL_VF_30_BASE_IDX                                                            1\n#define mmMMVM_PCIE_ATS_CNTL_VF_31                                                                     0x08a7\n#define mmMMVM_PCIE_ATS_CNTL_VF_31_BASE_IDX                                                            1\n\n\n\n\n#define mmMMMC_VM_NB_MMIOBASE                                                                          0x08d0\n#define mmMMMC_VM_NB_MMIOBASE_BASE_IDX                                                                 1\n#define mmMMMC_VM_NB_MMIOLIMIT                                                                         0x08d1\n#define mmMMMC_VM_NB_MMIOLIMIT_BASE_IDX                                                                1\n#define mmMMMC_VM_NB_PCI_CTRL                                                                          0x08d2\n#define mmMMMC_VM_NB_PCI_CTRL_BASE_IDX                                                                 1\n#define mmMMMC_VM_NB_PCI_ARB                                                                           0x08d3\n#define mmMMMC_VM_NB_PCI_ARB_BASE_IDX                                                                  1\n#define mmMMMC_VM_NB_TOP_OF_DRAM_SLOT1                                                                 0x08d4\n#define mmMMMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX                                                        1\n#define mmMMMC_VM_NB_LOWER_TOP_OF_DRAM2                                                                0x08d5\n#define mmMMMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX                                                       1\n#define mmMMMC_VM_NB_UPPER_TOP_OF_DRAM2                                                                0x08d6\n#define mmMMMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX                                                       1\n#define mmMMMC_VM_FB_OFFSET                                                                            0x08d7\n#define mmMMMC_VM_FB_OFFSET_BASE_IDX                                                                   1\n#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                                     0x08d8\n#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                            1\n#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                                     0x08d9\n#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                            1\n#define mmMMMC_VM_STEERING                                                                             0x08da\n#define mmMMMC_VM_STEERING_BASE_IDX                                                                    1\n#define mmMMMC_SHARED_VIRT_RESET_REQ                                                                   0x08db\n#define mmMMMC_SHARED_VIRT_RESET_REQ_BASE_IDX                                                          1\n#define mmMMMC_MEM_POWER_LS                                                                            0x08dc\n#define mmMMMC_MEM_POWER_LS_BASE_IDX                                                                   1\n#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_START                                                         0x08dd\n#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX                                                1\n#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_END                                                           0x08de\n#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX                                                  1\n#define mmMMMC_VM_APT_CNTL                                                                             0x08df\n#define mmMMMC_VM_APT_CNTL_BASE_IDX                                                                    1\n#define mmMMMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                          0x08e0\n#define mmMMMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                                 1\n#define mmMMMC_VM_LOCAL_HBM_ADDRESS_START                                                              0x08e1\n#define mmMMMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                                     1\n#define mmMMMC_VM_LOCAL_HBM_ADDRESS_END                                                                0x08e2\n#define mmMMMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                                       1\n#define mmMMUTCL2_CGTT_CLK_CTRL                                                                        0x08e3\n#define mmMMUTCL2_CGTT_CLK_CTRL_BASE_IDX                                                               1\n#define mmMMMC_SHARED_ACTIVE_FCN_ID                                                                    0x08e4\n#define mmMMMC_SHARED_ACTIVE_FCN_ID_BASE_IDX                                                           1\n#define mmMMMC_SHARED_VIRT_RESET_REQ2                                                                  0x08e5\n#define mmMMMC_SHARED_VIRT_RESET_REQ2_BASE_IDX                                                         1\n#define mmMMUTCL2_CGTT_BUSY_CTRL                                                                       0x08e6\n#define mmMMUTCL2_CGTT_BUSY_CTRL_BASE_IDX                                                              1\n#define mmMMUTCL2_HARVEST_BYPASS_GROUPS                                                                0x08e7\n#define mmMMUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX                                                       1\n\n\n\n\n#define mmMMMC_VM_FB_LOCATION_BASE                                                                     0x08ec\n#define mmMMMC_VM_FB_LOCATION_BASE_BASE_IDX                                                            1\n#define mmMMMC_VM_FB_LOCATION_TOP                                                                      0x08ed\n#define mmMMMC_VM_FB_LOCATION_TOP_BASE_IDX                                                             1\n#define mmMMMC_VM_AGP_TOP                                                                              0x08ee\n#define mmMMMC_VM_AGP_TOP_BASE_IDX                                                                     1\n#define mmMMMC_VM_AGP_BOT                                                                              0x08ef\n#define mmMMMC_VM_AGP_BOT_BASE_IDX                                                                     1\n#define mmMMMC_VM_AGP_BASE                                                                             0x08f0\n#define mmMMMC_VM_AGP_BASE_BASE_IDX                                                                    1\n#define mmMMMC_VM_SYSTEM_APERTURE_LOW_ADDR                                                             0x08f1\n#define mmMMMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                                    1\n#define mmMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR                                                            0x08f2\n#define mmMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                                   1\n#define mmMMMC_VM_MX_L1_TLB_CNTL                                                                       0x08f3\n#define mmMMMC_VM_MX_L1_TLB_CNTL_BASE_IDX                                                              1\n\n\n\n\n#define mmMM_ATC_L2_PERFCOUNTER_LO                                                                     0x0900\n#define mmMM_ATC_L2_PERFCOUNTER_LO_BASE_IDX                                                            1\n#define mmMM_ATC_L2_PERFCOUNTER_HI                                                                     0x0901\n#define mmMM_ATC_L2_PERFCOUNTER_HI_BASE_IDX                                                            1\n\n\n\n\n#define mmMM_ATC_L2_PERFCOUNTER0_CFG                                                                   0x0908\n#define mmMM_ATC_L2_PERFCOUNTER0_CFG_BASE_IDX                                                          1\n#define mmMM_ATC_L2_PERFCOUNTER1_CFG                                                                   0x0909\n#define mmMM_ATC_L2_PERFCOUNTER1_CFG_BASE_IDX                                                          1\n#define mmMM_ATC_L2_PERFCOUNTER_RSLT_CNTL                                                              0x090a\n#define mmMM_ATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                     1\n\n\n\n\n#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0940\n#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0941\n#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                     0x0942\n#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                     0x0943\n#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                       0x0944\n#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                       0x0945\n#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT0_PAGE_TABLE_RESERVE0                                                            0x0946\n#define mmMMVM_CONTEXT0_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT0_PAGE_TABLE_RESERVE1                                                            0x0947\n#define mmMMVM_CONTEXT0_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0948\n#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0949\n#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                                     0x094a\n#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                                     0x094b\n#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                       0x094c\n#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                       0x094d\n#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT1_PAGE_TABLE_RESERVE0                                                            0x094e\n#define mmMMVM_CONTEXT1_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT1_PAGE_TABLE_RESERVE1                                                            0x094f\n#define mmMMVM_CONTEXT1_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0950\n#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0951\n#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                                     0x0952\n#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                                     0x0953\n#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                       0x0954\n#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                       0x0955\n#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT2_PAGE_TABLE_RESERVE0                                                            0x0956\n#define mmMMVM_CONTEXT2_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT2_PAGE_TABLE_RESERVE1                                                            0x0957\n#define mmMMVM_CONTEXT2_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0958\n#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0959\n#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                                     0x095a\n#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                                     0x095b\n#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                       0x095c\n#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                       0x095d\n#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT3_PAGE_TABLE_RESERVE0                                                            0x095e\n#define mmMMVM_CONTEXT3_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT3_PAGE_TABLE_RESERVE1                                                            0x095f\n#define mmMMVM_CONTEXT3_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0960\n#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0961\n#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                                     0x0962\n#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                                     0x0963\n#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                       0x0964\n#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                       0x0965\n#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT4_PAGE_TABLE_RESERVE0                                                            0x0966\n#define mmMMVM_CONTEXT4_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT4_PAGE_TABLE_RESERVE1                                                            0x0967\n#define mmMMVM_CONTEXT4_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0968\n#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0969\n#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                                     0x096a\n#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                                     0x096b\n#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                       0x096c\n#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                       0x096d\n#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT5_PAGE_TABLE_RESERVE0                                                            0x096e\n#define mmMMVM_CONTEXT5_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT5_PAGE_TABLE_RESERVE1                                                            0x096f\n#define mmMMVM_CONTEXT5_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0970\n#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0971\n#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                                     0x0972\n#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                                     0x0973\n#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                       0x0974\n#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                       0x0975\n#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT6_PAGE_TABLE_RESERVE0                                                            0x0976\n#define mmMMVM_CONTEXT6_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT6_PAGE_TABLE_RESERVE1                                                            0x0977\n#define mmMMVM_CONTEXT6_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0978\n#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0979\n#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                                     0x097a\n#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                                     0x097b\n#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                       0x097c\n#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                       0x097d\n#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT7_PAGE_TABLE_RESERVE0                                                            0x097e\n#define mmMMVM_CONTEXT7_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT7_PAGE_TABLE_RESERVE1                                                            0x097f\n#define mmMMVM_CONTEXT7_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0980\n#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0981\n#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                                     0x0982\n#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                                     0x0983\n#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                       0x0984\n#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                       0x0985\n#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT8_PAGE_TABLE_RESERVE0                                                            0x0986\n#define mmMMVM_CONTEXT8_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT8_PAGE_TABLE_RESERVE1                                                            0x0987\n#define mmMMVM_CONTEXT8_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                      0x0988\n#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                      0x0989\n#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                                     0x098a\n#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                                     0x098b\n#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                       0x098c\n#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                       0x098d\n#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              1\n#define mmMMVM_CONTEXT9_PAGE_TABLE_RESERVE0                                                            0x098e\n#define mmMMVM_CONTEXT9_PAGE_TABLE_RESERVE0_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT9_PAGE_TABLE_RESERVE1                                                            0x098f\n#define mmMMVM_CONTEXT9_PAGE_TABLE_RESERVE1_BASE_IDX                                                   1\n#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                                     0x0990\n#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                                     0x0991\n#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                                    0x0992\n#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                                    0x0993\n#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                      0x0994\n#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                      0x0995\n#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT10_PAGE_TABLE_RESERVE0                                                           0x0996\n#define mmMMVM_CONTEXT10_PAGE_TABLE_RESERVE0_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT10_PAGE_TABLE_RESERVE1                                                           0x0997\n#define mmMMVM_CONTEXT10_PAGE_TABLE_RESERVE1_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                                     0x0998\n#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                                     0x0999\n#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                                    0x099a\n#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                                    0x099b\n#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                      0x099c\n#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                      0x099d\n#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT11_PAGE_TABLE_RESERVE0                                                           0x099e\n#define mmMMVM_CONTEXT11_PAGE_TABLE_RESERVE0_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT11_PAGE_TABLE_RESERVE1                                                           0x099f\n#define mmMMVM_CONTEXT11_PAGE_TABLE_RESERVE1_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                                     0x09a0\n#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                                     0x09a1\n#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                                    0x09a2\n#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                                    0x09a3\n#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                      0x09a4\n#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                      0x09a5\n#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT12_PAGE_TABLE_RESERVE0                                                           0x09a6\n#define mmMMVM_CONTEXT12_PAGE_TABLE_RESERVE0_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT12_PAGE_TABLE_RESERVE1                                                           0x09a7\n#define mmMMVM_CONTEXT12_PAGE_TABLE_RESERVE1_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                                     0x09a8\n#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                                     0x09a9\n#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                                    0x09aa\n#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                                    0x09ab\n#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                      0x09ac\n#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                      0x09ad\n#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT13_PAGE_TABLE_RESERVE0                                                           0x09ae\n#define mmMMVM_CONTEXT13_PAGE_TABLE_RESERVE0_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT13_PAGE_TABLE_RESERVE1                                                           0x09af\n#define mmMMVM_CONTEXT13_PAGE_TABLE_RESERVE1_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                                     0x09b0\n#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                                     0x09b1\n#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                                    0x09b2\n#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                                    0x09b3\n#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                      0x09b4\n#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                      0x09b5\n#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT14_PAGE_TABLE_RESERVE0                                                           0x09b6\n#define mmMMVM_CONTEXT14_PAGE_TABLE_RESERVE0_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT14_PAGE_TABLE_RESERVE1                                                           0x09b7\n#define mmMMVM_CONTEXT14_PAGE_TABLE_RESERVE1_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                                     0x09b8\n#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                                     0x09b9\n#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            1\n#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                                    0x09ba\n#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                                    0x09bb\n#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           1\n#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                      0x09bc\n#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                      0x09bd\n#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             1\n#define mmMMVM_CONTEXT15_PAGE_TABLE_RESERVE0                                                           0x09be\n#define mmMMVM_CONTEXT15_PAGE_TABLE_RESERVE0_BASE_IDX                                                  1\n#define mmMMVM_CONTEXT15_PAGE_TABLE_RESERVE1                                                           0x09bf\n#define mmMMVM_CONTEXT15_PAGE_TABLE_RESERVE1_BASE_IDX                                                  1\n\n\n\n\n#define mmMMVM_INVALIDATE_ENG0_SEM                                                                     0x0a00\n#define mmMMVM_INVALIDATE_ENG0_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG0_REQ                                                                     0x0a01\n#define mmMMVM_INVALIDATE_ENG0_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG0_ACK                                                                     0x0a02\n#define mmMMVM_INVALIDATE_ENG0_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32                                                         0x0a03\n#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32                                                         0x0a04\n#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG0_RESERVE0                                                                0x0a05\n#define mmMMVM_INVALIDATE_ENG0_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG0_RESERVE1                                                                0x0a06\n#define mmMMVM_INVALIDATE_ENG0_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG0_RESERVE2                                                                0x0a07\n#define mmMMVM_INVALIDATE_ENG0_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG1_SEM                                                                     0x0a08\n#define mmMMVM_INVALIDATE_ENG1_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG1_REQ                                                                     0x0a09\n#define mmMMVM_INVALIDATE_ENG1_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG1_ACK                                                                     0x0a0a\n#define mmMMVM_INVALIDATE_ENG1_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32                                                         0x0a0b\n#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_HI32                                                         0x0a0c\n#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG1_RESERVE0                                                                0x0a0d\n#define mmMMVM_INVALIDATE_ENG1_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG1_RESERVE1                                                                0x0a0e\n#define mmMMVM_INVALIDATE_ENG1_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG1_RESERVE2                                                                0x0a0f\n#define mmMMVM_INVALIDATE_ENG1_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG2_SEM                                                                     0x0a10\n#define mmMMVM_INVALIDATE_ENG2_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG2_REQ                                                                     0x0a11\n#define mmMMVM_INVALIDATE_ENG2_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG2_ACK                                                                     0x0a12\n#define mmMMVM_INVALIDATE_ENG2_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_LO32                                                         0x0a13\n#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_HI32                                                         0x0a14\n#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG2_RESERVE0                                                                0x0a15\n#define mmMMVM_INVALIDATE_ENG2_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG2_RESERVE1                                                                0x0a16\n#define mmMMVM_INVALIDATE_ENG2_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG2_RESERVE2                                                                0x0a17\n#define mmMMVM_INVALIDATE_ENG2_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG3_SEM                                                                     0x0a18\n#define mmMMVM_INVALIDATE_ENG3_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG3_REQ                                                                     0x0a19\n#define mmMMVM_INVALIDATE_ENG3_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG3_ACK                                                                     0x0a1a\n#define mmMMVM_INVALIDATE_ENG3_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_LO32                                                         0x0a1b\n#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_HI32                                                         0x0a1c\n#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG3_RESERVE0                                                                0x0a1d\n#define mmMMVM_INVALIDATE_ENG3_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG3_RESERVE1                                                                0x0a1e\n#define mmMMVM_INVALIDATE_ENG3_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG3_RESERVE2                                                                0x0a1f\n#define mmMMVM_INVALIDATE_ENG3_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG4_SEM                                                                     0x0a20\n#define mmMMVM_INVALIDATE_ENG4_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG4_REQ                                                                     0x0a21\n#define mmMMVM_INVALIDATE_ENG4_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG4_ACK                                                                     0x0a22\n#define mmMMVM_INVALIDATE_ENG4_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_LO32                                                         0x0a23\n#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_HI32                                                         0x0a24\n#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG4_RESERVE0                                                                0x0a25\n#define mmMMVM_INVALIDATE_ENG4_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG4_RESERVE1                                                                0x0a26\n#define mmMMVM_INVALIDATE_ENG4_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG4_RESERVE2                                                                0x0a27\n#define mmMMVM_INVALIDATE_ENG4_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG5_SEM                                                                     0x0a28\n#define mmMMVM_INVALIDATE_ENG5_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG5_REQ                                                                     0x0a29\n#define mmMMVM_INVALIDATE_ENG5_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG5_ACK                                                                     0x0a2a\n#define mmMMVM_INVALIDATE_ENG5_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_LO32                                                         0x0a2b\n#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_HI32                                                         0x0a2c\n#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG5_RESERVE0                                                                0x0a2d\n#define mmMMVM_INVALIDATE_ENG5_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG5_RESERVE1                                                                0x0a2e\n#define mmMMVM_INVALIDATE_ENG5_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG5_RESERVE2                                                                0x0a2f\n#define mmMMVM_INVALIDATE_ENG5_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG6_SEM                                                                     0x0a30\n#define mmMMVM_INVALIDATE_ENG6_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG6_REQ                                                                     0x0a31\n#define mmMMVM_INVALIDATE_ENG6_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG6_ACK                                                                     0x0a32\n#define mmMMVM_INVALIDATE_ENG6_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_LO32                                                         0x0a33\n#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_HI32                                                         0x0a34\n#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG6_RESERVE0                                                                0x0a35\n#define mmMMVM_INVALIDATE_ENG6_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG6_RESERVE1                                                                0x0a36\n#define mmMMVM_INVALIDATE_ENG6_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG6_RESERVE2                                                                0x0a37\n#define mmMMVM_INVALIDATE_ENG6_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG7_SEM                                                                     0x0a38\n#define mmMMVM_INVALIDATE_ENG7_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG7_REQ                                                                     0x0a39\n#define mmMMVM_INVALIDATE_ENG7_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG7_ACK                                                                     0x0a3a\n#define mmMMVM_INVALIDATE_ENG7_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_LO32                                                         0x0a3b\n#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_HI32                                                         0x0a3c\n#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG7_RESERVE0                                                                0x0a3d\n#define mmMMVM_INVALIDATE_ENG7_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG7_RESERVE1                                                                0x0a3e\n#define mmMMVM_INVALIDATE_ENG7_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG7_RESERVE2                                                                0x0a3f\n#define mmMMVM_INVALIDATE_ENG7_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG8_SEM                                                                     0x0a40\n#define mmMMVM_INVALIDATE_ENG8_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG8_REQ                                                                     0x0a41\n#define mmMMVM_INVALIDATE_ENG8_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG8_ACK                                                                     0x0a42\n#define mmMMVM_INVALIDATE_ENG8_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_LO32                                                         0x0a43\n#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_HI32                                                         0x0a44\n#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG8_RESERVE0                                                                0x0a45\n#define mmMMVM_INVALIDATE_ENG8_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG8_RESERVE1                                                                0x0a46\n#define mmMMVM_INVALIDATE_ENG8_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG8_RESERVE2                                                                0x0a47\n#define mmMMVM_INVALIDATE_ENG8_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG9_SEM                                                                     0x0a48\n#define mmMMVM_INVALIDATE_ENG9_SEM_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG9_REQ                                                                     0x0a49\n#define mmMMVM_INVALIDATE_ENG9_REQ_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG9_ACK                                                                     0x0a4a\n#define mmMMVM_INVALIDATE_ENG9_ACK_BASE_IDX                                                            1\n#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_LO32                                                         0x0a4b\n#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_HI32                                                         0x0a4c\n#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX                                                1\n#define mmMMVM_INVALIDATE_ENG9_RESERVE0                                                                0x0a4d\n#define mmMMVM_INVALIDATE_ENG9_RESERVE0_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG9_RESERVE1                                                                0x0a4e\n#define mmMMVM_INVALIDATE_ENG9_RESERVE1_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG9_RESERVE2                                                                0x0a4f\n#define mmMMVM_INVALIDATE_ENG9_RESERVE2_BASE_IDX                                                       1\n#define mmMMVM_INVALIDATE_ENG10_SEM                                                                    0x0a50\n#define mmMMVM_INVALIDATE_ENG10_SEM_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG10_REQ                                                                    0x0a51\n#define mmMMVM_INVALIDATE_ENG10_REQ_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG10_ACK                                                                    0x0a52\n#define mmMMVM_INVALIDATE_ENG10_ACK_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_LO32                                                        0x0a53\n#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_HI32                                                        0x0a54\n#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG10_RESERVE0                                                               0x0a55\n#define mmMMVM_INVALIDATE_ENG10_RESERVE0_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG10_RESERVE1                                                               0x0a56\n#define mmMMVM_INVALIDATE_ENG10_RESERVE1_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG10_RESERVE2                                                               0x0a57\n#define mmMMVM_INVALIDATE_ENG10_RESERVE2_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG11_SEM                                                                    0x0a58\n#define mmMMVM_INVALIDATE_ENG11_SEM_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG11_REQ                                                                    0x0a59\n#define mmMMVM_INVALIDATE_ENG11_REQ_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG11_ACK                                                                    0x0a5a\n#define mmMMVM_INVALIDATE_ENG11_ACK_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_LO32                                                        0x0a5b\n#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_HI32                                                        0x0a5c\n#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG11_RESERVE0                                                               0x0a5d\n#define mmMMVM_INVALIDATE_ENG11_RESERVE0_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG11_RESERVE1                                                               0x0a5e\n#define mmMMVM_INVALIDATE_ENG11_RESERVE1_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG11_RESERVE2                                                               0x0a5f\n#define mmMMVM_INVALIDATE_ENG11_RESERVE2_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG12_SEM                                                                    0x0a60\n#define mmMMVM_INVALIDATE_ENG12_SEM_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG12_REQ                                                                    0x0a61\n#define mmMMVM_INVALIDATE_ENG12_REQ_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG12_ACK                                                                    0x0a62\n#define mmMMVM_INVALIDATE_ENG12_ACK_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_LO32                                                        0x0a63\n#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_HI32                                                        0x0a64\n#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG12_RESERVE0                                                               0x0a65\n#define mmMMVM_INVALIDATE_ENG12_RESERVE0_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG12_RESERVE1                                                               0x0a66\n#define mmMMVM_INVALIDATE_ENG12_RESERVE1_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG12_RESERVE2                                                               0x0a67\n#define mmMMVM_INVALIDATE_ENG12_RESERVE2_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG13_SEM                                                                    0x0a68\n#define mmMMVM_INVALIDATE_ENG13_SEM_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG13_REQ                                                                    0x0a69\n#define mmMMVM_INVALIDATE_ENG13_REQ_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG13_ACK                                                                    0x0a6a\n#define mmMMVM_INVALIDATE_ENG13_ACK_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_LO32                                                        0x0a6b\n#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_HI32                                                        0x0a6c\n#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG13_RESERVE0                                                               0x0a6d\n#define mmMMVM_INVALIDATE_ENG13_RESERVE0_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG13_RESERVE1                                                               0x0a6e\n#define mmMMVM_INVALIDATE_ENG13_RESERVE1_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG13_RESERVE2                                                               0x0a6f\n#define mmMMVM_INVALIDATE_ENG13_RESERVE2_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG14_SEM                                                                    0x0a70\n#define mmMMVM_INVALIDATE_ENG14_SEM_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG14_REQ                                                                    0x0a71\n#define mmMMVM_INVALIDATE_ENG14_REQ_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG14_ACK                                                                    0x0a72\n#define mmMMVM_INVALIDATE_ENG14_ACK_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_LO32                                                        0x0a73\n#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_HI32                                                        0x0a74\n#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG14_RESERVE0                                                               0x0a75\n#define mmMMVM_INVALIDATE_ENG14_RESERVE0_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG14_RESERVE1                                                               0x0a76\n#define mmMMVM_INVALIDATE_ENG14_RESERVE1_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG14_RESERVE2                                                               0x0a77\n#define mmMMVM_INVALIDATE_ENG14_RESERVE2_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG15_SEM                                                                    0x0a78\n#define mmMMVM_INVALIDATE_ENG15_SEM_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG15_REQ                                                                    0x0a79\n#define mmMMVM_INVALIDATE_ENG15_REQ_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG15_ACK                                                                    0x0a7a\n#define mmMMVM_INVALIDATE_ENG15_ACK_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_LO32                                                        0x0a7b\n#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_HI32                                                        0x0a7c\n#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG15_RESERVE0                                                               0x0a7d\n#define mmMMVM_INVALIDATE_ENG15_RESERVE0_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG15_RESERVE1                                                               0x0a7e\n#define mmMMVM_INVALIDATE_ENG15_RESERVE1_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG15_RESERVE2                                                               0x0a7f\n#define mmMMVM_INVALIDATE_ENG15_RESERVE2_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG16_SEM                                                                    0x0a80\n#define mmMMVM_INVALIDATE_ENG16_SEM_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG16_REQ                                                                    0x0a81\n#define mmMMVM_INVALIDATE_ENG16_REQ_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG16_ACK                                                                    0x0a82\n#define mmMMVM_INVALIDATE_ENG16_ACK_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_LO32                                                        0x0a83\n#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_HI32                                                        0x0a84\n#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG16_RESERVE0                                                               0x0a85\n#define mmMMVM_INVALIDATE_ENG16_RESERVE0_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG16_RESERVE1                                                               0x0a86\n#define mmMMVM_INVALIDATE_ENG16_RESERVE1_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG16_RESERVE2                                                               0x0a87\n#define mmMMVM_INVALIDATE_ENG16_RESERVE2_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG17_SEM                                                                    0x0a88\n#define mmMMVM_INVALIDATE_ENG17_SEM_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG17_REQ                                                                    0x0a89\n#define mmMMVM_INVALIDATE_ENG17_REQ_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG17_ACK                                                                    0x0a8a\n#define mmMMVM_INVALIDATE_ENG17_ACK_BASE_IDX                                                           1\n#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_LO32                                                        0x0a8b\n#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_HI32                                                        0x0a8c\n#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX                                               1\n#define mmMMVM_INVALIDATE_ENG17_RESERVE0                                                               0x0a8d\n#define mmMMVM_INVALIDATE_ENG17_RESERVE0_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG17_RESERVE1                                                               0x0a8e\n#define mmMMVM_INVALIDATE_ENG17_RESERVE1_BASE_IDX                                                      1\n#define mmMMVM_INVALIDATE_ENG17_RESERVE2                                                               0x0a8f\n#define mmMMVM_INVALIDATE_ENG17_RESERVE2_BASE_IDX                                                      1\n\n\n\n\n#define mmMML2TLB_TLB0_STATUS                                                                          0x0aa5\n#define mmMML2TLB_TLB0_STATUS_BASE_IDX                                                                 1\n\n\n\n\n#define mmMML2TLB_PERFCOUNTER0_CFG                                                                     0x0ac0\n#define mmMML2TLB_PERFCOUNTER0_CFG_BASE_IDX                                                            1\n#define mmMML2TLB_PERFCOUNTER1_CFG                                                                     0x0ac1\n#define mmMML2TLB_PERFCOUNTER1_CFG_BASE_IDX                                                            1\n#define mmMML2TLB_PERFCOUNTER2_CFG                                                                     0x0ac2\n#define mmMML2TLB_PERFCOUNTER2_CFG_BASE_IDX                                                            1\n#define mmMML2TLB_PERFCOUNTER3_CFG                                                                     0x0ac3\n#define mmMML2TLB_PERFCOUNTER3_CFG_BASE_IDX                                                            1\n#define mmMML2TLB_PERFCOUNTER_RSLT_CNTL                                                                0x0ac4\n#define mmMML2TLB_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                       1\n\n\n\n\n#define mmMML2TLB_PERFCOUNTER_LO                                                                       0x0ac8\n#define mmMML2TLB_PERFCOUNTER_LO_BASE_IDX                                                              1\n#define mmMML2TLB_PERFCOUNTER_HI                                                                       0x0ac9\n#define mmMML2TLB_PERFCOUNTER_HI_BASE_IDX                                                              1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}