[0m[[0mdebug[0m] [0m[naha] [0m
[0m[[0mdebug[0m] [0m[naha] Initial source changes: [0m
[0m[[0mdebug[0m] [0m[naha] 	removed:Set()[0m
[0m[[0mdebug[0m] [0m[naha] 	added: Set(/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/ControlPath.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/Memory.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/InstructionMem.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/BranchCondGen.scala)[0m
[0m[[0mdebug[0m] [0m[naha] 	modified: Set(/home/marcel/Diploma/RiscV/Work/md_risc/src/MuxPC.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/Decoder.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/Alu.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/consts.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/MuxWB.scala)[0m
[0m[[0mdebug[0m] [0m[naha] Invalidated products: Set()[0m
[0m[[0mdebug[0m] [0m[naha] External API changes: API Changes: Set()[0m
[0m[[0mdebug[0m] [0m[naha] Modified binary dependencies: Set()[0m
[0m[[0mdebug[0m] [0m[naha] Initial directly invalidated sources: Set(/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/MuxPC.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/Decoder.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/Alu.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/ControlPath.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/consts.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/Memory.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/MuxWB.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/InstructionMem.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/BranchCondGen.scala)[0m
[0m[[0mdebug[0m] [0m[naha] [0m
[0m[[0mdebug[0m] [0m[naha] Sources indirectly invalidated by:[0m
[0m[[0mdebug[0m] [0m[naha] 	product: Set()[0m
[0m[[0mdebug[0m] [0m[naha] 	binary dep: Set()[0m
[0m[[0mdebug[0m] [0m[naha] 	external source: Set()[0m
[0m[[0mdebug[0m] [0mAll initially invalidated sources: Set(/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/MuxPC.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/Decoder.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/Alu.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/ControlPath.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/consts.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/Memory.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/MuxWB.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/InstructionMem.scala, /home/marcel/Diploma/RiscV/Work/md_risc/src/BranchCondGen.scala)[0m
[0m[[0mdebug[0m] [0m[naha] Recompiling all 17 sources: invalidated sources (11) exceeded 50.0% of all sources[0m
[0m[[0minfo[0m] [0mCompiling 17 Scala sources to /home/marcel/Diploma/RiscV/Work/md_risc/src/target/scala-2.11/classes...[0m
[0m[[0mdebug[0m] [0mGetting org.scala-sbt:compiler-interface:0.13.11:component from component compiler for Scala 2.11.7[0m
[0m[[0mdebug[0m] [0mGetting org.scala-sbt:compiler-interface:0.13.11:component from component compiler for Scala 2.11.7[0m
[0m[[0mdebug[0m] [0mRunning cached compiler 4977e337, interfacing (CompilerInterface) with Scala compiler version 2.11.7[0m
[0m[[0mdebug[0m] [0mCalling Scala compiler with arguments  (CompilerInterface):[0m
[0m[[0mdebug[0m] [0m	-bootclasspath[0m
[0m[[0mdebug[0m] [0m	/usr/lib/jvm/java-7-openjdk-amd64/jre/lib/resources.jar:/usr/lib/jvm/java-7-openjdk-amd64/jre/lib/rt.jar:/usr/lib/jvm/java-7-openjdk-amd64/jre/lib/sunrsasign.jar:/usr/lib/jvm/java-7-openjdk-amd64/jre/lib/jsse.jar:/usr/lib/jvm/java-7-openjdk-amd64/jre/lib/jce.jar:/usr/lib/jvm/java-7-openjdk-amd64/jre/lib/charsets.jar:/usr/lib/jvm/java-7-openjdk-amd64/jre/lib/rhino.jar:/usr/lib/jvm/java-7-openjdk-amd64/jre/lib/jfr.jar:/usr/lib/jvm/java-7-openjdk-amd64/jre/classes:/home/marcel/.ivy2/cache/org.scala-lang/scala-library/jars/scala-library-2.11.7.jar[0m
[0m[[0mdebug[0m] [0m	-classpath[0m
[0m[[0mdebug[0m] [0m	/home/marcel/Diploma/RiscV/Work/md_risc/src/target/scala-2.11/classes:/home/marcel/.ivy2/cache/edu.berkeley.cs/chisel_2.11/jars/chisel_2.11-2.2.33.jar:/home/marcel/.ivy2/cache/org.scala-lang/scala-reflect/jars/scala-reflect-2.11.7.jar[0m
[0m[[31merror[0m] [0m/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala:49: value instr_mem is not a member of Chisel.Bundle{val mux_pc: MDRisc.MuxPC; val register_file: MDRisc.RegFile; val imm_generator: MDRisc.ImmGen; val decoder: MDRisc.Decoder; val mux_op_a: MDRisc.MuxOpA; val mux_op_b: MDRisc.MuxOpB; val alu: MDRisc.Alu; val mux_wb: MDRisc.MuxWB; val br_logic: MDRisc.BranchLogic}[0m
[0m[[31merror[0m] [0m	val fetch_instr 		=  io.instr_mem.data [0m
[0m[[31merror[0m] [0m	                		      ^[0m
[0m[[31merror[0m] [0m/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala:123: value UInt is not a member of Chisel.UInt[0m
[0m[[31merror[0m] [0m	val exec_pc_jalr= (rsa_data.UInt + io.imm_generator.io.immi_sxt) [0m
[0m[[31merror[0m] [0m	                            ^[0m
[0m[[31merror[0m] [0m/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala:43: type mismatch;[0m
[0m[[31merror[0m] [0m found   : Boolean[0m
[0m[[31merror[0m] [0m required: Chisel.Bool[0m
[0m[[31merror[0m] [0m	when (stall != UInt(0) ) { [0m
[0m[[31merror[0m] [0m	            ^[0m
[0m[[31merror[0m] [0m/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala:48: value instr_mem is not a member of Chisel.Bundle{val mux_pc: MDRisc.MuxPC; val register_file: MDRisc.RegFile; val imm_generator: MDRisc.ImmGen; val decoder: MDRisc.Decoder; val mux_op_a: MDRisc.MuxOpA; val mux_op_b: MDRisc.MuxOpB; val alu: MDRisc.Alu; val mux_wb: MDRisc.MuxWB; val br_logic: MDRisc.BranchLogic}[0m
[0m[[31merror[0m] [0m	io.instr_mem.addr 		:= fetch_pc_reg[0m
[0m[[31merror[0m] [0m	   ^[0m
[0m[[31merror[0m] [0m/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala:51: type mismatch;[0m
[0m[[31merror[0m] [0m found   : Boolean[0m
[0m[[31merror[0m] [0m required: Chisel.Bool[0m
[0m[[31merror[0m] [0m	when (stall == UInt(1) ) { [0m
[0m[[31merror[0m] [0m	            ^[0m
[0m[[31merror[0m] [0m/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala:54: not found: value kill[0m
[0m[[31merror[0m] [0m	} .elsewhen (kill == UInt(1)) {[0m
[0m[[31merror[0m] [0m	             ^[0m
[0m[[31merror[0m] [0m/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala:95: value immz_sxt is not a member of Chisel.Bundle{val instr: Chisel.UInt; val immi_sxt: Chisel.UInt; val imms_sxt: Chisel.UInt; val immb_sxt: Chisel.UInt; val immu_sxt: Chisel.UInt; val immj_sxt: Chisel.UInt}[0m
[0m[[31merror[0m] [0m	io.mux_op_b.io.opb_ims	:= io.imm_generator.io.immz_sxt [0m
[0m[[31merror[0m] [0m	                      	                       ^[0m
[0m[[31merror[0m] [0m/home/marcel/Diploma/RiscV/Work/md_risc/src/DataPath.scala:110: value data_mem is not a member of Chisel.Bundle{val mux_pc: MDRisc.MuxPC; val register_file: MDRisc.RegFile; val imm_generator: MDRisc.ImmGen; val decoder: MDRisc.Decoder; val mux_op_a: MDRisc.MuxOpA; val mux_op_b: MDRisc.MuxOpB; val alu: MDRisc.Alu; val mux_wb: MDRisc.MuxWB; val br_logic: MDRisc.BranchLogic}[0m
[0m[[31merror[0m] [0m	io.mux_wb.io.wb_mem		:= io.data_mem.rdata [0m
[0m[[31merror[0m] [0m	                   		      ^[0m
[0m[[31merror[0m] [0m8 errors found[0m
[0m[[0mdebug[0m] [0mCompilation failed (CompilerInterface)[0m
[0m[[31merror[0m] [0m(compile:[31mcompileIncremental[0m) Compilation failed[0m
