// !!! WARNING !!! THIS FILE WAS AUTOGENERATED !!! DO NOT MODIFY !!!
// !!! WARNING !!! MODIFY INSTEAD: Definitions/ARM.json

#pragma once

#include "DebugServer2/Architecture/RegisterLayout.h"

namespace ds2 {
namespace Architecture {
namespace ARM {

enum /* dwarf_reg */ {
  reg_dwarf_r0 = 0,
  reg_dwarf_r1 = 1,
  reg_dwarf_r2 = 2,
  reg_dwarf_r3 = 3,
  reg_dwarf_r4 = 4,
  reg_dwarf_r5 = 5,
  reg_dwarf_r6 = 6,
  reg_dwarf_r7 = 7,
  reg_dwarf_r8 = 8,
  reg_dwarf_r9 = 9,
  reg_dwarf_r10 = 10,
  reg_dwarf_r11 = 11,
  reg_dwarf_r12 = 12,
  reg_dwarf_r13 = 13,
  reg_dwarf_r14 = 14,
  reg_dwarf_r15 = 15,
  reg_dwarf_cpsr = 128,
  reg_dwarf_s0 = 64,
  reg_dwarf_s1 = 65,
  reg_dwarf_s2 = 66,
  reg_dwarf_s3 = 67,
  reg_dwarf_s4 = 68,
  reg_dwarf_s5 = 69,
  reg_dwarf_s6 = 70,
  reg_dwarf_s7 = 71,
  reg_dwarf_s8 = 72,
  reg_dwarf_s9 = 73,
  reg_dwarf_s10 = 74,
  reg_dwarf_s11 = 75,
  reg_dwarf_s12 = 76,
  reg_dwarf_s13 = 77,
  reg_dwarf_s14 = 78,
  reg_dwarf_s15 = 79,
  reg_dwarf_s16 = 80,
  reg_dwarf_s17 = 81,
  reg_dwarf_s18 = 82,
  reg_dwarf_s19 = 83,
  reg_dwarf_s20 = 84,
  reg_dwarf_s21 = 85,
  reg_dwarf_s22 = 86,
  reg_dwarf_s23 = 87,
  reg_dwarf_s24 = 88,
  reg_dwarf_s25 = 89,
  reg_dwarf_s26 = 90,
  reg_dwarf_s27 = 91,
  reg_dwarf_s28 = 92,
  reg_dwarf_s29 = 93,
  reg_dwarf_s30 = 94,
  reg_dwarf_s31 = 95,
  reg_dwarf_d0 = 256,
  reg_dwarf_d1 = 257,
  reg_dwarf_d2 = 258,
  reg_dwarf_d3 = 259,
  reg_dwarf_d4 = 260,
  reg_dwarf_d5 = 261,
  reg_dwarf_d6 = 262,
  reg_dwarf_d7 = 263,
  reg_dwarf_d8 = 264,
  reg_dwarf_d9 = 265,
  reg_dwarf_d10 = 266,
  reg_dwarf_d11 = 267,
  reg_dwarf_d12 = 268,
  reg_dwarf_d13 = 269,
  reg_dwarf_d14 = 270,
  reg_dwarf_d15 = 271,
  reg_dwarf_d16 = 272,
  reg_dwarf_d17 = 273,
  reg_dwarf_d18 = 274,
  reg_dwarf_d19 = 275,
  reg_dwarf_d20 = 276,
  reg_dwarf_d21 = 277,
  reg_dwarf_d22 = 278,
  reg_dwarf_d23 = 279,
  reg_dwarf_d24 = 280,
  reg_dwarf_d25 = 281,
  reg_dwarf_d26 = 282,
  reg_dwarf_d27 = 283,
  reg_dwarf_d28 = 284,
  reg_dwarf_d29 = 285,
  reg_dwarf_d30 = 286,
  reg_dwarf_d31 = 287,
  reg_dwarf_q0 = 64,
  reg_dwarf_q1 = 65,
  reg_dwarf_q2 = 66,
  reg_dwarf_q3 = 67,
  reg_dwarf_q4 = 68,
  reg_dwarf_q5 = 69,
  reg_dwarf_q6 = 70,
  reg_dwarf_q7 = 71,
  reg_dwarf_q8 = 72,
  reg_dwarf_q9 = 73,
  reg_dwarf_q10 = 74,
  reg_dwarf_q11 = 75,
  reg_dwarf_q12 = 76,
  reg_dwarf_q13 = 77,
  reg_dwarf_q14 = 78,
  reg_dwarf_q15 = 79,
};

enum /* gdb_reg */ {
  reg_gdb_r0 = 0,
  reg_gdb_r1 = 1,
  reg_gdb_r2 = 2,
  reg_gdb_r3 = 3,
  reg_gdb_r4 = 4,
  reg_gdb_r5 = 5,
  reg_gdb_r6 = 6,
  reg_gdb_r7 = 7,
  reg_gdb_r8 = 8,
  reg_gdb_r9 = 9,
  reg_gdb_r10 = 10,
  reg_gdb_r11 = 11,
  reg_gdb_r12 = 12,
  reg_gdb_r13 = 13,
  reg_gdb_r14 = 14,
  reg_gdb_r15 = 15,
  reg_gdb_cpsr = 25,
  reg_gdb_s0 = 26,
  reg_gdb_s1 = 27,
  reg_gdb_s2 = 28,
  reg_gdb_s3 = 29,
  reg_gdb_s4 = 30,
  reg_gdb_s5 = 31,
  reg_gdb_s6 = 32,
  reg_gdb_s7 = 33,
  reg_gdb_s8 = 34,
  reg_gdb_s9 = 35,
  reg_gdb_s10 = 36,
  reg_gdb_s11 = 37,
  reg_gdb_s12 = 38,
  reg_gdb_s13 = 39,
  reg_gdb_s14 = 40,
  reg_gdb_s15 = 41,
  reg_gdb_s16 = 42,
  reg_gdb_s17 = 43,
  reg_gdb_s18 = 44,
  reg_gdb_s19 = 45,
  reg_gdb_s20 = 46,
  reg_gdb_s21 = 47,
  reg_gdb_s22 = 48,
  reg_gdb_s23 = 49,
  reg_gdb_s24 = 50,
  reg_gdb_s25 = 51,
  reg_gdb_s26 = 52,
  reg_gdb_s27 = 53,
  reg_gdb_s28 = 54,
  reg_gdb_s29 = 55,
  reg_gdb_s30 = 56,
  reg_gdb_s31 = 57,
  reg_gdb_d0 = 75,
  reg_gdb_d1 = 76,
  reg_gdb_d2 = 77,
  reg_gdb_d3 = 78,
  reg_gdb_d4 = 79,
  reg_gdb_d5 = 80,
  reg_gdb_d6 = 81,
  reg_gdb_d7 = 82,
  reg_gdb_d8 = 83,
  reg_gdb_d9 = 84,
  reg_gdb_d10 = 85,
  reg_gdb_d11 = 86,
  reg_gdb_d12 = 87,
  reg_gdb_d13 = 88,
  reg_gdb_d14 = 89,
  reg_gdb_d15 = 90,
  reg_gdb_d16 = 91,
  reg_gdb_d17 = 92,
  reg_gdb_d18 = 93,
  reg_gdb_d19 = 94,
  reg_gdb_d20 = 95,
  reg_gdb_d21 = 96,
  reg_gdb_d22 = 97,
  reg_gdb_d23 = 98,
  reg_gdb_d24 = 99,
  reg_gdb_d25 = 100,
  reg_gdb_d26 = 101,
  reg_gdb_d27 = 102,
  reg_gdb_d28 = 103,
  reg_gdb_d29 = 104,
  reg_gdb_d30 = 105,
  reg_gdb_d31 = 106,
  reg_gdb_q0 = 26,
  reg_gdb_q1 = 27,
  reg_gdb_q2 = 28,
  reg_gdb_q3 = 29,
  reg_gdb_q4 = 30,
  reg_gdb_q5 = 31,
  reg_gdb_q6 = 32,
  reg_gdb_q7 = 33,
  reg_gdb_q8 = 34,
  reg_gdb_q9 = 35,
  reg_gdb_q10 = 36,
  reg_gdb_q11 = 37,
  reg_gdb_q12 = 38,
  reg_gdb_q13 = 39,
  reg_gdb_q14 = 40,
  reg_gdb_q15 = 41,
  reg_gdb_fpscr = 58,
};

enum /* ehframe_reg */ {
  reg_ehframe_r0 = 0,
  reg_ehframe_r1 = 1,
  reg_ehframe_r2 = 2,
  reg_ehframe_r3 = 3,
  reg_ehframe_r4 = 4,
  reg_ehframe_r5 = 5,
  reg_ehframe_r6 = 6,
  reg_ehframe_r7 = 7,
  reg_ehframe_r8 = 8,
  reg_ehframe_r9 = 9,
  reg_ehframe_r10 = 10,
  reg_ehframe_r11 = 11,
  reg_ehframe_r12 = 12,
  reg_ehframe_r13 = 13,
  reg_ehframe_r14 = 14,
  reg_ehframe_r15 = 15,
  reg_ehframe_cpsr = 16,
};

enum /* lldb_reg */ {
  reg_lldb_r0 = 0,
  reg_lldb_r1 = 1,
  reg_lldb_r2 = 2,
  reg_lldb_r3 = 3,
  reg_lldb_r4 = 4,
  reg_lldb_r5 = 5,
  reg_lldb_r6 = 6,
  reg_lldb_r7 = 7,
  reg_lldb_r8 = 8,
  reg_lldb_r9 = 9,
  reg_lldb_r10 = 10,
  reg_lldb_r11 = 11,
  reg_lldb_r12 = 12,
  reg_lldb_r13 = 13,
  reg_lldb_r14 = 14,
  reg_lldb_r15 = 15,
  reg_lldb_cpsr = 16,
  reg_lldb_s0 = 17,
  reg_lldb_s1 = 18,
  reg_lldb_s2 = 19,
  reg_lldb_s3 = 20,
  reg_lldb_s4 = 21,
  reg_lldb_s5 = 22,
  reg_lldb_s6 = 23,
  reg_lldb_s7 = 24,
  reg_lldb_s8 = 25,
  reg_lldb_s9 = 26,
  reg_lldb_s10 = 27,
  reg_lldb_s11 = 28,
  reg_lldb_s12 = 29,
  reg_lldb_s13 = 30,
  reg_lldb_s14 = 31,
  reg_lldb_s15 = 32,
  reg_lldb_s16 = 33,
  reg_lldb_s17 = 34,
  reg_lldb_s18 = 35,
  reg_lldb_s19 = 36,
  reg_lldb_s20 = 37,
  reg_lldb_s21 = 38,
  reg_lldb_s22 = 39,
  reg_lldb_s23 = 40,
  reg_lldb_s24 = 41,
  reg_lldb_s25 = 42,
  reg_lldb_s26 = 43,
  reg_lldb_s27 = 44,
  reg_lldb_s28 = 45,
  reg_lldb_s29 = 46,
  reg_lldb_s30 = 47,
  reg_lldb_s31 = 48,
  reg_lldb_d0 = 49,
  reg_lldb_d1 = 50,
  reg_lldb_d2 = 51,
  reg_lldb_d3 = 52,
  reg_lldb_d4 = 53,
  reg_lldb_d5 = 54,
  reg_lldb_d6 = 55,
  reg_lldb_d7 = 56,
  reg_lldb_d8 = 57,
  reg_lldb_d9 = 58,
  reg_lldb_d10 = 59,
  reg_lldb_d11 = 60,
  reg_lldb_d12 = 61,
  reg_lldb_d13 = 62,
  reg_lldb_d14 = 63,
  reg_lldb_d15 = 64,
  reg_lldb_d16 = 65,
  reg_lldb_d17 = 66,
  reg_lldb_d18 = 67,
  reg_lldb_d19 = 68,
  reg_lldb_d20 = 69,
  reg_lldb_d21 = 70,
  reg_lldb_d22 = 71,
  reg_lldb_d23 = 72,
  reg_lldb_d24 = 73,
  reg_lldb_d25 = 74,
  reg_lldb_d26 = 75,
  reg_lldb_d27 = 76,
  reg_lldb_d28 = 77,
  reg_lldb_d29 = 78,
  reg_lldb_d30 = 79,
  reg_lldb_d31 = 80,
  reg_lldb_q0 = 81,
  reg_lldb_q1 = 82,
  reg_lldb_q2 = 83,
  reg_lldb_q3 = 84,
  reg_lldb_q4 = 85,
  reg_lldb_q5 = 86,
  reg_lldb_q6 = 87,
  reg_lldb_q7 = 88,
  reg_lldb_q8 = 89,
  reg_lldb_q9 = 90,
  reg_lldb_q10 = 91,
  reg_lldb_q11 = 92,
  reg_lldb_q12 = 93,
  reg_lldb_q13 = 94,
  reg_lldb_q14 = 95,
  reg_lldb_q15 = 96,
  reg_lldb_fpscr = 97,
};

extern LLDBDescriptor const LLDB;
extern GDBDescriptor const GDB;

} // namespace ARM
} // namespace Architecture
} // namespace ds2
