0.7
2020.2
Sep  5 2024
15:23:16
C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim/dma_wrapper_time_synth.v,1732115112,verilog,,,,CFGLUT5_HD10;CFGLUT5_HD11;CFGLUT5_HD12;CFGLUT5_HD13;CFGLUT5_HD14;CFGLUT5_HD15;CFGLUT5_HD16;CFGLUT5_HD17;CFGLUT5_HD18;CFGLUT5_HD19;CFGLUT5_HD20;CFGLUT5_HD21;CFGLUT5_HD22;CFGLUT5_HD23;CFGLUT5_HD24;CFGLUT5_HD25;CFGLUT5_HD26;CFGLUT5_HD27;CFGLUT5_HD28;CFGLUT5_HD29;CFGLUT5_HD30;CFGLUT5_HD31;CFGLUT5_HD32;CFGLUT5_HD33;CFGLUT5_HD34;CFGLUT5_HD35;CFGLUT5_HD36;CFGLUT5_HD37;CFGLUT5_HD38;CFGLUT5_HD39;CFGLUT5_HD40;CFGLUT5_HD41;CFGLUT5_HD42;CFGLUT5_HD43;CFGLUT5_HD44;CFGLUT5_HD45;CFGLUT5_HD46;CFGLUT5_HD47;CFGLUT5_HD48;CFGLUT5_HD49;CFGLUT5_HD50;CFGLUT5_HD51;CFGLUT5_HD52;CFGLUT5_HD53;CFGLUT5_HD54;CFGLUT5_HD55;CFGLUT5_HD56;CFGLUT5_HD57;CFGLUT5_HD58;CFGLUT5_HD59;CFGLUT5_HD6;CFGLUT5_HD60;CFGLUT5_HD61;CFGLUT5_HD62;CFGLUT5_HD63;CFGLUT5_HD64;CFGLUT5_HD7;CFGLUT5_HD8;CFGLUT5_HD9;CFGLUT5_UNIQ_BASE_;IOBUF_HD65;IOBUF_HD66;IOBUF_HD67;IOBUF_HD68;IOBUF_HD69;IOBUF_HD70;IOBUF_HD71;IOBUF_UNIQ_BASE_;PmodAD1_v1_0;RAM32M_HD1;RAM32M_HD2;RAM32M_HD3;RAM32M_HD4;RAM32M_HD5;RAM32M_UNIQ_BASE_;ad1_spi;axi_crossbar_v2_1_33_addr_arbiter;axi_crossbar_v2_1_33_addr_arbiter_92;axi_crossbar_v2_1_33_addr_arbiter_sasd;axi_crossbar_v2_1_33_axi_crossbar;axi_crossbar_v2_1_33_axi_crossbar__parameterized0;axi_crossbar_v2_1_33_crossbar;axi_crossbar_v2_1_33_crossbar_sasd;axi_crossbar_v2_1_33_decerr_slave;axi_crossbar_v2_1_33_decerr_slave__parameterized0;axi_crossbar_v2_1_33_si_transactor;axi_crossbar_v2_1_33_si_transactor__parameterized0;axi_crossbar_v2_1_33_splitter;axi_crossbar_v2_1_33_splitter_96;axi_crossbar_v2_1_33_splitter_97;axi_crossbar_v2_1_33_splitter__parameterized0;axi_crossbar_v2_1_33_wdata_mux;axi_crossbar_v2_1_33_wdata_mux_93;axi_crossbar_v2_1_33_wdata_mux__parameterized0;axi_crossbar_v2_1_33_wdata_router;axi_data_fifo_v2_1_31_axic_fifo;axi_data_fifo_v2_1_31_axic_fifo__parameterized0;axi_data_fifo_v2_1_31_axic_fifo__parameterized0__xdcDup__1;axi_data_fifo_v2_1_31_axic_fifo__xdcDup__1;axi_data_fifo_v2_1_31_axic_fifo__xdcDup__2;axi_data_fifo_v2_1_31_axic_fifo__xdcDup__3;axi_data_fifo_v2_1_31_axic_reg_srl_fifo;axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0;axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0_103;axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1;axi_data_fifo_v2_1_31_fifo_gen;axi_data_fifo_v2_1_31_fifo_gen__parameterized0;axi_data_fifo_v2_1_31_fifo_gen__parameterized0__xdcDup__1;axi_data_fifo_v2_1_31_fifo_gen__xdcDup__1;axi_data_fifo_v2_1_31_fifo_gen__xdcDup__2;axi_data_fifo_v2_1_31_fifo_gen__xdcDup__3;axi_data_fifo_v2_1_31_ndeep_srl__parameterized0;axi_data_fifo_v2_1_31_ndeep_srl__parameterized0_98;axi_data_fifo_v2_1_31_ndeep_srl__parameterized1;axi_data_fifo_v2_1_31_ndeep_srl__parameterized1_104;axi_data_fifo_v2_1_31_ndeep_srl__parameterized2;axi_datamover;axi_datamover_addr_cntl;axi_datamover_addr_cntl__parameterized0;axi_datamover_cmd_status;axi_datamover_cmd_status__parameterized0;axi_datamover_fifo;axi_datamover_fifo_121;axi_datamover_fifo__parameterized0;axi_datamover_fifo__parameterized1;axi_datamover_fifo__parameterized1_122;axi_datamover_fifo__parameterized2;axi_datamover_fifo__parameterized3;axi_datamover_fifo__parameterized4;axi_datamover_fifo__parameterized5;axi_datamover_fifo__parameterized6;axi_datamover_fifo__parameterized7;axi_datamover_fifo__parameterized8;axi_datamover_fifo__parameterized9;axi_datamover_ibttcc;axi_datamover_indet_btt;axi_datamover_mm2s_full_wrap;axi_datamover_mssai_skid_buf;axi_datamover_pcc;axi_datamover_rd_sf;axi_datamover_rd_status_cntl;axi_datamover_rddata_cntl;axi_datamover_reset;axi_datamover_reset_119;axi_datamover_s2mm_full_wrap;axi_datamover_s2mm_realign;axi_datamover_s2mm_scatter;axi_datamover_sfifo_autord;axi_datamover_sfifo_autord__parameterized0;axi_datamover_sfifo_autord__parameterized1;axi_datamover_skid2mm_buf;axi_datamover_skid_buf;axi_datamover_skid_buf_118;axi_datamover_skid_buf__parameterized0;axi_datamover_slice;axi_datamover_wr_status_cntl;axi_datamover_wrdata_cntl;axi_dma;axi_dma_lite_if;axi_dma_mm2s_cmdsts_if;axi_dma_mm2s_mngr;axi_dma_mm2s_sts_mngr;axi_dma_reg_module;axi_dma_register;axi_dma_register_s2mm;axi_dma_reset;axi_dma_reset_105;axi_dma_rst_module;axi_dma_s2mm_cmdsts_if;axi_dma_s2mm_mngr;axi_dma_s2mm_sts_mngr;axi_dma_smple_sm;axi_dma_smple_sm_135;axi_dwidth_converter_v2_1_32_a_upsizer;axi_dwidth_converter_v2_1_32_axi_upsizer;axi_dwidth_converter_v2_1_32_top;axi_dwidth_converter_v2_1_32_w_upsizer;axi_protocol_converter_v2_1_32_a_axi3_conv;axi_protocol_converter_v2_1_32_a_axi3_conv__parameterized0;axi_protocol_converter_v2_1_32_a_axi3_conv__parameterized0__xdcDup__1;axi_protocol_converter_v2_1_32_a_axi3_conv__xdcDup__1;axi_protocol_converter_v2_1_32_axi3_conv;axi_protocol_converter_v2_1_32_axi3_conv__xdcDup__1;axi_protocol_converter_v2_1_32_axi_protocol_converter;axi_protocol_converter_v2_1_32_axi_protocol_converter__parameterized0;axi_protocol_converter_v2_1_32_axi_protocol_converter__xdcDup__1;axi_protocol_converter_v2_1_32_b2s;axi_protocol_converter_v2_1_32_b2s_ar_channel;axi_protocol_converter_v2_1_32_b2s_aw_channel;axi_protocol_converter_v2_1_32_b2s_b_channel;axi_protocol_converter_v2_1_32_b2s_cmd_translator;axi_protocol_converter_v2_1_32_b2s_cmd_translator_43;axi_protocol_converter_v2_1_32_b2s_incr_cmd;axi_protocol_converter_v2_1_32_b2s_incr_cmd_44;axi_protocol_converter_v2_1_32_b2s_r_channel;axi_protocol_converter_v2_1_32_b2s_rd_cmd_fsm;axi_protocol_converter_v2_1_32_b2s_simple_fifo;axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized0;axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized1;axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized2;axi_protocol_converter_v2_1_32_b2s_wr_cmd_fsm;axi_protocol_converter_v2_1_32_b2s_wrap_cmd;axi_protocol_converter_v2_1_32_b2s_wrap_cmd_45;axi_protocol_converter_v2_1_32_b_downsizer;axi_protocol_converter_v2_1_32_b_downsizer_65;axi_protocol_converter_v2_1_32_r_axi3_conv;axi_protocol_converter_v2_1_32_r_axi3_conv_64;axi_protocol_converter_v2_1_32_w_axi3_conv;axi_protocol_converter_v2_1_32_w_axi3_conv_66;axi_register_slice_v2_1_32_axi_register_slice;axi_register_slice_v2_1_32_axi_register_slice__parameterized0;axi_register_slice_v2_1_32_axi_register_slice__parameterized0_94;axi_register_slice_v2_1_32_axi_register_slice__parameterized0_95;axi_register_slice_v2_1_32_axi_register_slice__parameterized1;axi_register_slice_v2_1_32_axic_register_slice;axi_register_slice_v2_1_32_axic_register_slice__parameterized1;axi_register_slice_v2_1_32_axic_register_slice__parameterized10;axi_register_slice_v2_1_32_axic_register_slice__parameterized1_101;axi_register_slice_v2_1_32_axic_register_slice__parameterized1_99;axi_register_slice_v2_1_32_axic_register_slice__parameterized3;axi_register_slice_v2_1_32_axic_register_slice__parameterized6;axi_register_slice_v2_1_32_axic_register_slice__parameterized6_100;axi_register_slice_v2_1_32_axic_register_slice__parameterized6_102;axi_register_slice_v2_1_32_axic_register_slice__parameterized7;axi_register_slice_v2_1_32_axic_register_slice__parameterized7_42;axi_register_slice_v2_1_32_axic_register_slice__parameterized9;axis_data_fifo_v2_0_14_top;axis_protocol_checker_v2_0_16_asr_inline;axis_protocol_checker_v2_0_16_top;bd_ffff;bd_ffff_g_inst_0;bd_ffff_ila_lib_0;bd_ffff_slot_0_apcs_0;blk_mem_gen_v8_4_8;blk_mem_gen_v8_4_8_blk_mem_gen_generic_cstr;blk_mem_gen_v8_4_8_blk_mem_gen_prim_width;blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper;blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0;blk_mem_gen_v8_4_8_blk_mem_gen_top;blk_mem_gen_v8_4_8_synth;cdc_sync;cdc_sync_106;cdc_sync__parameterized0;cntr_incr_decr_addn_f;cntr_incr_decr_addn_f_108;cntr_incr_decr_addn_f_109;cntr_incr_decr_addn_f_120;cntr_incr_decr_addn_f_125;cntr_incr_decr_addn_f_127;cntr_incr_decr_addn_f__parameterized0;cntr_incr_decr_addn_f__parameterized0_107;cntr_incr_decr_addn_f__parameterized1;dbg_hub_CV;dma;dma_PmodAD1_0_2;dma_auto_pc_0;dma_auto_pc_1;dma_auto_pc_2;dma_auto_us_0;dma_axi_dma_0_1;dma_axi_mem_intercon_0;dma_axis_data_fifo_0_0;dma_processing_system7_0_0;dma_ps7_0_axi_periph_0;dma_rst_ps7_0_50M_0;dma_system_ila_0_0;dma_wrapper;dma_xbar_0;dma_xbar_1;dynshreg_f;dynshreg_f_126;dynshreg_f__parameterized0;dynshreg_f__parameterized1;dynshreg_f__parameterized2;dynshreg_f__parameterized3;dynshreg_f__parameterized4;dynshreg_f__parameterized5;dynshreg_f__parameterized6;fifo_generator_v13_2_10;fifo_generator_v13_2_10__parameterized0;fifo_generator_v13_2_10__parameterized0__xdcDup__1;fifo_generator_v13_2_10__xdcDup__1;fifo_generator_v13_2_10__xdcDup__2;fifo_generator_v13_2_10__xdcDup__3;fifo_generator_v13_2_10_dmem;fifo_generator_v13_2_10_dmem_51;fifo_generator_v13_2_10_dmem_70;fifo_generator_v13_2_10_dmem_79;fifo_generator_v13_2_10_fifo_generator_ramfifo;fifo_generator_v13_2_10_fifo_generator_ramfifo__parameterized0;fifo_generator_v13_2_10_fifo_generator_ramfifo__parameterized0__xdcDup__1;fifo_generator_v13_2_10_fifo_generator_ramfifo__xdcDup__1;fifo_generator_v13_2_10_fifo_generator_ramfifo__xdcDup__2;fifo_generator_v13_2_10_fifo_generator_ramfifo__xdcDup__3;fifo_generator_v13_2_10_fifo_generator_top;fifo_generator_v13_2_10_fifo_generator_top__parameterized0;fifo_generator_v13_2_10_fifo_generator_top__parameterized0__xdcDup__1;fifo_generator_v13_2_10_fifo_generator_top__xdcDup__1;fifo_generator_v13_2_10_fifo_generator_top__xdcDup__2;fifo_generator_v13_2_10_fifo_generator_top__xdcDup__3;fifo_generator_v13_2_10_memory;fifo_generator_v13_2_10_memory_50;fifo_generator_v13_2_10_memory_69;fifo_generator_v13_2_10_memory_78;fifo_generator_v13_2_10_rd_bin_cntr;fifo_generator_v13_2_10_rd_bin_cntr_56;fifo_generator_v13_2_10_rd_bin_cntr_63;fifo_generator_v13_2_10_rd_bin_cntr_75;fifo_generator_v13_2_10_rd_bin_cntr_84;fifo_generator_v13_2_10_rd_bin_cntr_91;fifo_generator_v13_2_10_rd_fwft;fifo_generator_v13_2_10_rd_fwft_54;fifo_generator_v13_2_10_rd_fwft_61;fifo_generator_v13_2_10_rd_fwft_73;fifo_generator_v13_2_10_rd_fwft_82;fifo_generator_v13_2_10_rd_fwft_89;fifo_generator_v13_2_10_rd_logic;fifo_generator_v13_2_10_rd_logic_48;fifo_generator_v13_2_10_rd_logic_57;fifo_generator_v13_2_10_rd_logic_67;fifo_generator_v13_2_10_rd_logic_76;fifo_generator_v13_2_10_rd_logic_85;fifo_generator_v13_2_10_rd_status_flags_ss;fifo_generator_v13_2_10_rd_status_flags_ss_55;fifo_generator_v13_2_10_rd_status_flags_ss_62;fifo_generator_v13_2_10_rd_status_flags_ss_74;fifo_generator_v13_2_10_rd_status_flags_ss_83;fifo_generator_v13_2_10_rd_status_flags_ss_90;fifo_generator_v13_2_10_reset_blk_ramfifo;fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__1;fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__2;fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__3;fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__4;fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__5;fifo_generator_v13_2_10_synth;fifo_generator_v13_2_10_synth__parameterized0;fifo_generator_v13_2_10_synth__parameterized0__xdcDup__1;fifo_generator_v13_2_10_synth__xdcDup__1;fifo_generator_v13_2_10_synth__xdcDup__2;fifo_generator_v13_2_10_synth__xdcDup__3;fifo_generator_v13_2_10_wr_bin_cntr;fifo_generator_v13_2_10_wr_bin_cntr_53;fifo_generator_v13_2_10_wr_bin_cntr_60;fifo_generator_v13_2_10_wr_bin_cntr_72;fifo_generator_v13_2_10_wr_bin_cntr_81;fifo_generator_v13_2_10_wr_bin_cntr_88;fifo_generator_v13_2_10_wr_logic;fifo_generator_v13_2_10_wr_logic_49;fifo_generator_v13_2_10_wr_logic_58;fifo_generator_v13_2_10_wr_logic_68;fifo_generator_v13_2_10_wr_logic_77;fifo_generator_v13_2_10_wr_logic_86;fifo_generator_v13_2_10_wr_status_flags_ss;fifo_generator_v13_2_10_wr_status_flags_ss_52;fifo_generator_v13_2_10_wr_status_flags_ss_59;fifo_generator_v13_2_10_wr_status_flags_ss_71;fifo_generator_v13_2_10_wr_status_flags_ss_80;fifo_generator_v13_2_10_wr_status_flags_ss_87;generic_baseblocks_v2_1_2_command_fifo;glbl;ila_v6_2_15_ila;ila_v6_2_15_ila_cap_addrgen;ila_v6_2_15_ila_cap_ctrl_legacy;ila_v6_2_15_ila_cap_sample_counter;ila_v6_2_15_ila_cap_window_counter;ila_v6_2_15_ila_core;ila_v6_2_15_ila_register;ila_v6_2_15_ila_reset_ctrl;ila_v6_2_15_ila_trace_memory;ila_v6_2_15_ila_trig_match;ila_v6_2_15_ila_trigger;lpf;ltlib_v1_0_2_all_typeA;ltlib_v1_0_2_all_typeA_1;ltlib_v1_0_2_all_typeA_12;ltlib_v1_0_2_all_typeA_4;ltlib_v1_0_2_all_typeA_7;ltlib_v1_0_2_all_typeA__parameterized0;ltlib_v1_0_2_all_typeA__parameterized1;ltlib_v1_0_2_all_typeA__parameterized1_35;ltlib_v1_0_2_all_typeA__parameterized1_39;ltlib_v1_0_2_all_typeA_slice;ltlib_v1_0_2_all_typeA_slice_11;ltlib_v1_0_2_all_typeA_slice_13;ltlib_v1_0_2_all_typeA_slice_2;ltlib_v1_0_2_all_typeA_slice_5;ltlib_v1_0_2_all_typeA_slice_8;ltlib_v1_0_2_all_typeA_slice__parameterized0;ltlib_v1_0_2_all_typeA_slice__parameterized0_10;ltlib_v1_0_2_all_typeA_slice__parameterized0_32;ltlib_v1_0_2_all_typeA_slice__parameterized0_33;ltlib_v1_0_2_all_typeA_slice__parameterized0_36;ltlib_v1_0_2_all_typeA_slice__parameterized0_37;ltlib_v1_0_2_all_typeA_slice__parameterized0_40;ltlib_v1_0_2_all_typeA_slice__parameterized0_41;ltlib_v1_0_2_all_typeA_slice__parameterized0_9;ltlib_v1_0_2_allx_typeA;ltlib_v1_0_2_allx_typeA__parameterized0;ltlib_v1_0_2_allx_typeA__parameterized1;ltlib_v1_0_2_allx_typeA__parameterized1_0;ltlib_v1_0_2_allx_typeA__parameterized1_3;ltlib_v1_0_2_allx_typeA__parameterized1_6;ltlib_v1_0_2_allx_typeA_nodelay;ltlib_v1_0_2_allx_typeA_nodelay_34;ltlib_v1_0_2_allx_typeA_nodelay_38;ltlib_v1_0_2_async_edge_xfer;ltlib_v1_0_2_async_edge_xfer__1;ltlib_v1_0_2_async_edge_xfer__2;ltlib_v1_0_2_async_edge_xfer__3;ltlib_v1_0_2_cfglut4;ltlib_v1_0_2_cfglut4__1;ltlib_v1_0_2_cfglut5;ltlib_v1_0_2_cfglut5__1;ltlib_v1_0_2_cfglut5__2;ltlib_v1_0_2_cfglut6;ltlib_v1_0_2_cfglut6__1;ltlib_v1_0_2_cfglut6__parameterized0;ltlib_v1_0_2_cfglut7;ltlib_v1_0_2_cfglut7__1;ltlib_v1_0_2_generic_memrd;ltlib_v1_0_2_match;ltlib_v1_0_2_match__parameterized0;ltlib_v1_0_2_match__parameterized1;ltlib_v1_0_2_match__parameterized1__1;ltlib_v1_0_2_match__parameterized1__2;ltlib_v1_0_2_match__parameterized1__3;ltlib_v1_0_2_match_nodelay;ltlib_v1_0_2_match_nodelay__1;ltlib_v1_0_2_match_nodelay__2;ltlib_v1_0_2_rising_edge_detection;ltlib_v1_0_2_rising_edge_detection__1;m00_couplers_imp_1EA4IN8;m01_couplers_imp_T14D7L;pmod_bridge_0;pmod_concat;proc_sys_reset;processing_system7_v5_5_processing_system7;s00_couplers_imp_345CV4;s00_couplers_imp_7T634U;sequence_psr;srl_fifo_f;srl_fifo_f_123;srl_fifo_f__parameterized0;srl_fifo_f__parameterized1;srl_fifo_f__parameterized2;srl_fifo_f__parameterized3;srl_fifo_f__parameterized4;srl_fifo_f__parameterized5;srl_fifo_f__parameterized6;srl_fifo_rbu_f;srl_fifo_rbu_f_124;srl_fifo_rbu_f__parameterized0;srl_fifo_rbu_f__parameterized1;srl_fifo_rbu_f__parameterized2;srl_fifo_rbu_f__parameterized3;srl_fifo_rbu_f__parameterized4;srl_fifo_rbu_f__parameterized5;srl_fifo_rbu_f__parameterized6;sync_fifo_fg;sync_fifo_fg__parameterized0;sync_fifo_fg__parameterized1;u_ila_0_CV;upcnt_n;xpm_cdc_async_rst;xpm_cdc_async_rst__10;xpm_cdc_async_rst__6;xpm_cdc_async_rst__7;xpm_cdc_async_rst__8;xpm_cdc_async_rst__9;xpm_cdc_sync_rst;xpm_counter_updn__parameterized1;xpm_counter_updn__parameterized1_128;xpm_counter_updn__parameterized2;xpm_counter_updn__parameterized2_115;xpm_counter_updn__parameterized2_129;xpm_counter_updn__parameterized2_132;xpm_counter_updn__parameterized3;xpm_counter_updn__parameterized3_116;xpm_counter_updn__parameterized3_130;xpm_counter_updn__parameterized3_133;xpm_counter_updn__parameterized6;xpm_counter_updn__parameterized6_111;xpm_counter_updn__parameterized7;xpm_counter_updn__parameterized7_112;xpm_counter_updn__parameterized8;xpm_counter_updn__parameterized8_46;xpm_counter_updn__parameterized9;xpm_counter_updn__parameterized9_47;xpm_fifo_axis;xpm_fifo_base;xpm_fifo_base__parameterized0;xpm_fifo_base__parameterized1;xpm_fifo_base__parameterized2;xpm_fifo_reg_bit;xpm_fifo_reg_bit_110;xpm_fifo_reg_bit_114;xpm_fifo_reg_bit_131;xpm_fifo_rst;xpm_fifo_rst_113;xpm_fifo_rst_117;xpm_fifo_rst_134;xpm_fifo_sync;xpm_fifo_sync__parameterized1;xpm_fifo_sync__parameterized3;xpm_memory_base;xpm_memory_base__parameterized0;xpm_memory_base__parameterized1;xpm_memory_base__parameterized2;xsdbs_v1_0_4_reg__parameterized19;xsdbs_v1_0_4_reg__parameterized20;xsdbs_v1_0_4_reg__parameterized21;xsdbs_v1_0_4_reg__parameterized22;xsdbs_v1_0_4_reg__parameterized34;xsdbs_v1_0_4_reg__parameterized35;xsdbs_v1_0_4_reg__parameterized36;xsdbs_v1_0_4_reg__parameterized37;xsdbs_v1_0_4_reg__parameterized38;xsdbs_v1_0_4_reg__parameterized39;xsdbs_v1_0_4_reg__parameterized40;xsdbs_v1_0_4_reg__parameterized41;xsdbs_v1_0_4_reg__parameterized42;xsdbs_v1_0_4_reg__parameterized43;xsdbs_v1_0_4_reg__parameterized44;xsdbs_v1_0_4_reg__parameterized45;xsdbs_v1_0_4_reg__parameterized47;xsdbs_v1_0_4_reg__parameterized49;xsdbs_v1_0_4_reg__parameterized52;xsdbs_v1_0_4_reg_ctl;xsdbs_v1_0_4_reg_ctl_17;xsdbs_v1_0_4_reg_ctl_18;xsdbs_v1_0_4_reg_ctl_19;xsdbs_v1_0_4_reg_ctl_20;xsdbs_v1_0_4_reg_ctl_23;xsdbs_v1_0_4_reg_ctl_24;xsdbs_v1_0_4_reg_ctl_25;xsdbs_v1_0_4_reg_ctl_26;xsdbs_v1_0_4_reg_ctl_27;xsdbs_v1_0_4_reg_ctl_30;xsdbs_v1_0_4_reg_ctl_31;xsdbs_v1_0_4_reg_ctl__parameterized1;xsdbs_v1_0_4_reg_ctl__parameterized1_21;xsdbs_v1_0_4_reg_ctl__parameterized1_22;xsdbs_v1_0_4_reg_p2s;xsdbs_v1_0_4_reg_p2s__parameterized0;xsdbs_v1_0_4_reg_p2s__parameterized1;xsdbs_v1_0_4_reg_p2s__parameterized2;xsdbs_v1_0_4_reg_p2s__parameterized3;xsdbs_v1_0_4_reg_p2s__parameterized4;xsdbs_v1_0_4_reg_p2s__parameterized5;xsdbs_v1_0_4_reg_stat;xsdbs_v1_0_4_reg_stat_14;xsdbs_v1_0_4_reg_stat_15;xsdbs_v1_0_4_reg_stat_16;xsdbs_v1_0_4_reg_stat_28;xsdbs_v1_0_4_reg_stat_29;xsdbs_v1_0_4_reg_stream;xsdbs_v1_0_4_reg_stream__parameterized0;xsdbs_v1_0_4_xsdbs,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;xilinx_vip,../../../../../PMOD_AD1_DMA.gen/sources_1/bd/dma/ipshared/434f/hdl;../../../../../PMOD_AD1_DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl;../../../../../PMOD_AD1_DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
