<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='760' type='void llvm::MachineRegisterInfo::clearVirtRegs()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='759'>/// clearVirtRegs - Remove all virtual registers (after physreg assignment).</doc>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='202' ll='215' type='void llvm::MachineRegisterInfo::clearVirtRegs()'/>
<doc f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='201'>/// clearVirtRegs - Remove all virtual registers (after physreg assignment).</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1520' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='761' u='c' c='_ZN4llvm24scavengeFrameVirtualRegsERNS_15MachineFunctionERNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='263' u='c' c='_ZN12_GLOBAL__N_115VirtRegRewriter20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2168' u='c' c='_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='445' u='c' c='_ZNK4llvm14RISCVInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE'/>
