
---------- Begin Simulation Statistics ----------
final_tick                               334090339600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 348370                       # Simulator instruction rate (inst/s)
host_mem_usage                               16975244                       # Number of bytes of host memory used
host_op_rate                                   348363                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.87                       # Real time elapsed on the host
host_tick_rate                              107391342                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000028                       # Number of instructions simulated
sim_ops                                       1000028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000308                       # Number of seconds simulated
sim_ticks                                   308284000                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  28                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            13                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     48.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     44.00%     92.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      8.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5044                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            277827                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           278475                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.770683                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.770683                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1925                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            93742                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.388460                       # Inst execution rate
system.switch_cpus.iew.exec_refs               538314                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              99421                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           30103                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        459121                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       105538                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1123848                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        438893                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3548                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1070065                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1784                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          605                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1320                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1043944                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1067276                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.820014                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            856049                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.384841                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1068411                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1169721                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          875814                       # number of integer regfile writes
system.switch_cpus.ipc                       1.297551                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.297551                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        531981     49.55%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       441480     41.12%     90.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       100157      9.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1073618                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              422353                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.393392                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           54981     13.02%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         365446     86.53%     99.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1926      0.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1495971                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3342431                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1067276                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1247609                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1123848                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1073618                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       123745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2543                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        83420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       770304                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.393759                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.252451                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       282135     36.63%     36.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       114999     14.93%     51.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       178698     23.20%     74.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       176665     22.93%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        17807      2.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       770304                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.393070                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       192775                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        85845                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       459121                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       105538                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2478031                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   770685                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        49338                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       304188                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           304195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            7                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       304188                       # number of overall hits
system.cpu.dcache.overall_hits::total          304195                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        35765                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        35765                       # number of overall misses
system.cpu.dcache.overall_misses::total         35771                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    698251600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    698251600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    698251600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    698251600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           13                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       339953                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       339966                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           13                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       339953                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       339966                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.461538                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.105206                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.105219                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.461538                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.105206                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.105219                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19523.321683                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19520.046965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19523.321683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19520.046965                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1147                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          711                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.100000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24536                       # number of writebacks
system.cpu.dcache.writebacks::total             24536                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        10979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        10979                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10979                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        24786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        24786                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24786                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    303356800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    303356800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    303356800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    303356800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.072910                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.072910                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.072907                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12239.038167                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12239.038167                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12239.038167                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12239.038167                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24536                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       211579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          211584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        35703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    696544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    696544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       247282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       247293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.545455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.144382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19509.396969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19506.118906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        10978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    301704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    301704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.099987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.099983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12202.386249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12202.386249                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        92609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          92611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1707600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1707600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        92671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92673                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27541.935484                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27541.935484                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1652800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1652800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27095.081967                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27095.081967                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.090986                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               82934                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24536                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.380095                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      333782056000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     3.079270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   250.011716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.012028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.976608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2744520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2744520                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       164525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           164548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       164525                       # number of overall hits
system.cpu.icache.overall_hits::total          164548                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1479200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1479200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1479200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1479200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       164552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       164552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000164                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000164                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54785.185185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51006.896552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54785.185185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51006.896552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          175                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       634000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       634000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        79250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        79250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        79250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        79250                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       164525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          164548                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1479200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1479200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       164552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000164                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54785.185185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51006.896552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       634000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       634000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        79250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        79250                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             9.986845                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      333782056000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999991                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     7.986854                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.015599                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.019506                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.019531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1316626                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1316626                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 333782065600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    308274000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        22944                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22944                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        22944                       # number of overall hits
system.l2.overall_hits::total                   22944                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1842                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1858                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1842                       # number of overall misses
system.l2.overall_misses::total                  1858                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       627600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    144377600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        145005200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       627600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    144377600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       145005200                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        24786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24802                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        24786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24802                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.074316                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.074316                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        78450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78380.890337                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78043.702906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        78450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78380.890337                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78043.702906                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2289                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.switch_cpus.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1835                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5036                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       588200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    134766600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    135354800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    212723753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       588200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    134766600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    348078553                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.073711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073986                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.073711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203048                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        73525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73763.875205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73762.833787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66455.405498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        73525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73763.875205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69118.060564                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11498                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11498                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11498                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        13038                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            13038                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        13038                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        13038                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3201                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3201                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    212723753                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    212723753                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66455.405498                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66455.405498                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    47                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  14                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1332400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1332400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.229508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.229508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 95171.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95171.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1263400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1263400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.229508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.229508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90242.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90242.857143                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       627600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       627600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             10                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        78450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        62760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       588200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       588200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        73525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        22897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    143045200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    143045200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        24725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.073933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78252.297593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77996.292257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    133503200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    133503200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.073327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073309                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73636.624379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73636.624379                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    9211                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                9211                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1385                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2384.912418                       # Cycle average of tags in use
system.l2.tags.total_refs                       45903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22959                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999347                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              333783266000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1965.018899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   419.893519                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.239870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.051257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.291127                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           912                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          319                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2327                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.111328                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.471924                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    817145                       # Number of tag accesses
system.l2.tags.data_accesses                   817145                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      6402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577824                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14685                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5036                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10072                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10072                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  644608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2090.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     308152000                       # Total gap between requests
system.mem_ctrls.avgGap                      61189.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       409728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       233856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 1329060217.202320098877                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3321612.539087335113                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 758573263.614070177078                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         6402                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           16                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         3654                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    206447370                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       571056                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    126486576                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     32247.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     35691.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34615.92                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       409728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       233856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        645632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         3201                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1827                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       830403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2491209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   1329060217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3321613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    758573264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2094276706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       830403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3321613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4152016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       830403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2491209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   1329060217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3321613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    758573264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2094276706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10072                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               163872378                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              37790144                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          333505002                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16270.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33112.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                9239                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   775.256936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   632.654904                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   351.453886                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          122     14.72%     14.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           45      5.43%     20.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           33      3.98%     24.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           29      3.50%     27.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           35      4.22%     31.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           35      4.22%     36.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      3.74%     39.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          499     60.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                644608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2090.955093                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4888525.824000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2407725.936000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   37156416.192000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 25139735.712000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 144370446.528000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 15451527.672000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  229414377.864000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   744.165697                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     33223343                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     10140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    264910657                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    3887642.304000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1903299.552000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   29505397.824000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 25139735.712000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 136371932.928000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 22080512.496000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  218888520.816000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   710.022320                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     48520633                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     10140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    249613367                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5030                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               14                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        10088                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  10088                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       645632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  645632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5044                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             6952403                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46619520                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          112535                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       111062                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         1772                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       107024                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          107015                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.991591                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       120945                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         1768                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       738417                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.354252                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.805915                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       437011     59.18%     59.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        59047      8.00%     67.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        12521      1.70%     68.87% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         3438      0.47%     69.34% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       226400     30.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       738417                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000003                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000003                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              501625                       # Number of memory references committed
system.switch_cpus.commit.loads                408953                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches              89741                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              910262                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       498378     49.84%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       408953     40.90%     90.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        92672      9.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000003                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       226400                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            50646                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        568453                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             79800                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         69618                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           1784                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       101214                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             4                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1146128                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          6173                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         1917                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1222281                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              112535                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       107018                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                766581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            3576                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            164552                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            24                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       770304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.593206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.684177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           532677     69.15%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1             9840      1.28%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2             9912      1.29%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            47949      6.22%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            57027      7.40%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             6205      0.81%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             6146      0.80%     86.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            46651      6.06%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            53897      7.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       770304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.146019                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.585967                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              191606                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           50128                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          12857                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    308284000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           1784                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            89546                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          440228                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         2224                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            108090                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        128431                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1126487                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          2763                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            60                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           2544                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents             10                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       114934                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1218559                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1531931                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1233368                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1085324                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           133113                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             236                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            403850                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1632965                       # The number of ROB reads
system.switch_cpus.rob.writes                 2273963                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000003                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             24741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13038                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              61                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            10                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24731                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        74120                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 74140                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6313984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6315264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            4306                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29108                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29108    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29108                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 334090339600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           58989600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             16000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49572000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               336532257200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 408031                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977292                       # Number of bytes of host memory used
host_op_rate                                   408037                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.96                       # Real time elapsed on the host
host_tick_rate                               90579456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000026                       # Number of instructions simulated
sim_ops                                      11000192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002442                       # Number of seconds simulated
sim_ticks                                  2441917600                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27737                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4162209                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4170942                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000164                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.610480                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.610480                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    8679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        17686                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1422323                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   742                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.703924                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5121148                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             661345                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          344222                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4870146                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       753339                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11427251                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4459803                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        39614                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10402102                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17471                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           143                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          496                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        11685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11025445                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10374735                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.747408                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8240509                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.699441                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10386467                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10996549                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8303495                       # number of integer regfile writes
system.switch_cpus.ipc                       1.638057                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.638057                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5282346     50.59%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            4      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4489132     42.99%     93.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       670225      6.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10441715                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4669514                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.447198                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          444282      9.51%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4202829     90.01%     99.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         22403      0.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15111198                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     31760834                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10374712                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12853271                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11426497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10441715                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1426338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       111837                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1581611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6096115                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.712847                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.157090                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1368380     22.45%     22.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1010873     16.58%     39.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1811231     29.71%     68.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1814144     29.76%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        91487      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6096115                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.710412                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             29                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           63                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           23                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           50                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2030750                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       278250                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4870146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       753339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22764239                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  6104794                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               19                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              18                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       366318                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            526                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3189509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3189509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3189509                       # number of overall hits
system.cpu.dcache.overall_hits::total         3189509                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       316212                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         316212                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       316212                       # number of overall misses
system.cpu.dcache.overall_misses::total        316212                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3648225200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3648225200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3648225200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3648225200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3505721                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3505721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3505721                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3505721                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.090199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.090199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.090199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.090199                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11537.276258                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11537.276258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11537.276258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11537.276258                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        11169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              64                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.368421                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   174.515625                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       183111                       # number of writebacks
system.cpu.dcache.writebacks::total            183111                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       133100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       133100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       133100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       133100                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       183112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       183112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       183112                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       183112                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1708122800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1708122800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1708122800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1708122800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.052232                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052232                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.052232                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052232                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9328.295251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9328.295251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9328.295251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9328.295251                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183111                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2559854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2559854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       310113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        310113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3539804400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3539804400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2869967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2869967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.108055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.108055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11414.563079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11414.563079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       131699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       131699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       178414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       178414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1642240000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1642240000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  9204.658827                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9204.658827                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       629655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         629655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6099                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6099                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    108420800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    108420800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       635754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       635754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17776.815871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17776.815871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1401                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1401                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     65882800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65882800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.007390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14023.584504                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14023.584504                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3618673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.734592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.122040                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.877960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.004383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.995617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28228879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28228879                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1324438                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1324438                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1324438                       # number of overall hits
system.cpu.icache.overall_hits::total         1324438                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          140                       # number of overall misses
system.cpu.icache.overall_misses::total           140                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     10259598                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10259598                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     10259598                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10259598                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1324578                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1324578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1324578                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1324578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73282.842857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73282.842857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73282.842857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73282.842857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5074                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   137.135135                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           95                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           95                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      7480398                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7480398                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      7480398                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7480398                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78741.031579                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78741.031579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78741.031579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78741.031579                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1324438                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1324438                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           140                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     10259598                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10259598                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1324578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1324578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73282.842857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73282.842857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           95                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      7480398                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7480398                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78741.031579                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78741.031579                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            74.979954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1489091                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               105                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14181.819048                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    72.979954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.142539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.146445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10596719                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10596719                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2441917600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       176516                       # number of demand (read+write) hits
system.l2.demand_hits::total                   176516                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       176516                       # number of overall hits
system.l2.overall_hits::total                  176516                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           95                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6596                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6691                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           95                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6596                       # number of overall misses
system.l2.overall_misses::total                  6691                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      7402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    499197600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        506599600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      7402000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    499197600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       506599600                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           95                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       183112                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               183207                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           95                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       183112                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              183207                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.036022                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.036522                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.036022                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.036522                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77915.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75681.867799                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75713.585413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77915.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75681.867799                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75713.585413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      9642                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1129                       # number of writebacks
system.l2.writebacks::total                      1129                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         9352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16028                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6935600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    466091800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    473027400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    558200193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6935600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    466091800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1031227593                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.035940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.036440                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.035940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087486                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73006.315789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70823.856557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70854.913122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59687.787960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73006.315789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70823.856557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64339.131083                       # average overall mshr miss latency
system.l2.replacements                          12235                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       108308                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           108308                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       108308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       108308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        74803                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            74803                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        74803                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        74803                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         9352                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           9352                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    558200193                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    558200193                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59687.787960                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59687.787960                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4245                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 453                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     36478400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      36478400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.096424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.096424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80526.269316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80526.269316                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     33976400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33976400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.095573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.095573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75671.269488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75671.269488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      7402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           95                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             95                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77915.789474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77915.789474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           95                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           95                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6935600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6935600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73006.315789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73006.315789                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       172271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         6143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    462719200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    462719200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       178414                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        178414                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.034431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75324.629660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75324.629660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         6132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    432115400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    432115400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.034370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70468.917156                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70468.917156                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   35067                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               35067                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3797                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7779.643701                       # Cycle average of tags in use
system.l2.tags.total_refs                      373231                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    196711                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.897357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7402.802163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   376.841538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.903662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.046001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949664                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            92                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3083                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.011230                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.959106                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6053021                       # Number of tag accesses
system.l2.tags.data_accesses                  6053021                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     17636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000795683532                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          127                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          127                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               46125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2098                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15502                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1129                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31004                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2258                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    862                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31004                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2258                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     315.763780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    167.193934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1443.952009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          126     99.21%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           127                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.519685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.493941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               32     25.20%     25.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.36%     27.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               88     69.29%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.57%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           127                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   55168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1984256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               144512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    812.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2441082802                       # Total gap between requests
system.mem_ctrls.avgGap                     146779.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1128704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        12160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       788224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       142400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 462220346.829065859318                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4979693.008478255011                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 322788942.591674685478                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 58314826.020337462425                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        17652                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        13162                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2258                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    525264130                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      6610476                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    437883374                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  51558125264                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29756.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34791.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33268.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22833536.43                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1129728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       842368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1984256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       144512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       144512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         8826                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           95                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         6581                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15502                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1129                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1129                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    462639689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4979693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    344961681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        812581063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4979693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4979693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     59179720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        59179720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     59179720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    462639689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4979693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    344961681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       871760783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30142                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2225                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           54                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           92                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               462106416                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             113092784                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          969757980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15330.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32172.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               25692                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1714                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   417.611604                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   286.584635                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   358.536035                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           68      1.37%      1.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2205     44.42%     45.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          667     13.44%     59.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          360      7.25%     66.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          244      4.92%     71.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          169      3.40%     74.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          124      2.50%     77.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           88      1.77%     79.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1039     20.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1929088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             142400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              789.988982                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               58.314826                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    26349575.616000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    13011080.544000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   99926535.744000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6166306.944000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 202407102.912001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 969853204.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 268653176.568000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1586366982.648000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   649.639850                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    594931815                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     81640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1765345785                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    25917615.360000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    12803069.664000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   99569135.232000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  5153852.256000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 202407102.912001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 980192830.847999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 259958490.624000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1586002096.896000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   649.490424                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    575986061                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     81640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1784291539                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15053                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1129                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11106                       # Transaction distribution
system.membus.trans_dist::ReadExReq               449                       # Transaction distribution
system.membus.trans_dist::ReadExResp              449                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          15053                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        43239                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  43239                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2128768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2128768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15502                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            47062216                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          144311510                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1674474                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1631276                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17028                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1026392                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1025986                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.960444                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             226                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            4                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1383462                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        16969                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5740951                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.741992                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.830528                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2552442     44.46%     44.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       772348     13.45%     57.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       140631      2.45%     60.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       155037      2.70%     63.06% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2120493     36.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5740951                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000527                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000693                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4902663                       # Number of memory references committed
system.switch_cpus.commit.loads               4266910                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1388316                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8611934                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            20                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5098022     50.98%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4266910     42.67%     93.64% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       635753      6.36%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000693                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2120493                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           514206                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4028048                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            815971                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        720419                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          17471                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       968955                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            62                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11637001                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         77344                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        17554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12361104                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1674474                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1026212                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6059937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           35062                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          666                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          253                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1324586                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            91                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6096115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.029127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.882614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3590117     58.89%     58.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           280210      4.60%     63.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           178073      2.92%     66.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           337424      5.54%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           456195      7.48%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           105321      1.73%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           289286      4.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           241850      3.97%     89.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           617639     10.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6096115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.274288                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.024819                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1588843                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          603230                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          496                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         117589                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2441917600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          17471                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           941854                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2373737                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         3061                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1094313                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1665679                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11465551                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         44453                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           856                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         824185                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           1443                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       847332                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13749741                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16768487                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         12156969                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               35                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      12073356                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1676360                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             327                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4320379                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 15004145                       # The number of ROB reads
system.switch_cpus.rob.writes                23123669                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999998                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000164                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            178508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       109437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        74803                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11106                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            10959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            95                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       178414                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          190                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       549334                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                549524                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46876416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46888576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23194                       # Total snoops (count)
system.tol2bus.snoopTraffic                    144512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           206401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002548                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050418                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 205875     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    526      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             206401                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2441917600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          439504800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            190000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         366222000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
