;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 02-Jan-17 13:07:46
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x0142940C  	JMP        _main
0x0004	0x0000940C  	JMP        0
0x0008	0x0000940C  	JMP        0
0x000C	0x0000940C  	JMP        0
0x0010	0x0000940C  	JMP        0
0x0014	0x0000940C  	JMP        0
0x0018	0x0000940C  	JMP        0
0x001C	0x0000940C  	JMP        0
0x0020	0x0000940C  	JMP        0
0x0024	0x0000940C  	JMP        0
0x0028	0x0000940C  	JMP        0
0x002C	0x0000940C  	JMP        0
0x0030	0x0000940C  	JMP        0
0x0034	0x0000940C  	JMP        0
0x0038	0x0000940C  	JMP        0
0x003C	0x0000940C  	JMP        0
0x0040	0x0000940C  	JMP        0
0x0044	0x0000940C  	JMP        0
0x0048	0x0000940C  	JMP        0
0x004C	0x0000940C  	JMP        0
0x0050	0x0000940C  	JMP        0
0x0054	0x0000940C  	JMP        0
0x0058	0x0000940C  	JMP        0
0x005C	0x0000940C  	JMP        0
0x0060	0x0000940C  	JMP        0
0x0064	0x0000940C  	JMP        0
0x0068	0x0000940C  	JMP        0
0x006C	0x0000940C  	JMP        0
0x0070	0x0000940C  	JMP        0
0x0074	0x0000940C  	JMP        0
0x0078	0x0000940C  	JMP        0
0x007C	0x0000940C  	JMP        0
0x0080	0x0000940C  	JMP        0
0x0084	0x0000940C  	JMP        0
0x0088	0x0000940C  	JMP        0
0x008C	0x0000940C  	JMP        0
0x0090	0x0000940C  	JMP        0
0x0094	0x0000940C  	JMP        0
0x0098	0x0000940C  	JMP        0
0x009C	0x0000940C  	JMP        0
0x00A0	0x0000940C  	JMP        0
0x00A4	0x0000940C  	JMP        0
0x00A8	0x0000940C  	JMP        0
0x00AC	0x0000940C  	JMP        0
0x00B0	0x0000940C  	JMP        0
0x00B4	0x0000940C  	JMP        0
0x00B8	0x0000940C  	JMP        0
0x00BC	0x0000940C  	JMP        0
0x00C0	0x0000940C  	JMP        0
0x00C4	0x0000940C  	JMP        0
0x00C8	0x0000940C  	JMP        0
0x00CC	0x0000940C  	JMP        0
0x00D0	0x0000940C  	JMP        0
0x00D4	0x0000940C  	JMP        0
0x00D8	0x0000940C  	JMP        0
0x00DC	0x0000940C  	JMP        0
0x00E0	0x0000940C  	JMP        0
0x00E4	0x0000    	NOP
0x00E6	0x0000    	NOP
0x00E8	0x0000940C  	JMP        0
0x00EC	0x0000940C  	JMP        0
0x00F0	0x0000940C  	JMP        0
0x00F4	0x0000    	NOP
0x00F6	0x0000    	NOP
0x00F8	0x0000    	NOP
0x00FA	0x0000    	NOP
0x00FC	0x0000    	NOP
0x00FE	0x0000    	NOP
0x0100	0x0000940C  	JMP        0
0x0104	0x0000940C  	JMP        0
0x0108	0x0000940C  	JMP        0
0x010C	0x0000940C  	JMP        0
0x0110	0x0000940C  	JMP        0
0x0114	0x0000940C  	JMP        0
0x0118	0x0000940C  	JMP        0
0x011C	0x0000940C  	JMP        0
0x0120	0x0000940C  	JMP        0
0x0124	0x0000940C  	JMP        0
0x0128	0x0000940C  	JMP        0
0x012C	0x0000    	NOP
0x012E	0x0000    	NOP
0x0130	0x0000    	NOP
0x0132	0x0000    	NOP
0x0134	0x0000940C  	JMP        0
0x0138	0x0000940C  	JMP        0
0x013C	0x0000940C  	JMP        0
0x0140	0x0000940C  	JMP        0
0x0144	0x0000940C  	JMP        0
0x0148	0x0000940C  	JMP        0
0x014C	0x0000940C  	JMP        0
0x0150	0x0000940C  	JMP        0
0x0154	0x0000940C  	JMP        0
0x0158	0x0000940C  	JMP        0
0x015C	0x0000940C  	JMP        0
0x0160	0x0000940C  	JMP        0
0x0164	0x0000940C  	JMP        0
0x0168	0x0000940C  	JMP        0
0x016C	0x0000940C  	JMP        0
0x0170	0x0000940C  	JMP        0
0x0174	0x0000940C  	JMP        0
0x0178	0x0000    	NOP
0x017A	0x0000    	NOP
0x017C	0x0000    	NOP
0x017E	0x0000    	NOP
0x0180	0x0000    	NOP
0x0182	0x0000    	NOP
0x0184	0x0000    	NOP
0x0186	0x0000    	NOP
0x0188	0x0000    	NOP
0x018A	0x0000    	NOP
0x018C	0x0000    	NOP
0x018E	0x0000    	NOP
0x0190	0x0000    	NOP
0x0192	0x0000    	NOP
0x0194	0x0000    	NOP
0x0196	0x0000    	NOP
0x0198	0x0000    	NOP
0x019A	0x0000    	NOP
0x019C	0x0000    	NOP
0x019E	0x0000    	NOP
0x01A0	0x0000940C  	JMP        0
0x01A4	0x0000940C  	JMP        0
0x01A8	0x0000    	NOP
0x01AA	0x0000    	NOP
0x01AC	0x0000    	NOP
0x01AE	0x0000    	NOP
0x01B0	0x0000940C  	JMP        0
0x01B4	0x0000940C  	JMP        0
0x01B8	0x0000940C  	JMP        0
0x01BC	0x0000940C  	JMP        0
0x01C0	0x0000940C  	JMP        0
0x01C4	0x0000940C  	JMP        0
0x01C8	0x0000    	NOP
0x01CA	0x0000    	NOP
0x01CC	0x0000    	NOP
0x01CE	0x0000    	NOP
0x01D0	0x0000    	NOP
0x01D2	0x0000    	NOP
0x01D4	0x0000    	NOP
0x01D6	0x0000    	NOP
0x01D8	0x0000    	NOP
0x01DA	0x0000    	NOP
0x01DC	0x0000940C  	JMP        0
0x01E0	0x0000940C  	JMP        0
0x01E4	0x0000940C  	JMP        0
0x01E8	0x0000    	NOP
0x01EA	0x0000    	NOP
0x01EC	0x0000    	NOP
0x01EE	0x0000    	NOP
0x01F0	0x0000    	NOP
0x01F2	0x0000    	NOP
0x01F4	0x0000940C  	JMP        0
0x01F8	0x0000940C  	JMP        0
_main:
0x0284	0xEFBF    	LDI        R27, 255
0x0286	0xBFBD    	OUT        SPL+0, R27
0x0288	0xE5BF    	LDI        R27, 95
0x028A	0xBFBE    	OUT        SPL+1, R27
;i2c.c,1 :: 		void main()
;i2c.c,3 :: 		TWIE_Init(100000);
0x028C	0x922F    	PUSH       R2
0x028E	0xE0B5    	LDI        R27, 5
0x0290	0x04A593B0  	STS        TWIE_MASTER_BAUD+0, R27
0x0294	0xDFC2    	RCALL      _TWIE_Init+0
;i2c.c,4 :: 		TWIE_Start();
0x0296	0xDFC8    	RCALL      _TWIE_Start+0
;i2c.c,5 :: 		TWIE_Write(0x1a << 1);          // send byte via TWI (device address + W)
0x0298	0xE3B4    	LDI        R27, 52
0x029A	0x2E2B    	MOV        R2, R27
0x029C	0xDFD8    	RCALL      _TWIE_Write+0
;i2c.c,6 :: 		TWIE_Write(0x03);             // send byte (address of location)
0x029E	0xE0B3    	LDI        R27, 3
0x02A0	0x2E2B    	MOV        R2, R27
0x02A2	0xDFD5    	RCALL      _TWIE_Write+0
;i2c.c,7 :: 		TWIE_Write(0x00);          // send data (data to be written)
0x02A4	0x2422    	CLR        R2
0x02A6	0xDFD3    	RCALL      _TWIE_Write+0
;i2c.c,8 :: 		TWIE_Stop();               // issue TWI stop signal
0x02A8	0xDFA9    	RCALL      _TWIE_Stop+0
;i2c.c,10 :: 		Delay_100ms();
0x02AA	0xDFAC    	RCALL      _Delay_100ms+0
;i2c.c,12 :: 		TWIE_Init(100000);
0x02AC	0xE0B5    	LDI        R27, 5
0x02AE	0x04A593B0  	STS        TWIE_MASTER_BAUD+0, R27
0x02B2	0xDFB3    	RCALL      _TWIE_Init+0
;i2c.c,13 :: 		TWIE_Start();
0x02B4	0xDFB9    	RCALL      _TWIE_Start+0
;i2c.c,14 :: 		TWIE_Write(0x1a << 1);          // send byte via TWI (device address + W)
0x02B6	0xE3B4    	LDI        R27, 52
0x02B8	0x2E2B    	MOV        R2, R27
0x02BA	0xDFC9    	RCALL      _TWIE_Write+0
;i2c.c,15 :: 		TWIE_Write(0x02);             // send byte (address of location)
0x02BC	0xE0B2    	LDI        R27, 2
0x02BE	0x2E2B    	MOV        R2, R27
0x02C0	0xDFC6    	RCALL      _TWIE_Write+0
;i2c.c,16 :: 		TWIE_Write(0x00);          // send data (data to be written)
0x02C2	0x2422    	CLR        R2
0x02C4	0xDFC4    	RCALL      _TWIE_Write+0
;i2c.c,17 :: 		TWIE_Stop();               // issue TWI stop signal
0x02C6	0xDF9A    	RCALL      _TWIE_Stop+0
;i2c.c,19 :: 		while (1)
L_main0:
;i2c.c,21 :: 		Delay_100ms();
0x02C8	0xDF9D    	RCALL      _Delay_100ms+0
;i2c.c,23 :: 		TWIE_Init(100000);
0x02CA	0xE0B5    	LDI        R27, 5
0x02CC	0x04A593B0  	STS        TWIE_MASTER_BAUD+0, R27
0x02D0	0xDFA4    	RCALL      _TWIE_Init+0
;i2c.c,24 :: 		TWIE_Start();
0x02D2	0xDFAA    	RCALL      _TWIE_Start+0
;i2c.c,25 :: 		TWIE_Write(0x1a << 1);          // send byte via TWI (device address + W)
0x02D4	0xE3B4    	LDI        R27, 52
0x02D6	0x2E2B    	MOV        R2, R27
0x02D8	0xDFBA    	RCALL      _TWIE_Write+0
;i2c.c,26 :: 		TWIE_Write(0x01);             // send byte (address of location)
0x02DA	0xE0B1    	LDI        R27, 1
0x02DC	0x2E2B    	MOV        R2, R27
0x02DE	0xDFB7    	RCALL      _TWIE_Write+0
;i2c.c,27 :: 		TWIE_Write(0x00);          // send data (data to be written)
0x02E0	0x2422    	CLR        R2
0x02E2	0xDFB5    	RCALL      _TWIE_Write+0
;i2c.c,28 :: 		TWIE_Stop();               // issue TWI stop signal
0x02E4	0xDF8B    	RCALL      _TWIE_Stop+0
;i2c.c,30 :: 		Delay_100ms();
0x02E6	0xDF8E    	RCALL      _Delay_100ms+0
;i2c.c,32 :: 		TWIE_Init(100000);
0x02E8	0xE0B5    	LDI        R27, 5
0x02EA	0x04A593B0  	STS        TWIE_MASTER_BAUD+0, R27
0x02EE	0xDF95    	RCALL      _TWIE_Init+0
;i2c.c,33 :: 		TWIE_Start();
0x02F0	0xDF9B    	RCALL      _TWIE_Start+0
;i2c.c,34 :: 		TWIE_Write(0x1a << 1);          // send byte via TWI (device address + W)
0x02F2	0xE3B4    	LDI        R27, 52
0x02F4	0x2E2B    	MOV        R2, R27
0x02F6	0xDFAB    	RCALL      _TWIE_Write+0
;i2c.c,35 :: 		TWIE_Write(0x01);             // send byte (address of location)
0x02F8	0xE0B1    	LDI        R27, 1
0x02FA	0x2E2B    	MOV        R2, R27
0x02FC	0xDFA8    	RCALL      _TWIE_Write+0
;i2c.c,36 :: 		TWIE_Write(0xFF);          // send data (data to be written)
0x02FE	0xEFBF    	LDI        R27, 255
0x0300	0x2E2B    	MOV        R2, R27
0x0302	0xDFA5    	RCALL      _TWIE_Write+0
;i2c.c,37 :: 		TWIE_Stop();               // issue TWI stop signal
0x0304	0xDF7B    	RCALL      _TWIE_Stop+0
;i2c.c,38 :: 		}
0x0306	0xCFE0    	RJMP       L_main0
;i2c.c,39 :: 		}
L_end_main:
0x0308	0x902F    	POP        R2
L__main_end_loop:
0x030A	0xCFFF    	RJMP       L__main_end_loop
; end of _main
_TWIE_Start:
;__Lib_TWI_c01_d01_e01_f01.c,129 :: 		
;__Lib_TWI_c01_d01_e01_f01.c,131 :: 		
0x0228	0xE0B0    	LDI        R27, 0
0x022A	0x200093B0  	STS        __Lib_TWI_c01_d01_e01_f01__addressFlag+0, R27
;__Lib_TWI_c01_d01_e01_f01.c,132 :: 		
; i start address is: 17 (R17)
0x022E	0xE010    	LDI        R17, 0
; i end address is: 17 (R17)
L_TWIE_Start34:
; i start address is: 17 (R17)
0x0230	0x3312    	CPI        R17, 50
0x0232	0xF458    	BRSH       L_TWIE_Start35
L__TWIE_Start97:
;__Lib_TWI_c01_d01_e01_f01.c,133 :: 		
0x0234	0x04A49100  	LDS        R16, TWIE_MASTER_STATUS+0
0x0238	0x7003    	ANDI       R16, 3
0x023A	0x3001    	CPI        R16, 1
0x023C	0xF411    	BRNE       L_TWIE_Start37
L__TWIE_Start98:
; i end address is: 17 (R17)
0x023E	0xE001    	LDI        R16, 1
0x0240	0xC005    	RJMP       L_end_TWIE_Start
L_TWIE_Start37:
;__Lib_TWI_c01_d01_e01_f01.c,132 :: 		
; i start address is: 17 (R17)
0x0242	0x2F01    	MOV        R16, R17
0x0244	0x5F0F    	SUBI       R16, 255
0x0246	0x2F10    	MOV        R17, R16
;__Lib_TWI_c01_d01_e01_f01.c,133 :: 		
; i end address is: 17 (R17)
0x0248	0xCFF3    	RJMP       L_TWIE_Start34
L_TWIE_Start35:
;__Lib_TWI_c01_d01_e01_f01.c,134 :: 		
0x024A	0xE000    	LDI        R16, 0
;__Lib_TWI_c01_d01_e01_f01.c,135 :: 		
L_end_TWIE_Start:
0x024C	0x9508    	RET
; end of _TWIE_Start
_TWIE_Write:
;__Lib_TWI_c01_d01_e01_f01.c,141 :: 		
;__Lib_TWI_c01_d01_e01_f01.c,142 :: 		
0x024E	0x20009100  	LDS        R16, __Lib_TWI_c01_d01_e01_f01__addressFlag+0
0x0252	0x3000    	CPI        R16, 0
0x0254	0xF479    	BRNE       L_TWIE_Write38
L__TWIE_Write101:
;__Lib_TWI_c01_d01_e01_f01.c,143 :: 		
0x0256	0x04A69220  	STS        TWIE_MASTER_ADDR+0, R2
;__Lib_TWI_c01_d01_e01_f01.c,144 :: 		
0x025A	0x2D02    	MOV        R16, R2
0x025C	0x7001    	ANDI       R16, 1
0x025E	0x3000    	CPI        R16, 0
0x0260	0xF429    	BRNE       L_TWIE_Write39
L__TWIE_Write102:
;__Lib_TWI_c01_d01_e01_f01.c,145 :: 		
L_TWIE_Write40:
0x0262	0x04A491B0  	LDS        R27, TWIE_MASTER_STATUS+0
0x0266	0xFDB6    	SBRC       R27, 6
0x0268	0xC001    	RJMP       L_TWIE_Write41
;__Lib_TWI_c01_d01_e01_f01.c,146 :: 		
0x026A	0xCFFB    	RJMP       L_TWIE_Write40
L_TWIE_Write41:
L_TWIE_Write39:
;__Lib_TWI_c01_d01_e01_f01.c,147 :: 		
0x026C	0xE0B1    	LDI        R27, 1
0x026E	0x200093B0  	STS        __Lib_TWI_c01_d01_e01_f01__addressFlag+0, R27
;__Lib_TWI_c01_d01_e01_f01.c,148 :: 		
0x0272	0xC007    	RJMP       L_TWIE_Write42
L_TWIE_Write38:
;__Lib_TWI_c01_d01_e01_f01.c,149 :: 		
0x0274	0x04A79220  	STS        TWIE_MASTER_DATA+0, R2
;__Lib_TWI_c01_d01_e01_f01.c,150 :: 		
L_TWIE_Write43:
0x0278	0x04A491B0  	LDS        R27, TWIE_MASTER_STATUS+0
0x027C	0xFDB6    	SBRC       R27, 6
0x027E	0xC001    	RJMP       L_TWIE_Write44
;__Lib_TWI_c01_d01_e01_f01.c,151 :: 		
0x0280	0xCFFB    	RJMP       L_TWIE_Write43
L_TWIE_Write44:
;__Lib_TWI_c01_d01_e01_f01.c,152 :: 		
L_TWIE_Write42:
;__Lib_TWI_c01_d01_e01_f01.c,153 :: 		
L_end_TWIE_Write:
0x0282	0x9508    	RET
; end of _TWIE_Write
_TWIE_Stop:
;__Lib_TWI_c01_d01_e01_f01.c,137 :: 		
;__Lib_TWI_c01_d01_e01_f01.c,138 :: 		
0x01FC	0xE0B7    	LDI        R27, 7
0x01FE	0x04A393B0  	STS        TWIE_MASTER_CTRLC+0, R27
;__Lib_TWI_c01_d01_e01_f01.c,139 :: 		
L_end_TWIE_Stop:
0x0202	0x9508    	RET
; end of _TWIE_Stop
_Delay_100ms:
;__Lib_Delays.c,46 :: 		void Delay_100ms() {
;__Lib_Delays.c,47 :: 		Delay_ms(100);
0x0204	0xE022    	LDI        R18, 2
0x0206	0xE014    	LDI        R17, 4
0x0208	0xEB0B    	LDI        R16, 187
L_Delay_100ms18:
0x020A	0x950A    	DEC        R16
0x020C	0xF7F1    	BRNE       L_Delay_100ms18
0x020E	0x951A    	DEC        R17
0x0210	0xF7E1    	BRNE       L_Delay_100ms18
0x0212	0x952A    	DEC        R18
0x0214	0xF7D1    	BRNE       L_Delay_100ms18
0x0216	0x0000    	NOP
;__Lib_Delays.c,48 :: 		}
L_end_Delay_100ms:
0x0218	0x9508    	RET
; end of _Delay_100ms
_TWIE_Init:
;__Lib_TWI_c01_d01_e01_f01.c,113 :: 		
;__Lib_TWI_c01_d01_e01_f01.c,114 :: 		
0x021A	0xE0B8    	LDI        R27, 8
0x021C	0x04A193B0  	STS        TWIE_MASTER_CTRLA+0, R27
;__Lib_TWI_c01_d01_e01_f01.c,115 :: 		
0x0220	0xE0B1    	LDI        R27, 1
0x0222	0x04A493B0  	STS        TWIE_MASTER_STATUS+0, R27
;__Lib_TWI_c01_d01_e01_f01.c,116 :: 		
L_end_TWIE_Init:
0x0226	0x9508    	RET
; end of _TWIE_Init
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x00FE       [4]    _TWIE_Stop
0x0102      [11]    _Delay_100ms
0x010D       [7]    _TWIE_Init
0x0114      [19]    _TWIE_Start
0x0127      [27]    _TWIE_Write
0x0142      [68]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    FUSE_FUSEBYTE0
0x0000       [0]    JTAGUSERID6_bit
0x0000       [0]    JTAGUSERID5_bit
0x0000       [0]    JTAGUSERID7_bit
0x0000       [1]    R0
0x0000       [1]    Delay_Cyc_loc_L0
0x0000       [0]    JTAGUSERID1_bit
0x0000       [0]    JTAGUSERID0_bit
0x0000       [0]    JTAGUSERID2_bit
0x0000       [0]    JTAGUSERID4_bit
0x0000       [0]    JTAGUSERID3_bit
0x0000       [0]    BLBA0_LOCKBIT_LOCKBITS_bit
0x0000       [0]    LB0_LOCKBIT_LOCKBITS_bit
0x0000       [0]    BLBB1_LOCKBIT_LOCKBITS_bit
0x0000       [0]    BLBAT1_LOCKBIT_LOCKBITS_bit
0x0000       [0]    BLBAT0_LOCKBIT_LOCKBITS_bit
0x0000       [0]    BLBA1_LOCKBIT_LOCKBITS_bit
0x0000       [1]    LOCKBIT_LOCKBITS
0x0000       [1]    PROD_SIGNATURES_RCOSC2M
0x0000       [1]    GPIO_GPIOR0
0x0000       [0]    BLBB0_LOCKBIT_LOCKBITS_bit
0x0000       [0]    LB1_LOCKBIT_LOCKBITS_bit
0x0001       [1]    R1
0x0001       [0]    WDWP0_bit
0x0001       [0]    WDP2_bit
0x0001       [0]    WDP3_bit
0x0001       [1]    FUSE_FUSEBYTE1
0x0001       [1]    PROD_SIGNATURES_RCOSC2MA
0x0001       [1]    GPIO_GPIOR1
0x0001       [0]    WDP0_bit
0x0001       [0]    WDWP2_bit
0x0001       [0]    WDWP3_bit
0x0001       [0]    WDP1_bit
0x0001       [0]    WDWP1_bit
0x0002       [1]    FUSE_FUSEBYTE2
0x0002       [2]    FARG_VDelay_ms_Time_ms
0x0002       [1]    GPIO_GPIOR2
0x0002       [1]    FARG_Delay_Cyc_cycles_div_by_10
0x0002       [2]    FARG_VDelay_Advanced_ms_Time_ms
0x0002       [0]    BODPD1_bit
0x0002       [1]    FARG_TWIE_Read_ack
0x0002       [1]    FARG_TWIE_Write_data_
0x0002       [1]    FARG_TWIF_Write_data_
0x0002       [1]    FARG_TWIF_Read_ack
0x0002       [1]    FARG_TWID_Read_ack
0x0002       [1]    FARG_TWID_Write_data_
0x0002       [0]    BODPD0_bit
0x0002       [1]    R2
0x0002       [1]    FARG_TWIC_Write_data_
0x0002       [0]    BOOTRST_bit
0x0002       [1]    FARG_TWIC_Read_ack
0x0002       [0]    TOSCSEL_bit
0x0002       [1]    PROD_SIGNATURES_RCOSC32K
0x0003       [1]    R3
0x0003       [1]    PROD_SIGNATURES_RCOSC32M
0x0003       [1]    GPIO_GPIOR3
0x0004       [1]    FUSE_FUSEBYTE4
0x0004       [1]    R4
0x0004       [0]    SUT1_bit
0x0004       [0]    JTAGEN_bit
0x0004       [1]    PROD_SIGNATURES_RCOSC32MA
0x0004       [0]    SUT0_bit
0x0004       [0]    WDLOCK_bit
0x0004       [0]    RSTDISBL_bit
0x0004       [2]    FARG_VDelay_Advanced_ms_Current_Fosc_kHz
0x0004       [1]    GPIO_GPIOR4
0x0005       [1]    FUSE_FUSEBYTE5
0x0005       [0]    BODLVL2_bit
0x0005       [0]    EESAVE_bit
0x0005       [0]    BODLVL0_bit
0x0005       [0]    BODACT0_bit
0x0005       [0]    BODACT1_bit
0x0005       [1]    GPIO_GPIOR5
0x0005       [1]    R5
0x0005       [0]    BODLVL1_bit
0x0006       [1]    GPIO_GPIOR6
0x0006       [1]    R6
0x0007       [1]    R7
0x0007       [1]    GPIO_GPIOR7
0x0008       [1]    PROD_SIGNATURES_LOTNUM0
0x0008       [1]    GPIO_GPIOR8
0x0008       [1]    R8
0x0009       [1]    R9
0x0009       [1]    PROD_SIGNATURES_LOTNUM1
0x0009       [1]    GPIO_GPIOR9
0x000A       [1]    PROD_SIGNATURES_LOTNUM2
0x000A       [1]    GPIO_GPIORA
0x000A       [1]    R10
0x000B       [1]    PROD_SIGNATURES_LOTNUM3
0x000B       [1]    GPIO_GPIORB
0x000B       [1]    R11
0x000C       [1]    PROD_SIGNATURES_LOTNUM4
0x000C       [1]    R12
0x000C       [1]    GPIO_GPIORC
0x000D       [1]    PROD_SIGNATURES_LOTNUM5
0x000D       [1]    GPIO_GPIORD
0x000D       [1]    R13
0x000E       [1]    GPIO_GPIORE
0x000E       [1]    R14
0x000F       [1]    R15
0x000F       [1]    GPIO_GPIORF
0x0010       [1]    R16
0x0010       [1]    PROD_SIGNATURES_WAFNUM
0x0010       [1]    VPORT0_DIR
0x0011       [1]    VPORT0_OUT
0x0011       [1]    R17
0x0012       [1]    VPORT0_IN
0x0012       [1]    PROD_SIGNATURES_COORDX0
0x0012       [1]    R18
0x0013       [1]    VPORT0_INTFLAGS
0x0013       [1]    PROD_SIGNATURES_COORDX1
0x0013       [1]    R19
0x0013       [0]    INT1IF_bit
0x0013       [0]    INT0IF_bit
0x0014       [1]    PROD_SIGNATURES_COORDY0
0x0014       [1]    VPORT1_DIR
0x0014       [1]    R20
0x0015       [1]    VPORT1_OUT
0x0015       [1]    R21
0x0015       [1]    PROD_SIGNATURES_COORDY1
0x0016       [1]    R22
0x0016       [1]    VPORT1_IN
0x0017       [0]    INT0IF_VPORT1_INTFLAGS_bit
0x0017       [0]    INT1IF_VPORT1_INTFLAGS_bit
0x0017       [1]    VPORT1_INTFLAGS
0x0017       [1]    R23
0x0018       [1]    VPORT2_DIR
0x0018       [1]    R24
0x0019       [1]    VPORT2_OUT
0x0019       [1]    R25
0x001A       [1]    XL
0x001A       [1]    PROD_SIGNATURES_USBCAL0
0x001A       [1]    VPORT2_IN
0x001A       [1]    R26
0x001A       [2]    X
0x001B       [1]    XH
0x001B       [0]    INT0IF_VPORT2_INTFLAGS_bit
0x001B       [1]    VPORT2_INTFLAGS
0x001B       [0]    INT1IF_VPORT2_INTFLAGS_bit
0x001B       [1]    R27
0x001B       [1]    PROD_SIGNATURES_USBCAL1
0x001C       [1]    YL
0x001C       [1]    VPORT3_DIR
0x001C       [1]    PROD_SIGNATURES_USBRCOSC
0x001C       [1]    R28
0x001C       [2]    Y
0x001D       [1]    YH
0x001D       [1]    PROD_SIGNATURES_USBRCOSCA
0x001D       [1]    VPORT3_OUT
0x001D       [1]    R29
0x001E       [2]    Z
0x001E       [1]    ZL
0x001E       [1]    VPORT3_IN
0x001E       [1]    R30
0x001F       [0]    INT1IF_VPORT3_INTFLAGS_bit
0x001F       [0]    INT0IF_VPORT3_INTFLAGS_bit
0x001F       [1]    R31
0x001F       [1]    VPORT3_INTFLAGS
0x001F       [1]    ZH
0x0020       [1]    PROD_SIGNATURES_ADCACAL0
0x0021       [1]    PROD_SIGNATURES_ADCACAL1
0x0024       [1]    PROD_SIGNATURES_ADCBCAL0
0x0025       [1]    PROD_SIGNATURES_ADCBCAL1
0x002E       [0]    OCDRD5_bit
0x002E       [0]    OCDRD6_bit
0x002E       [0]    OCDRD7_bit
0x002E       [0]    OCDRD2_bit
0x002E       [0]    OCDRD3_bit
0x002E       [0]    OCDRD4_bit
0x002E       [0]    OCDRD1_bit
0x002E       [1]    PROD_SIGNATURES_TEMPSENSE0
0x002E       [0]    OCDRD0_bit
0x002E       [1]    OCD_OCDR0
0x002F       [1]    PROD_SIGNATURES_TEMPSENSE1
0x002F       [0]    OCDRD_bit
0x002F       [1]    OCD_OCDR1
0x0030       [1]    PROD_SIGNATURES_DACA0OFFCAL
0x0031       [1]    PROD_SIGNATURES_DACA0GAINCAL
0x0032       [1]    PROD_SIGNATURES_DACB0OFFCAL
0x0033       [1]    PROD_SIGNATURES_DACB0GAINCAL
0x0034       [0]    CCP0_bit
0x0034       [1]    CPU_CCP
0x0034       [0]    CCP2_bit
0x0034       [0]    CCP3_bit
0x0034       [0]    CCP1_bit
0x0034       [0]    CCP5_bit
0x0034       [0]    CCP6_bit
0x0034       [1]    PROD_SIGNATURES_DACA1OFFCAL
0x0034       [0]    CCP4_bit
0x0034       [0]    CCP7_bit
0x0035       [1]    PROD_SIGNATURES_DACA1GAINCAL
0x0036       [1]    PROD_SIGNATURES_DACB1OFFCAL
0x0037       [1]    PROD_SIGNATURES_DACB1GAINCAL
0x0038       [1]    CPU_RAMPD
0x0039       [1]    CPU_RAMPX
0x003A       [1]    CPU_RAMPY
0x003B       [1]    CPU_RAMPZ
0x003C       [1]    CPU_EIND
0x003D       [1]    CPU_SPL
0x003D       [1]    SPL
0x003E       [1]    SPH
0x003E       [1]    CPU_SPH
0x003F       [0]    N_bit
0x003F       [0]    Z_bit
0x003F       [0]    C_bit
0x003F       [1]    SREG
0x003F       [1]    CPU_SREG
0x003F       [0]    I_bit
0x003F       [0]    T_bit
0x003F       [0]    V_bit
0x003F       [0]    S_bit
0x003F       [0]    H_bit
0x04A1       [1]    TWIE_MASTER_CTRLA
0x04A3       [1]    TWIE_MASTER_CTRLC
0x04A4       [1]    TWIE_MASTER_STATUS
0x04A5       [1]    TWIE_MASTER_BAUD
0x04A6       [1]    TWIE_MASTER_ADDR
0x04A7       [1]    TWIE_MASTER_DATA
0x2000       [1]    __Lib_TWI_c01_d01_e01_f01__addressFlag
//** Label List: ** 
//----------------------------------------------
  L_main0
  L_main1
  L_end_main
  _main
  L__main_end_loop
  L_Delay_10us0
  L_Delay_22us2
  L_Delay_50us4
  L_Delay_80us6
  L_Delay_500us8
  L_Delay_5500us10
  L_Delay_1ms12
  L_Delay_5ms14
  L_Delay_8ms16
  L_Delay_100ms18
  L_Delay_10ms20
  L_Delay_1sec22
  L_Delay_Cyc24
  L_Delay_Cyc25
  L_VDelay_ms26
  L_VDelay_ms27
  L_VDelay_Advanced_ms28
  L_VDelay_Advanced_ms29
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_1sec
  _Delay_1sec
  L_end_Delay_Cyc
  _Delay_Cyc
  L__Delay_Cyc45
  L_end_VDelay_ms
  _VDelay_ms
  L__VDelay_ms47
  L__VDelay_ms48
  L__VDelay_ms49
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L__VDelay_Advanced_ms51
  L__VDelay_Advanced_ms52
  L__VDelay_Advanced_ms53
  L_end___Lib_Delays___?ag
  __Lib_Delays____?ag
  Mul_8x8_U_L1
  Mul_8x8_U_L2
  Mul_16x16_L1
  Mul_16x16_L2
  Mul_16x16_L3
  Mul_32x32_L1
  Mul_32x32_L2
  Mul_32x32_L3
  Div_8x8_U_L2
  Div_8x8_U_L1
  Div_16x16_S_L3
  Div_16x16_S_L1
  Div_16x16_S_L4
  Div_16x16_S_L2
  Div_16x16_S_L6
  Div_16x16_S_L5
  Div_16x16_U_L2
  Div_16x16_U_L1
  Div_32x32_U_L2
  Div_32x32_U_L1
  Div_32x32_S_L3
  Div_32x32_S_L1
  Div_32x32_S_L4
  Div_32x32_S_L2
  Div_32x32_S_L6
  Div_32x32_S_L5
  L_end_Mul_8x8_U
  _Mul_8x8_U
  L_end_Mul_16x16
  _Mul_16x16
  L_end_Mul_32x32
  _Mul_32x32
  L_end_Div_8x8_U
  _Div_8x8_U
  L_end_Div_16x16_S
  _Div_16x16_S
  L_end_Div_16x16_U
  _Div_16x16_U
  L_end_Div_32x32_U
  _Div_32x32_U
  L_end_Div_32x32_S
  _Div_32x32_S
  L_end_HWMul_16x16
  _HWMul_16x16
  L_end_HWMul_32x32
  _HWMul_32x32
  L_end___Lib_Math___?ag
  __Lib_Math____?ag
  L015C
  L01A7
  L0196
  L0178
  L0184
  L0197
  L0187
  L019C
  L0192
  L0196x
  L00FC
  L016E
  L016Ex
  L0154
  L0153
  L0077
  L0073
  L0072int
  L006A
  L0068
  L0063
  L006B
  L007A
  L008A
  L00CC
  L0098
  L00D6
  L00B4
  L00AC
  L00A5
  L00AE
  L00BB
  L00C4
  L00C7
  L00CA
  L00C9
  L00D6x
  L0097
  L009B
  L00A0mul
  L0083
  L0090
  L00A0x
  L0072div
  L00C2
  L00AB
  L00B1
  L00BD
  L0092
  L00A0div
  L00A4
  L00A6
  L00C2x
  L011A
  L0118
  L011Aexit
  op_equ_false
  op_equ_exit
  op_diff_false
  op_diff_exit
  op_gequ_false
  op_gequ_exit
  op_big_false
  op_big_exit
  op_less_false
  op_less_exit
  op_lequ_false
  op_lequ_exit
  L_end_float_neg32
  _float_neg32
  L_end_float_tstr16_r19
  _float_tstr16_r19
  L_end_float_pack
  _float_pack
  L_end_float_normalize_and_pack
  _float_normalize_and_pack
  L_end_float_long2fp
  _float_long2fp
  L_end_float_slong2fp
  _float_slong2fp
  L_end_float_ulong2fp
  _float_ulong2fp
  L_end_float_int2fp
  _float_int2fp
  L_end_float_unpacku
  _float_unpacku
  L_end_float_unpacks
  _float_unpacks
  L_end_float_fpint
  _float_fpint
  L_end_float_fpadd_alt
  _float_fpadd_alt
  L_end_float_fpadd
  _float_fpadd
  L_end_float_fpadd1
  _float_fpadd1
  L_end_float_fpsub
  _float_fpsub
  L_end_float_fpsub1
  _float_fpsub1
  L_end_float_fpmul
  _float_fpmul
  L_end_float_fpmul1
  _float_fpmul1
  L_end_float_fpdiv
  _float_fpdiv
  L_end_float_fpdiv1
  _float_fpdiv1
  L_end_float_fpcmp
  _float_fpcmp
  L_end_float_fpcmp1
  _float_fpcmp1
  L_end_float_op_equ
  _float_op_equ
  L_end_float_op_diff
  _float_op_diff
  L_end_float_op_gequ
  _float_op_gequ
  L_end_float_op_big
  _float_op_big
  L_end_float_op_less
  _float_op_less
  L_end_float_op_lequ
  _float_op_lequ
  L_end___Lib_MathDouble___?ag
  __Lib_MathDouble____?ag
  L_loopDW
  L_loopCA2A
  L_loopCCA2A
  L_loopCFCA2A
  L_loopCS2Ss
  l_CS2Send
  L_loopCCS2Ss
  l_CCS2Send
  L_loopCFCS2Ss
  l_CFCS2Send
  L_loopFZinSWs
  L_end___CC2DW
  ___CC2DW
  L_end___CA2AW
  ___CA2AW
  L_end___CCA2AW
  ___CCA2AW
  L_end___CFCA2A
  ___CFCA2A
  L_end___CS2S
  ___CS2S
  L_end___CCS2S
  ___CCS2S
  L_end___CFCS2S
  ___CFCS2S
  L_end___FZinS
  ___FZinS
  L_end___Lib_System___?ag
  __Lib_System____?ag
  L_TWIC_Busy0
  L_TWIC_Busy1
  L_TWIC_Start2
  L_TWIC_Start3
  L_TWIC_Start4
  L_TWIC_Start5
  L_TWIC_Write6
  L_TWIC_Write7
  L_TWIC_Write8
  L_TWIC_Write9
  L_TWIC_Write10
  L_TWIC_Write11
  L_TWIC_Write12
  L_TWIC_Read13
  L_TWIC_Read14
  L_TWIC_Read15
  L_TWID_Busy16
  L_TWID_Busy17
  L_TWID_Start18
  L_TWID_Start19
  L_TWID_Start20
  L_TWID_Start21
  L_TWID_Write22
  L_TWID_Write23
  L_TWID_Write24
  L_TWID_Write25
  L_TWID_Write26
  L_TWID_Write27
  L_TWID_Write28
  L_TWID_Read29
  L_TWID_Read30
  L_TWID_Read31
  L_TWIE_Busy32
  L_TWIE_Busy33
  L_TWIE_Start34
  L_TWIE_Start35
  L_TWIE_Start36
  L_TWIE_Start37
  L_TWIE_Write38
  L_TWIE_Write39
  L_TWIE_Write40
  L_TWIE_Write41
  L_TWIE_Write42
  L_TWIE_Write43
  L_TWIE_Write44
  L_TWIE_Read45
  L_TWIE_Read46
  L_TWIE_Read47
  L_TWIF_Busy48
  L_TWIF_Busy49
  L_TWIF_Start50
  L_TWIF_Start51
  L_TWIF_Start52
  L_TWIF_Start53
  L_TWIF_Write54
  L_TWIF_Write55
  L_TWIF_Write56
  L_TWIF_Write57
  L_TWIF_Write58
  L_TWIF_Write59
  L_TWIF_Write60
  L_TWIF_Read61
  L_TWIF_Read62
  L_TWIF_Read63
  L_end_TWIC_Init
  _TWIC_Init
  L_end_TWIC_Busy
  _TWIC_Busy
  L__TWIC_Busy66
  L_end_TWIC_Status
  _TWIC_Status
  L_end_TWIC_Start
  _TWIC_Start
  L__TWIC_Start69
  L__TWIC_Start70
  L_end_TWIC_Stop
  _TWIC_Stop
  L_end_TWIC_Write
  _TWIC_Write
  L__TWIC_Write73
  L__TWIC_Write74
  L_end_TWIC_Read
  _TWIC_Read
  L__TWIC_Read76
  L_end_TWIC_Close
  _TWIC_Close
  L_end_TWID_Init
  _TWID_Init
  L_end_TWID_Busy
  _TWID_Busy
  L__TWID_Busy80
  L_end_TWID_Status
  _TWID_Status
  L_end_TWID_Start
  _TWID_Start
  L__TWID_Start83
  L__TWID_Start84
  L_end_TWID_Stop
  _TWID_Stop
  L_end_TWID_Write
  _TWID_Write
  L__TWID_Write87
  L__TWID_Write88
  L_end_TWID_Read
  _TWID_Read
  L__TWID_Read90
  L_end_TWID_Close
  _TWID_Close
  L_end_TWIE_Init
  _TWIE_Init
  L_end_TWIE_Busy
  _TWIE_Busy
  L__TWIE_Busy94
  L_end_TWIE_Status
  _TWIE_Status
  L_end_TWIE_Start
  _TWIE_Start
  L__TWIE_Start97
  L__TWIE_Start98
  L_end_TWIE_Stop
  _TWIE_Stop
  L_end_TWIE_Write
  _TWIE_Write
  L__TWIE_Write101
  L__TWIE_Write102
  L_end_TWIE_Read
  _TWIE_Read
  L__TWIE_Read104
  L_end_TWIE_Close
  _TWIE_Close
  L_end_TWIF_Init
  _TWIF_Init
  L_end_TWIF_Busy
  _TWIF_Busy
  L__TWIF_Busy108
  L_end_TWIF_Status
  _TWIF_Status
  L_end_TWIF_Start
  _TWIF_Start
  L__TWIF_Start111
  L__TWIF_Start112
  L_end_TWIF_Stop
  _TWIF_Stop
  L_end_TWIF_Write
  _TWIF_Write
  L__TWIF_Write115
  L__TWIF_Write116
  L_end_TWIF_Read
  _TWIF_Read
  L__TWIF_Read118
  L_end_TWIF_Close
  _TWIF_Close
  L_end___Lib_TWI_c01_d01_e01_f01___?ag
  __Lib_TWI_c01_d01_e01_f01____?ag
