
#ifndef _STBP_H_
#define _STBP_H_

/****************************************************************************************
*                     Copyright STMicroelectronics
*              All rights reserved, COMPANY CONFIDENTIAL
*     Unauthorized reproduction and communication strictly prohibited
*----------------------------------------------------------------------------------------
*                   System Platforms Group - IP&Design/SPG
*----------------------------------------------------------------------------------------
*  This C header file was automatically generated by 'spirit2regtest' utility from the
*  SPIRIT description of the component.
*
*  Purpose : It declares C preprocessor definitions for component, register and 
*            register fields parameters
*
*  Generated by spirit2regtest v1.7.6
*

*  WARNING This file has been modify by /vobs/NOMADIK_SIA/VERIFICATION/SETUP/UTILS/byte2double.pl to adapte :
*     header address byte to address double-byte
*     for xbus/mmdsp target
*  (SIA Team )

*  PLEASE DO NOT MODIFY THIS FILE
****************************************************************************************/


/*
* Component section
* Purpose : defines macros for component
*           specific informations
*/

#define STBP_VENDOR                                         ("st.com")
#define STBP_LIBRARY                                        ("orphan_component")
#define STBP_NAME                                           ("STBP")
#define STBP_VERSION                                        ("0.0")

/*
* Address Block : STBP
*/

#define STBP_STBP_BASE_ADDR                                 (0xa300U)

/*
* Register section
* Purpose : defines macros for register and
*           its associated fields specific
*           informations
*/

/*
* Register : STBP_BSM
*/

#define STBP_STBP_BSM_SIZE                                  (16)
#define STBP_STBP_BSM_OFFSET                                (STBP_STBP_BASE_ADDR + 0x00)
#define STBP_STBP_BSM_RESET_VALUE                           (0x00)
#define STBP_STBP_BSM_BITFIELD_MASK                         (0xFFFF)
#define STBP_STBP_BSM_RWMASK                                (0xFFFF)
#define STBP_STBP_BSM_ROMASK                                (0x0000)
#define STBP_STBP_BSM_WOMASK                                (0x0000)
#define STBP_STBP_BSM_UNUSED_MASK                           (0x0000)
#define STBP_STBP_BSM_IRP03_L_W_OFFSET                      (0x0000)
#define STBP_STBP_BSM_IRP03_L_W_WIDTH                       (1)
#define STBP_STBP_BSM_IRP03_L_W_MASK                        (0x0001)
#define STBP_STBP_BSM_IRP03_L_W_B_0x0                       (0x0000)
#define STBP_STBP_BSM_IRP03_L_W_B_0x1                       (0x0001)
#define STBP_STBP_BSM_IRP03_C_W_OFFSET                      (0x0001)
#define STBP_STBP_BSM_IRP03_C_W_WIDTH                       (1)
#define STBP_STBP_BSM_IRP03_C_W_MASK                        (0x0002)
#define STBP_STBP_BSM_IRP03_C_W_B_0x0                       (0x0000)
#define STBP_STBP_BSM_IRP03_C_W_B_0x1                       (0x0001)
#define STBP_STBP_BSM_IRP03_C1_W_OFFSET                     (0x0002)
#define STBP_STBP_BSM_IRP03_C1_W_WIDTH                      (1)
#define STBP_STBP_BSM_IRP03_C1_W_MASK                       (0x0004)
#define STBP_STBP_BSM_IRP03_C1_W_B_0x0                      (0x0000)
#define STBP_STBP_BSM_IRP03_C1_W_B_0x1                      (0x0001)
#define STBP_STBP_BSM_IRP03_C2_W_OFFSET                     (0x0003)
#define STBP_STBP_BSM_IRP03_C2_W_WIDTH                      (1)
#define STBP_STBP_BSM_IRP03_C2_W_MASK                       (0x0008)
#define STBP_STBP_BSM_IRP03_C2_W_B_0x0                      (0x0000)
#define STBP_STBP_BSM_IRP03_C2_W_B_0x1                      (0x0001)
#define STBP_STBP_BSM_IRP03_GCF_L_W_OFFSET                  (0x0004)
#define STBP_STBP_BSM_IRP03_GCF_L_W_WIDTH                   (1)
#define STBP_STBP_BSM_IRP03_GCF_L_W_MASK                    (0x0010)
#define STBP_STBP_BSM_IRP03_GCF_L_W_B_0x0                   (0x0000)
#define STBP_STBP_BSM_IRP03_GCF_L_W_B_0x1                   (0x0001)
#define STBP_STBP_BSM_IRP03_GCF_C_W_OFFSET                  (0x0005)
#define STBP_STBP_BSM_IRP03_GCF_C_W_WIDTH                   (1)
#define STBP_STBP_BSM_IRP03_GCF_C_W_MASK                    (0x0020)
#define STBP_STBP_BSM_IRP03_GCF_C_W_B_0x0                   (0x0000)
#define STBP_STBP_BSM_IRP03_GCF_C_W_B_0x1                   (0x0001)
#define STBP_STBP_BSM_IRP03_GCF_L_R_OFFSET                  (0x0006)
#define STBP_STBP_BSM_IRP03_GCF_L_R_WIDTH                   (1)
#define STBP_STBP_BSM_IRP03_GCF_L_R_MASK                    (0x0040)
#define STBP_STBP_BSM_IRP03_GCF_L_R_B_0x0                   (0x0000)
#define STBP_STBP_BSM_IRP03_GCF_L_R_B_0x1                   (0x0001)
#define STBP_STBP_BSM_IRP03_GCF_C_R_OFFSET                  (0x0007)
#define STBP_STBP_BSM_IRP03_GCF_C_R_WIDTH                   (1)
#define STBP_STBP_BSM_IRP03_GCF_C_R_MASK                    (0x0080)
#define STBP_STBP_BSM_IRP03_GCF_C_R_B_0x0                   (0x0000)
#define STBP_STBP_BSM_IRP03_GCF_C_R_B_0x1                   (0x0001)
#define STBP_STBP_BSM_IRP03_VCP_W_OFFSET                    (0x0008)
#define STBP_STBP_BSM_IRP03_VCP_W_WIDTH                     (1)
#define STBP_STBP_BSM_IRP03_VCP_W_MASK                      (0x0100)
#define STBP_STBP_BSM_IRP03_VCP_W_B_0x0                     (0x0000)
#define STBP_STBP_BSM_IRP03_VCP_W_B_0x1                     (0x0001)
#define STBP_STBP_BSM_IRP03_HCP_W_OFFSET                    (0x0009)
#define STBP_STBP_BSM_IRP03_HCP_W_WIDTH                     (1)
#define STBP_STBP_BSM_IRP03_HCP_W_MASK                      (0x0200)
#define STBP_STBP_BSM_IRP03_HCP_W_B_0x0                     (0x0000)
#define STBP_STBP_BSM_IRP03_HCP_W_B_0x1                     (0x0001)
#define STBP_STBP_BSM_IRP03_HCP_R_OFFSET                    (0x000a)
#define STBP_STBP_BSM_IRP03_HCP_R_WIDTH                     (1)
#define STBP_STBP_BSM_IRP03_HCP_R_MASK                      (0x0400)
#define STBP_STBP_BSM_IRP03_HCP_R_B_0x0                     (0x0000)
#define STBP_STBP_BSM_IRP03_HCP_R_B_0x1                     (0x0001)
#define STBP_STBP_BSM_IRP03_PRA_W_OFFSET                    (0x000b)
#define STBP_STBP_BSM_IRP03_PRA_W_WIDTH                     (1)
#define STBP_STBP_BSM_IRP03_PRA_W_MASK                      (0x0800)
#define STBP_STBP_BSM_IRP03_PRA_W_B_0x0                     (0x0000)
#define STBP_STBP_BSM_IRP03_PRA_W_B_0x1                     (0x0001)
#define STBP_STBP_BSM_IRP0_PRA_R_OFFSET                     (0x000c)
#define STBP_STBP_BSM_IRP0_PRA_R_WIDTH                      (1)
#define STBP_STBP_BSM_IRP0_PRA_R_MASK                       (0x1000)
#define STBP_STBP_BSM_IRP0_PRA_R_B_0x0                      (0x0000)
#define STBP_STBP_BSM_IRP0_PRA_R_B_0x1                      (0x0001)
#define STBP_STBP_BSM_IRP1_PRA_W_OFFSET                     (0x000d)
#define STBP_STBP_BSM_IRP1_PRA_W_WIDTH                      (1)
#define STBP_STBP_BSM_IRP1_PRA_W_MASK                       (0x2000)
#define STBP_STBP_BSM_IRP1_PRA_W_B_0x0                      (0x0000)
#define STBP_STBP_BSM_IRP1_PRA_W_B_0x1                      (0x0001)
#define STBP_STBP_BSM_IRP2_PRA_W_OFFSET                     (0x000e)
#define STBP_STBP_BSM_IRP2_PRA_W_WIDTH                      (1)
#define STBP_STBP_BSM_IRP2_PRA_W_MASK                       (0x4000)
#define STBP_STBP_BSM_IRP2_PRA_W_B_0x0                      (0x0000)
#define STBP_STBP_BSM_IRP2_PRA_W_B_0x1                      (0x0001)
#define STBP_STBP_BSM_IRP3_JPG_W_OFFSET                     (0x000f)
#define STBP_STBP_BSM_IRP3_JPG_W_WIDTH                      (1)
#define STBP_STBP_BSM_IRP3_JPG_W_MASK                       (0x8000)
#define STBP_STBP_BSM_IRP3_JPG_W_B_0x0                      (0x0000)
#define STBP_STBP_BSM_IRP3_JPG_W_B_0x1                      (0x0001)

/*
* Register : STBP_MIN_OPC_SZ
*/

#define STBP_STBP_MIN_OPC_SZ_SIZE                           (16)
#define STBP_STBP_MIN_OPC_SZ_OFFSET                         (STBP_STBP_BASE_ADDR + 0x01)
#define STBP_STBP_MIN_OPC_SZ_RESET_VALUE                    (0x03)
#define STBP_STBP_MIN_OPC_SZ_BITFIELD_MASK                  (0x0007)
#define STBP_STBP_MIN_OPC_SZ_RWMASK                         (0x0007)
#define STBP_STBP_MIN_OPC_SZ_ROMASK                         (0x0000)
#define STBP_STBP_MIN_OPC_SZ_WOMASK                         (0x0000)
#define STBP_STBP_MIN_OPC_SZ_UNUSED_MASK                    (0xFFF8)
#define STBP_STBP_MIN_OPC_SZ_MIN_OPC_SZ_OFFSET              (0x0000)
#define STBP_STBP_MIN_OPC_SZ_MIN_OPC_SZ_WIDTH               (3)
#define STBP_STBP_MIN_OPC_SZ_MIN_OPC_SZ_MASK                (0x0007)
#define STBP_STBP_MIN_OPC_SZ_MIN_OPC_SZ_B_0x3               (0x0003)

/*
* Register : STBP_PAGE_SZ_SRAM
*/

#define STBP_STBP_PAGE_SZ_SRAM_SIZE                         (16)
#define STBP_STBP_PAGE_SZ_SRAM_OFFSET                       (STBP_STBP_BASE_ADDR + 0x02)
#define STBP_STBP_PAGE_SZ_SRAM_RESET_VALUE                  (0x04)
#define STBP_STBP_PAGE_SZ_SRAM_BITFIELD_MASK                (0x000F)
#define STBP_STBP_PAGE_SZ_SRAM_RWMASK                       (0x000F)
#define STBP_STBP_PAGE_SZ_SRAM_ROMASK                       (0x0000)
#define STBP_STBP_PAGE_SZ_SRAM_WOMASK                       (0x0000)
#define STBP_STBP_PAGE_SZ_SRAM_UNUSED_MASK                  (0xFFF0)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_OFFSET                 (0x0000)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_WIDTH                  (4)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_MASK                   (0x000F)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_B_0x0                  (0x0000)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_B_0x1                  (0x0001)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_B_0x2                  (0x0002)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_B_0x3                  (0x0003)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_B_0x4                  (0x0004)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_B_0x5                  (0x0005)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_B_0x6                  (0x0006)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_B_0x7                  (0x0007)
#define STBP_STBP_PAGE_SZ_SRAM_PSIZE_B_0x8                  (0x0008)

/*
* Register : STBP_PAGE_SZ_DRAM
*/

#define STBP_STBP_PAGE_SZ_DRAM_SIZE                         (16)
#define STBP_STBP_PAGE_SZ_DRAM_OFFSET                       (STBP_STBP_BASE_ADDR + 0x03)
#define STBP_STBP_PAGE_SZ_DRAM_RESET_VALUE                  (0x04)
#define STBP_STBP_PAGE_SZ_DRAM_BITFIELD_MASK                (0x000F)
#define STBP_STBP_PAGE_SZ_DRAM_RWMASK                       (0x000F)
#define STBP_STBP_PAGE_SZ_DRAM_ROMASK                       (0x0000)
#define STBP_STBP_PAGE_SZ_DRAM_WOMASK                       (0x0000)
#define STBP_STBP_PAGE_SZ_DRAM_UNUSED_MASK                  (0xFFF0)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_OFFSET                 (0x0000)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_WIDTH                  (4)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_MASK                   (0x000F)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_B_0x0                  (0x0000)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_B_0x1                  (0x0001)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_B_0x2                  (0x0002)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_B_0x3                  (0x0003)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_B_0x4                  (0x0004)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_B_0x5                  (0x0005)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_B_0x6                  (0x0006)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_B_0x7                  (0x0007)
#define STBP_STBP_PAGE_SZ_DRAM_PSIZE_B_0x8                  (0x0008)

/*
* Register : STBP_MAX_PRI
*/

#define STBP_STBP_MAX_PRI_SIZE                              (16)
#define STBP_STBP_MAX_PRI_OFFSET                            (STBP_STBP_BASE_ADDR + 0x04)
#define STBP_STBP_MAX_PRI_RESET_VALUE                       (0x00)
#define STBP_STBP_MAX_PRI_BITFIELD_MASK                     (0x000F)
#define STBP_STBP_MAX_PRI_RWMASK                            (0x000F)
#define STBP_STBP_MAX_PRI_ROMASK                            (0x0000)
#define STBP_STBP_MAX_PRI_WOMASK                            (0x0000)
#define STBP_STBP_MAX_PRI_UNUSED_MASK                       (0xFFF0)
#define STBP_STBP_MAX_PRI_PRI_OFFSET                        (0x0000)
#define STBP_STBP_MAX_PRI_PRI_WIDTH                         (4)
#define STBP_STBP_MAX_PRI_PRI_MASK                          (0x000F)

/*
* Register : STBP_PEAK_LEVEL0
*/

#define STBP_STBP_PEAK_LEVEL0_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL0_OFFSET                        (STBP_STBP_BASE_ADDR + 0x10)
#define STBP_STBP_PEAK_LEVEL0_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL0_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL0_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL0_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL0_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL0_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL0_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL0_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL0_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL1
*/

#define STBP_STBP_PEAK_LEVEL1_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL1_OFFSET                        (STBP_STBP_BASE_ADDR + 0x11)
#define STBP_STBP_PEAK_LEVEL1_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL1_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL1_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL1_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL1_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL1_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL1_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL1_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL1_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL2
*/

#define STBP_STBP_PEAK_LEVEL2_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL2_OFFSET                        (STBP_STBP_BASE_ADDR + 0x12)
#define STBP_STBP_PEAK_LEVEL2_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL2_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL2_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL2_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL2_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL2_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL2_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL2_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL2_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL3
*/

#define STBP_STBP_PEAK_LEVEL3_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL3_OFFSET                        (STBP_STBP_BASE_ADDR + 0x13)
#define STBP_STBP_PEAK_LEVEL3_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL3_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL3_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL3_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL3_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL3_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL3_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL3_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL3_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL4
*/

#define STBP_STBP_PEAK_LEVEL4_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL4_OFFSET                        (STBP_STBP_BASE_ADDR + 0x14)
#define STBP_STBP_PEAK_LEVEL4_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL4_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL4_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL4_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL4_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL4_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL4_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL4_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL4_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL5
*/

#define STBP_STBP_PEAK_LEVEL5_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL5_OFFSET                        (STBP_STBP_BASE_ADDR + 0x15)
#define STBP_STBP_PEAK_LEVEL5_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL5_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL5_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL5_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL5_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL5_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL5_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL5_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL5_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL6
*/

#define STBP_STBP_PEAK_LEVEL6_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL6_OFFSET                        (STBP_STBP_BASE_ADDR + 0x16)
#define STBP_STBP_PEAK_LEVEL6_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL6_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL6_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL6_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL6_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL6_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL6_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL6_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL6_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL7
*/

#define STBP_STBP_PEAK_LEVEL7_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL7_OFFSET                        (STBP_STBP_BASE_ADDR + 0x17)
#define STBP_STBP_PEAK_LEVEL7_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL7_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL7_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL7_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL7_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL7_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL7_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL7_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL7_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL8
*/

#define STBP_STBP_PEAK_LEVEL8_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL8_OFFSET                        (STBP_STBP_BASE_ADDR + 0x18)
#define STBP_STBP_PEAK_LEVEL8_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL8_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL8_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL8_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL8_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL8_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL8_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL8_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL8_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL9
*/

#define STBP_STBP_PEAK_LEVEL9_SIZE                          (16)
#define STBP_STBP_PEAK_LEVEL9_OFFSET                        (STBP_STBP_BASE_ADDR + 0x19)
#define STBP_STBP_PEAK_LEVEL9_RESET_VALUE                   (0x00)
#define STBP_STBP_PEAK_LEVEL9_BITFIELD_MASK                 (0x01FF)
#define STBP_STBP_PEAK_LEVEL9_RWMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL9_ROMASK                        (0x01FF)
#define STBP_STBP_PEAK_LEVEL9_WOMASK                        (0x0000)
#define STBP_STBP_PEAK_LEVEL9_UNUSED_MASK                   (0xFE00)
#define STBP_STBP_PEAK_LEVEL9_PEAK_OFFSET                   (0x0000)
#define STBP_STBP_PEAK_LEVEL9_PEAK_WIDTH                    (9)
#define STBP_STBP_PEAK_LEVEL9_PEAK_MASK                     (0x01FF)

/*
* Register : STBP_PEAK_LEVEL10
*/

#define STBP_STBP_PEAK_LEVEL10_SIZE                         (16)
#define STBP_STBP_PEAK_LEVEL10_OFFSET                       (STBP_STBP_BASE_ADDR + 0x1a)
#define STBP_STBP_PEAK_LEVEL10_RESET_VALUE                  (0x00)
#define STBP_STBP_PEAK_LEVEL10_BITFIELD_MASK                (0x01FF)
#define STBP_STBP_PEAK_LEVEL10_RWMASK                       (0x0000)
#define STBP_STBP_PEAK_LEVEL10_ROMASK                       (0x01FF)
#define STBP_STBP_PEAK_LEVEL10_WOMASK                       (0x0000)
#define STBP_STBP_PEAK_LEVEL10_UNUSED_MASK                  (0xFE00)
#define STBP_STBP_PEAK_LEVEL10_PEAK_OFFSET                  (0x0000)
#define STBP_STBP_PEAK_LEVEL10_PEAK_WIDTH                   (9)
#define STBP_STBP_PEAK_LEVEL10_PEAK_MASK                    (0x01FF)

/*
* Register : STBP_PEAK_LEVEL11
*/

#define STBP_STBP_PEAK_LEVEL11_SIZE                         (16)
#define STBP_STBP_PEAK_LEVEL11_OFFSET                       (STBP_STBP_BASE_ADDR + 0x1b)
#define STBP_STBP_PEAK_LEVEL11_RESET_VALUE                  (0x00)
#define STBP_STBP_PEAK_LEVEL11_BITFIELD_MASK                (0x01FF)
#define STBP_STBP_PEAK_LEVEL11_RWMASK                       (0x0000)
#define STBP_STBP_PEAK_LEVEL11_ROMASK                       (0x01FF)
#define STBP_STBP_PEAK_LEVEL11_WOMASK                       (0x0000)
#define STBP_STBP_PEAK_LEVEL11_UNUSED_MASK                  (0xFE00)
#define STBP_STBP_PEAK_LEVEL11_PEAK_OFFSET                  (0x0000)
#define STBP_STBP_PEAK_LEVEL11_PEAK_WIDTH                   (9)
#define STBP_STBP_PEAK_LEVEL11_PEAK_MASK                    (0x01FF)

/*
* Register : STBP_PEAK_LEVEL12
*/

#define STBP_STBP_PEAK_LEVEL12_SIZE                         (16)
#define STBP_STBP_PEAK_LEVEL12_OFFSET                       (STBP_STBP_BASE_ADDR + 0x1c)
#define STBP_STBP_PEAK_LEVEL12_RESET_VALUE                  (0x00)
#define STBP_STBP_PEAK_LEVEL12_BITFIELD_MASK                (0x01FF)
#define STBP_STBP_PEAK_LEVEL12_RWMASK                       (0x0000)
#define STBP_STBP_PEAK_LEVEL12_ROMASK                       (0x01FF)
#define STBP_STBP_PEAK_LEVEL12_WOMASK                       (0x0000)
#define STBP_STBP_PEAK_LEVEL12_UNUSED_MASK                  (0xFE00)
#define STBP_STBP_PEAK_LEVEL12_PEAK_OFFSET                  (0x0000)
#define STBP_STBP_PEAK_LEVEL12_PEAK_WIDTH                   (9)
#define STBP_STBP_PEAK_LEVEL12_PEAK_MASK                    (0x01FF)

/*
* Register : STBP_MAX_OPC_SZ0
*/

#define STBP_STBP_MAX_OPC_SZ0_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ0_OFFSET                        (STBP_STBP_BASE_ADDR + 0x20)
#define STBP_STBP_MAX_OPC_SZ0_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ0_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ0_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ0_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ0_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ0_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ0_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ1
*/

#define STBP_STBP_MAX_OPC_SZ1_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ1_OFFSET                        (STBP_STBP_BASE_ADDR + 0x21)
#define STBP_STBP_MAX_OPC_SZ1_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ1_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ1_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ1_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ1_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ1_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ1_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ2
*/

#define STBP_STBP_MAX_OPC_SZ2_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ2_OFFSET                        (STBP_STBP_BASE_ADDR + 0x22)
#define STBP_STBP_MAX_OPC_SZ2_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ2_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ2_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ2_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ2_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ2_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ2_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ3
*/

#define STBP_STBP_MAX_OPC_SZ3_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ3_OFFSET                        (STBP_STBP_BASE_ADDR + 0x23)
#define STBP_STBP_MAX_OPC_SZ3_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ3_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ3_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ3_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ3_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ3_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ3_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ4
*/

#define STBP_STBP_MAX_OPC_SZ4_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ4_OFFSET                        (STBP_STBP_BASE_ADDR + 0x24)
#define STBP_STBP_MAX_OPC_SZ4_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ4_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ4_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ4_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ4_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ4_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ4_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ5
*/

#define STBP_STBP_MAX_OPC_SZ5_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ5_OFFSET                        (STBP_STBP_BASE_ADDR + 0x25)
#define STBP_STBP_MAX_OPC_SZ5_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ5_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ5_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ5_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ5_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ5_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ5_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ6
*/

#define STBP_STBP_MAX_OPC_SZ6_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ6_OFFSET                        (STBP_STBP_BASE_ADDR + 0x26)
#define STBP_STBP_MAX_OPC_SZ6_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ6_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ6_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ6_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ6_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ6_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ6_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ7
*/

#define STBP_STBP_MAX_OPC_SZ7_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ7_OFFSET                        (STBP_STBP_BASE_ADDR + 0x27)
#define STBP_STBP_MAX_OPC_SZ7_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ7_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ7_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ7_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ7_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ7_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ7_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ8
*/

#define STBP_STBP_MAX_OPC_SZ8_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ8_OFFSET                        (STBP_STBP_BASE_ADDR + 0x28)
#define STBP_STBP_MAX_OPC_SZ8_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ8_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ8_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ8_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ8_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ8_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ8_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ9
*/

#define STBP_STBP_MAX_OPC_SZ9_SIZE                          (16)
#define STBP_STBP_MAX_OPC_SZ9_OFFSET                        (STBP_STBP_BASE_ADDR + 0x29)
#define STBP_STBP_MAX_OPC_SZ9_RESET_VALUE                   (0x06)
#define STBP_STBP_MAX_OPC_SZ9_BITFIELD_MASK                 (0x0007)
#define STBP_STBP_MAX_OPC_SZ9_RWMASK                        (0x0007)
#define STBP_STBP_MAX_OPC_SZ9_ROMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ9_WOMASK                        (0x0000)
#define STBP_STBP_MAX_OPC_SZ9_UNUSED_MASK                   (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_OFFSET             (0x0000)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_WIDTH              (3)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_MASK               (0x0007)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_B_0x0              (0x0000)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_B_0x1              (0x0001)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_B_0x2              (0x0002)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_B_0x3              (0x0003)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_B_0x4              (0x0004)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_B_0x5              (0x0005)
#define STBP_STBP_MAX_OPC_SZ9_MAX_OPC_SZ_B_0x6              (0x0006)

/*
* Register : STBP_MAX_OPC_SZ10
*/

#define STBP_STBP_MAX_OPC_SZ10_SIZE                         (16)
#define STBP_STBP_MAX_OPC_SZ10_OFFSET                       (STBP_STBP_BASE_ADDR + 0x2a)
#define STBP_STBP_MAX_OPC_SZ10_RESET_VALUE                  (0x06)
#define STBP_STBP_MAX_OPC_SZ10_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_OPC_SZ10_RWMASK                       (0x0007)
#define STBP_STBP_MAX_OPC_SZ10_ROMASK                       (0x0000)
#define STBP_STBP_MAX_OPC_SZ10_WOMASK                       (0x0000)
#define STBP_STBP_MAX_OPC_SZ10_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_WIDTH             (3)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_OPC_SZ10_MAX_OPC_SZ_B_0x6             (0x0006)

/*
* Register : STBP_MAX_OPC_SZ11
*/

#define STBP_STBP_MAX_OPC_SZ11_SIZE                         (16)
#define STBP_STBP_MAX_OPC_SZ11_OFFSET                       (STBP_STBP_BASE_ADDR + 0x2b)
#define STBP_STBP_MAX_OPC_SZ11_RESET_VALUE                  (0x06)
#define STBP_STBP_MAX_OPC_SZ11_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_OPC_SZ11_RWMASK                       (0x0007)
#define STBP_STBP_MAX_OPC_SZ11_ROMASK                       (0x0000)
#define STBP_STBP_MAX_OPC_SZ11_WOMASK                       (0x0000)
#define STBP_STBP_MAX_OPC_SZ11_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_WIDTH             (3)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_OPC_SZ11_MAX_OPC_SZ_B_0x6             (0x0006)

/*
* Register : STBP_MAX_OPC_SZ12
*/

#define STBP_STBP_MAX_OPC_SZ12_SIZE                         (16)
#define STBP_STBP_MAX_OPC_SZ12_OFFSET                       (STBP_STBP_BASE_ADDR + 0x2c)
#define STBP_STBP_MAX_OPC_SZ12_RESET_VALUE                  (0x06)
#define STBP_STBP_MAX_OPC_SZ12_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_OPC_SZ12_RWMASK                       (0x0007)
#define STBP_STBP_MAX_OPC_SZ12_ROMASK                       (0x0000)
#define STBP_STBP_MAX_OPC_SZ12_WOMASK                       (0x0000)
#define STBP_STBP_MAX_OPC_SZ12_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_WIDTH             (3)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_OPC_SZ12_MAX_OPC_SZ_B_0x6             (0x0006)

/*
* Register : STBP_MAX_CHCK_SZ0
*/

#define STBP_STBP_MAX_CHCK_SZ0_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ0_OFFSET                       (STBP_STBP_BASE_ADDR + 0x30)
#define STBP_STBP_MAX_CHCK_SZ0_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ0_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ0_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ0_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ0_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ0_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ0_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ1
*/

#define STBP_STBP_MAX_CHCK_SZ1_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ1_OFFSET                       (STBP_STBP_BASE_ADDR + 0x31)
#define STBP_STBP_MAX_CHCK_SZ1_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ1_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ1_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ1_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ1_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ1_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ1_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ2
*/

#define STBP_STBP_MAX_CHCK_SZ2_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ2_OFFSET                       (STBP_STBP_BASE_ADDR + 0x32)
#define STBP_STBP_MAX_CHCK_SZ2_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ2_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ2_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ2_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ2_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ2_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ2_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ3
*/

#define STBP_STBP_MAX_CHCK_SZ3_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ3_OFFSET                       (STBP_STBP_BASE_ADDR + 0x33)
#define STBP_STBP_MAX_CHCK_SZ3_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ3_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ3_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ3_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ3_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ3_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ3_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ4
*/

#define STBP_STBP_MAX_CHCK_SZ4_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ4_OFFSET                       (STBP_STBP_BASE_ADDR + 0x34)
#define STBP_STBP_MAX_CHCK_SZ4_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ4_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ4_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ4_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ4_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ4_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ4_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ5
*/

#define STBP_STBP_MAX_CHCK_SZ5_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ5_OFFSET                       (STBP_STBP_BASE_ADDR + 0x35)
#define STBP_STBP_MAX_CHCK_SZ5_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ5_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ5_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ5_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ5_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ5_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ5_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ6
*/

#define STBP_STBP_MAX_CHCK_SZ6_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ6_OFFSET                       (STBP_STBP_BASE_ADDR + 0x36)
#define STBP_STBP_MAX_CHCK_SZ6_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ6_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ6_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ6_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ6_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ6_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ6_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ7
*/

#define STBP_STBP_MAX_CHCK_SZ7_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ7_OFFSET                       (STBP_STBP_BASE_ADDR + 0x37)
#define STBP_STBP_MAX_CHCK_SZ7_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ7_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ7_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ7_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ7_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ7_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ7_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ8
*/

#define STBP_STBP_MAX_CHCK_SZ8_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ8_OFFSET                       (STBP_STBP_BASE_ADDR + 0x38)
#define STBP_STBP_MAX_CHCK_SZ8_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ8_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ8_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ8_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ8_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ8_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ8_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ9
*/

#define STBP_STBP_MAX_CHCK_SZ9_SIZE                         (16)
#define STBP_STBP_MAX_CHCK_SZ9_OFFSET                       (STBP_STBP_BASE_ADDR + 0x39)
#define STBP_STBP_MAX_CHCK_SZ9_RESET_VALUE                  (0x01)
#define STBP_STBP_MAX_CHCK_SZ9_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_CHCK_SZ9_RWMASK                       (0x0007)
#define STBP_STBP_MAX_CHCK_SZ9_ROMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ9_WOMASK                       (0x0000)
#define STBP_STBP_MAX_CHCK_SZ9_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_WIDTH             (3)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_CHCK_SZ9_MAX_CHK_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ10
*/

#define STBP_STBP_MAX_CHCK_SZ10_SIZE                        (16)
#define STBP_STBP_MAX_CHCK_SZ10_OFFSET                      (STBP_STBP_BASE_ADDR + 0x3a)
#define STBP_STBP_MAX_CHCK_SZ10_RESET_VALUE                 (0x01)
#define STBP_STBP_MAX_CHCK_SZ10_BITFIELD_MASK               (0x0007)
#define STBP_STBP_MAX_CHCK_SZ10_RWMASK                      (0x0007)
#define STBP_STBP_MAX_CHCK_SZ10_ROMASK                      (0x0000)
#define STBP_STBP_MAX_CHCK_SZ10_WOMASK                      (0x0000)
#define STBP_STBP_MAX_CHCK_SZ10_UNUSED_MASK                 (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_OFFSET           (0x0000)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_WIDTH            (3)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_MASK             (0x0007)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_B_0x0            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_B_0x1            (0x0001)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_B_0x2            (0x0002)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_B_0x3            (0x0003)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_B_0x4            (0x0004)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_B_0x5            (0x0005)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_B_0x6            (0x0006)
#define STBP_STBP_MAX_CHCK_SZ10_MAX_CHK_SZ_B_0x7            (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ11
*/

#define STBP_STBP_MAX_CHCK_SZ11_SIZE                        (16)
#define STBP_STBP_MAX_CHCK_SZ11_OFFSET                      (STBP_STBP_BASE_ADDR + 0x3b)
#define STBP_STBP_MAX_CHCK_SZ11_RESET_VALUE                 (0x01)
#define STBP_STBP_MAX_CHCK_SZ11_BITFIELD_MASK               (0x0007)
#define STBP_STBP_MAX_CHCK_SZ11_RWMASK                      (0x0007)
#define STBP_STBP_MAX_CHCK_SZ11_ROMASK                      (0x0000)
#define STBP_STBP_MAX_CHCK_SZ11_WOMASK                      (0x0000)
#define STBP_STBP_MAX_CHCK_SZ11_UNUSED_MASK                 (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_OFFSET           (0x0000)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_WIDTH            (3)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_MASK             (0x0007)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_B_0x0            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_B_0x1            (0x0001)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_B_0x2            (0x0002)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_B_0x3            (0x0003)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_B_0x4            (0x0004)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_B_0x5            (0x0005)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_B_0x6            (0x0006)
#define STBP_STBP_MAX_CHCK_SZ11_MAX_CHK_SZ_B_0x7            (0x0007)

/*
* Register : STBP_MAX_CHCK_SZ12
*/

#define STBP_STBP_MAX_CHCK_SZ12_SIZE                        (16)
#define STBP_STBP_MAX_CHCK_SZ12_OFFSET                      (STBP_STBP_BASE_ADDR + 0x3c)
#define STBP_STBP_MAX_CHCK_SZ12_RESET_VALUE                 (0x01)
#define STBP_STBP_MAX_CHCK_SZ12_BITFIELD_MASK               (0x0007)
#define STBP_STBP_MAX_CHCK_SZ12_RWMASK                      (0x0007)
#define STBP_STBP_MAX_CHCK_SZ12_ROMASK                      (0x0000)
#define STBP_STBP_MAX_CHCK_SZ12_WOMASK                      (0x0000)
#define STBP_STBP_MAX_CHCK_SZ12_UNUSED_MASK                 (0xFFF8)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_OFFSET           (0x0000)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_WIDTH            (3)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_MASK             (0x0007)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_B_0x0            (0x0000)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_B_0x1            (0x0001)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_B_0x2            (0x0002)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_B_0x3            (0x0003)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_B_0x4            (0x0004)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_B_0x5            (0x0005)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_B_0x6            (0x0006)
#define STBP_STBP_MAX_CHCK_SZ12_MAX_CHK_SZ_B_0x7            (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ0
*/

#define STBP_STBP_MAX_MSSG_SZ0_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ0_OFFSET                       (STBP_STBP_BASE_ADDR + 0x40)
#define STBP_STBP_MAX_MSSG_SZ0_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ0_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ0_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ0_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ0_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ0_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ0_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ1
*/

#define STBP_STBP_MAX_MSSG_SZ1_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ1_OFFSET                       (STBP_STBP_BASE_ADDR + 0x41)
#define STBP_STBP_MAX_MSSG_SZ1_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ1_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ1_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ1_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ1_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ1_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ1_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ2
*/

#define STBP_STBP_MAX_MSSG_SZ2_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ2_OFFSET                       (STBP_STBP_BASE_ADDR + 0x42)
#define STBP_STBP_MAX_MSSG_SZ2_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ2_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ2_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ2_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ2_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ2_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ2_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ3
*/

#define STBP_STBP_MAX_MSSG_SZ3_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ3_OFFSET                       (STBP_STBP_BASE_ADDR + 0x43)
#define STBP_STBP_MAX_MSSG_SZ3_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ3_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ3_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ3_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ3_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ3_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ3_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ4
*/

#define STBP_STBP_MAX_MSSG_SZ4_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ4_OFFSET                       (STBP_STBP_BASE_ADDR + 0x44)
#define STBP_STBP_MAX_MSSG_SZ4_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ4_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ4_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ4_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ4_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ4_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ4_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ5
*/

#define STBP_STBP_MAX_MSSG_SZ5_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ5_OFFSET                       (STBP_STBP_BASE_ADDR + 0x45)
#define STBP_STBP_MAX_MSSG_SZ5_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ5_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ5_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ5_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ5_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ5_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ5_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ6
*/

#define STBP_STBP_MAX_MSSG_SZ6_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ6_OFFSET                       (STBP_STBP_BASE_ADDR + 0x46)
#define STBP_STBP_MAX_MSSG_SZ6_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ6_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ6_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ6_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ6_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ6_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ6_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ7
*/

#define STBP_STBP_MAX_MSSG_SZ7_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ7_OFFSET                       (STBP_STBP_BASE_ADDR + 0x47)
#define STBP_STBP_MAX_MSSG_SZ7_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ7_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ7_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ7_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ7_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ7_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ7_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ8
*/

#define STBP_STBP_MAX_MSSG_SZ8_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ8_OFFSET                       (STBP_STBP_BASE_ADDR + 0x48)
#define STBP_STBP_MAX_MSSG_SZ8_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ8_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ8_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ8_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ8_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ8_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ8_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ9
*/

#define STBP_STBP_MAX_MSSG_SZ9_SIZE                         (16)
#define STBP_STBP_MAX_MSSG_SZ9_OFFSET                       (STBP_STBP_BASE_ADDR + 0x49)
#define STBP_STBP_MAX_MSSG_SZ9_RESET_VALUE                  (0x00)
#define STBP_STBP_MAX_MSSG_SZ9_BITFIELD_MASK                (0x0007)
#define STBP_STBP_MAX_MSSG_SZ9_RWMASK                       (0x0007)
#define STBP_STBP_MAX_MSSG_SZ9_ROMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ9_WOMASK                       (0x0000)
#define STBP_STBP_MAX_MSSG_SZ9_UNUSED_MASK                  (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_OFFSET            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_WIDTH             (3)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_MASK              (0x0007)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_B_0x0             (0x0000)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_B_0x1             (0x0001)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_B_0x2             (0x0002)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_B_0x3             (0x0003)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_B_0x4             (0x0004)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_B_0x5             (0x0005)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_B_0x6             (0x0006)
#define STBP_STBP_MAX_MSSG_SZ9_MAX_MSG_SZ_B_0x7             (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ10
*/

#define STBP_STBP_MAX_MSSG_SZ10_SIZE                        (16)
#define STBP_STBP_MAX_MSSG_SZ10_OFFSET                      (STBP_STBP_BASE_ADDR + 0x4a)
#define STBP_STBP_MAX_MSSG_SZ10_RESET_VALUE                 (0x00)
#define STBP_STBP_MAX_MSSG_SZ10_BITFIELD_MASK               (0x0007)
#define STBP_STBP_MAX_MSSG_SZ10_RWMASK                      (0x0007)
#define STBP_STBP_MAX_MSSG_SZ10_ROMASK                      (0x0000)
#define STBP_STBP_MAX_MSSG_SZ10_WOMASK                      (0x0000)
#define STBP_STBP_MAX_MSSG_SZ10_UNUSED_MASK                 (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_OFFSET           (0x0000)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_WIDTH            (3)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_MASK             (0x0007)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_B_0x0            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_B_0x1            (0x0001)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_B_0x2            (0x0002)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_B_0x3            (0x0003)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_B_0x4            (0x0004)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_B_0x5            (0x0005)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_B_0x6            (0x0006)
#define STBP_STBP_MAX_MSSG_SZ10_MAX_MSG_SZ_B_0x7            (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ11
*/

#define STBP_STBP_MAX_MSSG_SZ11_SIZE                        (16)
#define STBP_STBP_MAX_MSSG_SZ11_OFFSET                      (STBP_STBP_BASE_ADDR + 0x4b)
#define STBP_STBP_MAX_MSSG_SZ11_RESET_VALUE                 (0x00)
#define STBP_STBP_MAX_MSSG_SZ11_BITFIELD_MASK               (0x0007)
#define STBP_STBP_MAX_MSSG_SZ11_RWMASK                      (0x0007)
#define STBP_STBP_MAX_MSSG_SZ11_ROMASK                      (0x0000)
#define STBP_STBP_MAX_MSSG_SZ11_WOMASK                      (0x0000)
#define STBP_STBP_MAX_MSSG_SZ11_UNUSED_MASK                 (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_OFFSET           (0x0000)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_WIDTH            (3)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_MASK             (0x0007)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_B_0x0            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_B_0x1            (0x0001)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_B_0x2            (0x0002)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_B_0x3            (0x0003)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_B_0x4            (0x0004)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_B_0x5            (0x0005)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_B_0x6            (0x0006)
#define STBP_STBP_MAX_MSSG_SZ11_MAX_MSG_SZ_B_0x7            (0x0007)

/*
* Register : STBP_MAX_MSSG_SZ12
*/

#define STBP_STBP_MAX_MSSG_SZ12_SIZE                        (16)
#define STBP_STBP_MAX_MSSG_SZ12_OFFSET                      (STBP_STBP_BASE_ADDR + 0x4c)
#define STBP_STBP_MAX_MSSG_SZ12_RESET_VALUE                 (0x00)
#define STBP_STBP_MAX_MSSG_SZ12_BITFIELD_MASK               (0x0007)
#define STBP_STBP_MAX_MSSG_SZ12_RWMASK                      (0x0007)
#define STBP_STBP_MAX_MSSG_SZ12_ROMASK                      (0x0000)
#define STBP_STBP_MAX_MSSG_SZ12_WOMASK                      (0x0000)
#define STBP_STBP_MAX_MSSG_SZ12_UNUSED_MASK                 (0xFFF8)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_OFFSET           (0x0000)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_WIDTH            (3)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_MASK             (0x0007)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_B_0x0            (0x0000)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_B_0x1            (0x0001)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_B_0x2            (0x0002)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_B_0x3            (0x0003)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_B_0x4            (0x0004)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_B_0x5            (0x0005)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_B_0x6            (0x0006)
#define STBP_STBP_MAX_MSSG_SZ12_MAX_MSG_SZ_B_0x7            (0x0007)

/*
* Register : STBP_PRIO_LEVEL0
*/

#define STBP_STBP_PRIO_LEVEL0_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL0_OFFSET                        (STBP_STBP_BASE_ADDR + 0x50)
#define STBP_STBP_PRIO_LEVEL0_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL0_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL0_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL0_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL0_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL0_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL0_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL0_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL0_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL0_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL0_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL0_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL1
*/

#define STBP_STBP_PRIO_LEVEL1_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL1_OFFSET                        (STBP_STBP_BASE_ADDR + 0x51)
#define STBP_STBP_PRIO_LEVEL1_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL1_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL1_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL1_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL1_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL1_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL1_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL1_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL1_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL1_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL1_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL1_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL2
*/

#define STBP_STBP_PRIO_LEVEL2_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL2_OFFSET                        (STBP_STBP_BASE_ADDR + 0x52)
#define STBP_STBP_PRIO_LEVEL2_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL2_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL2_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL2_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL2_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL2_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL2_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL2_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL2_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL2_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL2_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL2_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL3
*/

#define STBP_STBP_PRIO_LEVEL3_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL3_OFFSET                        (STBP_STBP_BASE_ADDR + 0x53)
#define STBP_STBP_PRIO_LEVEL3_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL3_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL3_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL3_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL3_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL3_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL3_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL3_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL3_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL3_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL3_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL3_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL4
*/

#define STBP_STBP_PRIO_LEVEL4_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL4_OFFSET                        (STBP_STBP_BASE_ADDR + 0x54)
#define STBP_STBP_PRIO_LEVEL4_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL4_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL4_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL4_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL4_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL4_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL4_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL4_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL4_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL4_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL4_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL4_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL5
*/

#define STBP_STBP_PRIO_LEVEL5_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL5_OFFSET                        (STBP_STBP_BASE_ADDR + 0x55)
#define STBP_STBP_PRIO_LEVEL5_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL5_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL5_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL5_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL5_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL5_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL5_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL5_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL5_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL5_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL5_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL5_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL6
*/

#define STBP_STBP_PRIO_LEVEL6_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL6_OFFSET                        (STBP_STBP_BASE_ADDR + 0x56)
#define STBP_STBP_PRIO_LEVEL6_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL6_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL6_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL6_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL6_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL6_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL6_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL6_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL6_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL6_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL6_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL6_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL7
*/

#define STBP_STBP_PRIO_LEVEL7_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL7_OFFSET                        (STBP_STBP_BASE_ADDR + 0x57)
#define STBP_STBP_PRIO_LEVEL7_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL7_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL7_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL7_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL7_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL7_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL7_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL7_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL7_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL7_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL7_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL7_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL8
*/

#define STBP_STBP_PRIO_LEVEL8_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL8_OFFSET                        (STBP_STBP_BASE_ADDR + 0x58)
#define STBP_STBP_PRIO_LEVEL8_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL8_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL8_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL8_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL8_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL8_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL8_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL8_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL8_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL8_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL8_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL8_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL9
*/

#define STBP_STBP_PRIO_LEVEL9_SIZE                          (16)
#define STBP_STBP_PRIO_LEVEL9_OFFSET                        (STBP_STBP_BASE_ADDR + 0x59)
#define STBP_STBP_PRIO_LEVEL9_RESET_VALUE                   (0x800)
#define STBP_STBP_PRIO_LEVEL9_BITFIELD_MASK                 (0x3FFF)
#define STBP_STBP_PRIO_LEVEL9_RWMASK                        (0x3FFF)
#define STBP_STBP_PRIO_LEVEL9_ROMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL9_WOMASK                        (0x0000)
#define STBP_STBP_PRIO_LEVEL9_UNUSED_MASK                   (0xC000)
#define STBP_STBP_PRIO_LEVEL9_FIXED_PRIO_OFFSET             (0x0000)
#define STBP_STBP_PRIO_LEVEL9_FIXED_PRIO_WIDTH              (11)
#define STBP_STBP_PRIO_LEVEL9_FIXED_PRIO_MASK               (0x07FF)
#define STBP_STBP_PRIO_LEVEL9_DYNAMIC_PRIO_OFFSET           (0x000b)
#define STBP_STBP_PRIO_LEVEL9_DYNAMIC_PRIO_WIDTH            (3)
#define STBP_STBP_PRIO_LEVEL9_DYNAMIC_PRIO_MASK             (0x3800)

/*
* Register : STBP_PRIO_LEVEL10
*/

#define STBP_STBP_PRIO_LEVEL10_SIZE                         (16)
#define STBP_STBP_PRIO_LEVEL10_OFFSET                       (STBP_STBP_BASE_ADDR + 0x5a)
#define STBP_STBP_PRIO_LEVEL10_RESET_VALUE                  (0x800)
#define STBP_STBP_PRIO_LEVEL10_BITFIELD_MASK                (0x3FFF)
#define STBP_STBP_PRIO_LEVEL10_RWMASK                       (0x3FFF)
#define STBP_STBP_PRIO_LEVEL10_ROMASK                       (0x0000)
#define STBP_STBP_PRIO_LEVEL10_WOMASK                       (0x0000)
#define STBP_STBP_PRIO_LEVEL10_UNUSED_MASK                  (0xC000)
#define STBP_STBP_PRIO_LEVEL10_FIXED_PRIO_OFFSET            (0x0000)
#define STBP_STBP_PRIO_LEVEL10_FIXED_PRIO_WIDTH             (11)
#define STBP_STBP_PRIO_LEVEL10_FIXED_PRIO_MASK              (0x07FF)
#define STBP_STBP_PRIO_LEVEL10_DYNAMIC_PRIO_OFFSET          (0x000b)
#define STBP_STBP_PRIO_LEVEL10_DYNAMIC_PRIO_WIDTH           (3)
#define STBP_STBP_PRIO_LEVEL10_DYNAMIC_PRIO_MASK            (0x3800)

/*
* Register : STBP_PRIO_LEVEL11
*/

#define STBP_STBP_PRIO_LEVEL11_SIZE                         (16)
#define STBP_STBP_PRIO_LEVEL11_OFFSET                       (STBP_STBP_BASE_ADDR + 0x5b)
#define STBP_STBP_PRIO_LEVEL11_RESET_VALUE                  (0x800)
#define STBP_STBP_PRIO_LEVEL11_BITFIELD_MASK                (0x3FFF)
#define STBP_STBP_PRIO_LEVEL11_RWMASK                       (0x3FFF)
#define STBP_STBP_PRIO_LEVEL11_ROMASK                       (0x0000)
#define STBP_STBP_PRIO_LEVEL11_WOMASK                       (0x0000)
#define STBP_STBP_PRIO_LEVEL11_UNUSED_MASK                  (0xC000)
#define STBP_STBP_PRIO_LEVEL11_FIXED_PRIO_OFFSET            (0x0000)
#define STBP_STBP_PRIO_LEVEL11_FIXED_PRIO_WIDTH             (11)
#define STBP_STBP_PRIO_LEVEL11_FIXED_PRIO_MASK              (0x07FF)
#define STBP_STBP_PRIO_LEVEL11_DYNAMIC_PRIO_OFFSET          (0x000b)
#define STBP_STBP_PRIO_LEVEL11_DYNAMIC_PRIO_WIDTH           (3)
#define STBP_STBP_PRIO_LEVEL11_DYNAMIC_PRIO_MASK            (0x3800)

/*
* Register : STBP_PRIO_LEVEL12
*/

#define STBP_STBP_PRIO_LEVEL12_SIZE                         (16)
#define STBP_STBP_PRIO_LEVEL12_OFFSET                       (STBP_STBP_BASE_ADDR + 0x5c)
#define STBP_STBP_PRIO_LEVEL12_RESET_VALUE                  (0x800)
#define STBP_STBP_PRIO_LEVEL12_BITFIELD_MASK                (0x3FFF)
#define STBP_STBP_PRIO_LEVEL12_RWMASK                       (0x3FFF)
#define STBP_STBP_PRIO_LEVEL12_ROMASK                       (0x0000)
#define STBP_STBP_PRIO_LEVEL12_WOMASK                       (0x0000)
#define STBP_STBP_PRIO_LEVEL12_UNUSED_MASK                  (0xC000)
#define STBP_STBP_PRIO_LEVEL12_FIXED_PRIO_OFFSET            (0x0000)
#define STBP_STBP_PRIO_LEVEL12_FIXED_PRIO_WIDTH             (11)
#define STBP_STBP_PRIO_LEVEL12_FIXED_PRIO_MASK              (0x07FF)
#define STBP_STBP_PRIO_LEVEL12_DYNAMIC_PRIO_OFFSET          (0x000b)
#define STBP_STBP_PRIO_LEVEL12_DYNAMIC_PRIO_WIDTH           (3)
#define STBP_STBP_PRIO_LEVEL12_DYNAMIC_PRIO_MASK            (0x3800)

/*
* Register : STBP_PROCESS_EN
*/

#define STBP_STBP_PROCESS_EN_SIZE                           (16)
#define STBP_STBP_PROCESS_EN_OFFSET                         (STBP_STBP_BASE_ADDR + 0x60)
#define STBP_STBP_PROCESS_EN_RESET_VALUE                    (0x0)
#define STBP_STBP_PROCESS_EN_BITFIELD_MASK                  (0xFFFF)
#define STBP_STBP_PROCESS_EN_RWMASK                         (0xFFFF)
#define STBP_STBP_PROCESS_EN_ROMASK                         (0x0000)
#define STBP_STBP_PROCESS_EN_WOMASK                         (0x0000)
#define STBP_STBP_PROCESS_EN_UNUSED_MASK                    (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_L_W_OFFSET               (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_L_W_WIDTH                (1)
#define STBP_STBP_PROCESS_EN_IRP03_L_W_MASK                 (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_L_W_B_0x0                (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_L_W_B_0x1                (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_C_W_OFFSET               (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_C_W_WIDTH                (1)
#define STBP_STBP_PROCESS_EN_IRP03_C_W_MASK                 (0x0002)
#define STBP_STBP_PROCESS_EN_IRP03_C_W_B_0x0                (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_C_W_B_0x1                (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_C1_W_OFFSET              (0x0002)
#define STBP_STBP_PROCESS_EN_IRP03_C1_W_WIDTH               (1)
#define STBP_STBP_PROCESS_EN_IRP03_C1_W_MASK                (0x0004)
#define STBP_STBP_PROCESS_EN_IRP03_C1_W_B_0x0               (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_C1_W_B_0x1               (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_C2_W_OFFSET              (0x0003)
#define STBP_STBP_PROCESS_EN_IRP03_C2_W_WIDTH               (1)
#define STBP_STBP_PROCESS_EN_IRP03_C2_W_MASK                (0x0008)
#define STBP_STBP_PROCESS_EN_IRP03_C2_W_B_0x0               (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_C2_W_B_0x1               (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_W_OFFSET           (0x0004)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_W_WIDTH            (1)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_W_MASK             (0x0010)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_W_B_0x0            (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_W_B_0x1            (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_W_OFFSET           (0x0005)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_W_WIDTH            (1)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_W_MASK             (0x0020)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_W_B_0x0            (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_W_B_0x1            (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_R_OFFSET           (0x0006)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_R_WIDTH            (1)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_R_MASK             (0x0040)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_R_B_0x0            (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_L_R_B_0x1            (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_R_OFFSET           (0x0007)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_R_WIDTH            (1)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_R_MASK             (0x0080)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_R_B_0x0            (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_GCF_C_R_B_0x1            (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_VCP_W_OFFSET             (0x0008)
#define STBP_STBP_PROCESS_EN_IRP03_VCP_W_WIDTH              (1)
#define STBP_STBP_PROCESS_EN_IRP03_VCP_W_MASK               (0x0100)
#define STBP_STBP_PROCESS_EN_IRP03_VCP_W_B_0x0              (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_VCP_W_B_0x1              (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_W_OFFSET             (0x0009)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_W_WIDTH              (1)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_W_MASK               (0x0200)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_W_B_0x0              (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_W_B_0x1              (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_R_OFFSET             (0x000a)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_R_WIDTH              (1)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_R_MASK               (0x0400)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_R_B_0x0              (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_HCP_R_B_0x1              (0x0001)
#define STBP_STBP_PROCESS_EN_IRP03_PRA_W_OFFSET             (0x000b)
#define STBP_STBP_PROCESS_EN_IRP03_PRA_W_WIDTH              (1)
#define STBP_STBP_PROCESS_EN_IRP03_PRA_W_MASK               (0x0800)
#define STBP_STBP_PROCESS_EN_IRP03_PRA_W_B_0x0              (0x0000)
#define STBP_STBP_PROCESS_EN_IRP03_PRA_W_B_0x1              (0x0001)
#define STBP_STBP_PROCESS_EN_IRP0_PRA_R_OFFSET              (0x000c)
#define STBP_STBP_PROCESS_EN_IRP0_PRA_R_WIDTH               (1)
#define STBP_STBP_PROCESS_EN_IRP0_PRA_R_MASK                (0x1000)
#define STBP_STBP_PROCESS_EN_IRP0_PRA_R_B_0x0               (0x0000)
#define STBP_STBP_PROCESS_EN_IRP0_PRA_R_B_0x1               (0x0001)
#define STBP_STBP_PROCESS_EN_IRP1_PRA_W_OFFSET              (0x000d)
#define STBP_STBP_PROCESS_EN_IRP1_PRA_W_WIDTH               (1)
#define STBP_STBP_PROCESS_EN_IRP1_PRA_W_MASK                (0x2000)
#define STBP_STBP_PROCESS_EN_IRP1_PRA_W_B_0x0               (0x0000)
#define STBP_STBP_PROCESS_EN_IRP1_PRA_W_B_0x1               (0x0001)
#define STBP_STBP_PROCESS_EN_IRP2_PRA_W_OFFSET              (0x000e)
#define STBP_STBP_PROCESS_EN_IRP2_PRA_W_WIDTH               (1)
#define STBP_STBP_PROCESS_EN_IRP2_PRA_W_MASK                (0x4000)
#define STBP_STBP_PROCESS_EN_IRP2_PRA_W_B_0x0               (0x0000)
#define STBP_STBP_PROCESS_EN_IRP2_PRA_W_B_0x1               (0x0001)
#define STBP_STBP_PROCESS_EN_IRP3_JPG_W_OFFSET              (0x000f)
#define STBP_STBP_PROCESS_EN_IRP3_JPG_W_WIDTH               (1)
#define STBP_STBP_PROCESS_EN_IRP3_JPG_W_MASK                (0x8000)
#define STBP_STBP_PROCESS_EN_IRP3_JPG_W_B_0x0               (0x0000)
#define STBP_STBP_PROCESS_EN_IRP3_JPG_W_B_0x1               (0x0001)

/*
* Register : STBP_PORT_CTRL
*/

#define STBP_STBP_PORT_CTRL_SIZE                            (16)
#define STBP_STBP_PORT_CTRL_OFFSET                          (STBP_STBP_BASE_ADDR + 0x61)
#define STBP_STBP_PORT_CTRL_RESET_VALUE                     (0x00C0)
#define STBP_STBP_PORT_CTRL_BITFIELD_MASK                   (0xFFFF)
#define STBP_STBP_PORT_CTRL_RWMASK                          (0x4703)
#define STBP_STBP_PORT_CTRL_ROMASK                          (0xB8FC)
#define STBP_STBP_PORT_CTRL_WOMASK                          (0x0000)
#define STBP_STBP_PORT_CTRL_UNUSED_MASK                     (0x0000)
#define STBP_STBP_PORT_CTRL_IRP03_L_W_OFFSET                (0x0000)
#define STBP_STBP_PORT_CTRL_IRP03_L_W_WIDTH                 (1)
#define STBP_STBP_PORT_CTRL_IRP03_L_W_MASK                  (0x0001)
#define STBP_STBP_PORT_CTRL_IRP03_L_W_B_0x0                 (0x0000)
#define STBP_STBP_PORT_CTRL_IRP03_L_W_B_0x1                 (0x0001)
#define STBP_STBP_PORT_CTRL_IRP03_C_W_OFFSET                (0x0001)
#define STBP_STBP_PORT_CTRL_IRP03_C_W_WIDTH                 (1)
#define STBP_STBP_PORT_CTRL_IRP03_C_W_MASK                  (0x0002)
#define STBP_STBP_PORT_CTRL_IRP03_C_W_B_0x0                 (0x0000)
#define STBP_STBP_PORT_CTRL_IRP03_C_W_B_0x1                 (0x0001)
#define STBP_STBP_PORT_CTRL_IRP03_C1_W_OFFSET               (0x0002)
#define STBP_STBP_PORT_CTRL_IRP03_C1_W_WIDTH                (1)
#define STBP_STBP_PORT_CTRL_IRP03_C1_W_MASK                 (0x0004)
#define STBP_STBP_PORT_CTRL_IRP03_C2_W_OFFSET               (0x0003)
#define STBP_STBP_PORT_CTRL_IRP03_C2_W_WIDTH                (1)
#define STBP_STBP_PORT_CTRL_IRP03_C2_W_MASK                 (0x0008)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_L_W_OFFSET            (0x0004)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_L_W_WIDTH             (1)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_L_W_MASK              (0x0010)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_C_W_OFFSET            (0x0005)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_C_W_WIDTH             (1)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_C_W_MASK              (0x0020)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_L_R_OFFSET            (0x0006)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_L_R_WIDTH             (1)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_L_R_MASK              (0x0040)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_C_R_OFFSET            (0x0007)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_C_R_WIDTH             (1)
#define STBP_STBP_PORT_CTRL_IRP03_GCF_C_R_MASK              (0x0080)
#define STBP_STBP_PORT_CTRL_IRP03_VCP_W_OFFSET              (0x0008)
#define STBP_STBP_PORT_CTRL_IRP03_VCP_W_WIDTH               (1)
#define STBP_STBP_PORT_CTRL_IRP03_VCP_W_MASK                (0x0100)
#define STBP_STBP_PORT_CTRL_IRP03_VCP_W_B_0x0               (0x0000)
#define STBP_STBP_PORT_CTRL_IRP03_VCP_W_B_0x1               (0x0001)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_W_OFFSET              (0x0009)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_W_WIDTH               (1)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_W_MASK                (0x0200)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_W_B_0x0               (0x0000)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_W_B_0x1               (0x0001)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_R_OFFSET              (0x000a)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_R_WIDTH               (1)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_R_MASK                (0x0400)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_R_B_0x0               (0x0000)
#define STBP_STBP_PORT_CTRL_IRP03_HCP_R_B_0x1               (0x0001)
#define STBP_STBP_PORT_CTRL_IRP03_PRA_W_OFFSET              (0x000b)
#define STBP_STBP_PORT_CTRL_IRP03_PRA_W_WIDTH               (1)
#define STBP_STBP_PORT_CTRL_IRP03_PRA_W_MASK                (0x0800)
#define STBP_STBP_PORT_CTRL_IRP0_PRA_R_OFFSET               (0x000c)
#define STBP_STBP_PORT_CTRL_IRP0_PRA_R_WIDTH                (1)
#define STBP_STBP_PORT_CTRL_IRP0_PRA_R_MASK                 (0x1000)
#define STBP_STBP_PORT_CTRL_IRP1_PRA_W_OFFSET               (0x000d)
#define STBP_STBP_PORT_CTRL_IRP1_PRA_W_WIDTH                (1)
#define STBP_STBP_PORT_CTRL_IRP1_PRA_W_MASK                 (0x2000)
#define STBP_STBP_PORT_CTRL_IRP2_PRA_W_OFFSET               (0x000e)
#define STBP_STBP_PORT_CTRL_IRP2_PRA_W_WIDTH                (1)
#define STBP_STBP_PORT_CTRL_IRP2_PRA_W_MASK                 (0x4000)
#define STBP_STBP_PORT_CTRL_IRP2_PRA_W_B_0x0                (0x0000)
#define STBP_STBP_PORT_CTRL_IRP2_PRA_W_B_0x1                (0x0001)
#define STBP_STBP_PORT_CTRL_IRP3_JPG_W_OFFSET               (0x000f)
#define STBP_STBP_PORT_CTRL_IRP3_JPG_W_WIDTH                (1)
#define STBP_STBP_PORT_CTRL_IRP3_JPG_W_MASK                 (0x8000)

/*
* Register : STBP_ERR_ITS
*/

#define STBP_STBP_ERR_ITS_SIZE                              (16)
#define STBP_STBP_ERR_ITS_OFFSET                            (STBP_STBP_BASE_ADDR + 0x68)
#define STBP_STBP_ERR_ITS_RESET_VALUE                       (0x0)
#define STBP_STBP_ERR_ITS_BITFIELD_MASK                     (0x0001)
#define STBP_STBP_ERR_ITS_RWMASK                            (0x0000)
#define STBP_STBP_ERR_ITS_ROMASK                            (0x0001)
#define STBP_STBP_ERR_ITS_WOMASK                            (0x0000)
#define STBP_STBP_ERR_ITS_UNUSED_MASK                       (0xFFFE)
#define STBP_STBP_ERR_ITS_ERR_OFFSET                        (0x0000)
#define STBP_STBP_ERR_ITS_ERR_WIDTH                         (1)
#define STBP_STBP_ERR_ITS_ERR_MASK                          (0x0001)
#define STBP_STBP_ERR_ITS_ERR_B_0x0                         (0x0000)
#define STBP_STBP_ERR_ITS_ERR_B_0x1                         (0x0001)

/*
* Register : STBP_ERR_ITS_BSET
*/

#define STBP_STBP_ERR_ITS_BSET_SIZE                         (16)
#define STBP_STBP_ERR_ITS_BSET_OFFSET                       (STBP_STBP_BASE_ADDR + 0x69)
#define STBP_STBP_ERR_ITS_BSET_RESET_VALUE                  (0x0)
#define STBP_STBP_ERR_ITS_BSET_BITFIELD_MASK                (0x0001)
#define STBP_STBP_ERR_ITS_BSET_RWMASK                       (0x0000)
#define STBP_STBP_ERR_ITS_BSET_ROMASK                       (0x0000)
#define STBP_STBP_ERR_ITS_BSET_WOMASK                       (0x0001)
#define STBP_STBP_ERR_ITS_BSET_UNUSED_MASK                  (0xFFFE)
#define STBP_STBP_ERR_ITS_BSET_ERR_OFFSET                   (0x0000)
#define STBP_STBP_ERR_ITS_BSET_ERR_WIDTH                    (1)
#define STBP_STBP_ERR_ITS_BSET_ERR_MASK                     (0x0001)

/*
* Register : STBP_ERR_ITS_BCLR
*/

#define STBP_STBP_ERR_ITS_BCLR_SIZE                         (16)
#define STBP_STBP_ERR_ITS_BCLR_OFFSET                       (STBP_STBP_BASE_ADDR + 0x6a)
#define STBP_STBP_ERR_ITS_BCLR_RESET_VALUE                  (0x0)
#define STBP_STBP_ERR_ITS_BCLR_BITFIELD_MASK                (0x0001)
#define STBP_STBP_ERR_ITS_BCLR_RWMASK                       (0x0000)
#define STBP_STBP_ERR_ITS_BCLR_ROMASK                       (0x0000)
#define STBP_STBP_ERR_ITS_BCLR_WOMASK                       (0x0001)
#define STBP_STBP_ERR_ITS_BCLR_UNUSED_MASK                  (0xFFFE)
#define STBP_STBP_ERR_ITS_BCLR_ERR_OFFSET                   (0x0000)
#define STBP_STBP_ERR_ITS_BCLR_ERR_WIDTH                    (1)
#define STBP_STBP_ERR_ITS_BCLR_ERR_MASK                     (0x0001)

/*
* Register : STBP_ERR_ITM
*/

#define STBP_STBP_ERR_ITM_SIZE                              (16)
#define STBP_STBP_ERR_ITM_OFFSET                            (STBP_STBP_BASE_ADDR + 0x6b)
#define STBP_STBP_ERR_ITM_RESET_VALUE                       (0x0)
#define STBP_STBP_ERR_ITM_BITFIELD_MASK                     (0x0001)
#define STBP_STBP_ERR_ITM_RWMASK                            (0x0000)
#define STBP_STBP_ERR_ITM_ROMASK                            (0x0000)
#define STBP_STBP_ERR_ITM_WOMASK                            (0x0001)
#define STBP_STBP_ERR_ITM_UNUSED_MASK                       (0xFFFE)
#define STBP_STBP_ERR_ITM_ERR_OFFSET                        (0x0000)
#define STBP_STBP_ERR_ITM_ERR_WIDTH                         (1)
#define STBP_STBP_ERR_ITM_ERR_MASK                          (0x0001)
#define STBP_STBP_ERR_ITM_ERR_B_0x0                         (0x0000)
#define STBP_STBP_ERR_ITM_ERR_B_0x1                         (0x0001)

/*
* Register : STBP_ERR_ITM_BSET
*/

#define STBP_STBP_ERR_ITM_BSET_SIZE                         (16)
#define STBP_STBP_ERR_ITM_BSET_OFFSET                       (STBP_STBP_BASE_ADDR + 0x6c)
#define STBP_STBP_ERR_ITM_BSET_RESET_VALUE                  (0x0)
#define STBP_STBP_ERR_ITM_BSET_BITFIELD_MASK                (0x0001)
#define STBP_STBP_ERR_ITM_BSET_RWMASK                       (0x0000)
#define STBP_STBP_ERR_ITM_BSET_ROMASK                       (0x0000)
#define STBP_STBP_ERR_ITM_BSET_WOMASK                       (0x0001)
#define STBP_STBP_ERR_ITM_BSET_UNUSED_MASK                  (0xFFFE)
#define STBP_STBP_ERR_ITM_BSET_ERR_OFFSET                   (0x0000)
#define STBP_STBP_ERR_ITM_BSET_ERR_WIDTH                    (1)
#define STBP_STBP_ERR_ITM_BSET_ERR_MASK                     (0x0001)

/*
* Register : STBP_ERR_ITM_BCLR
*/

#define STBP_STBP_ERR_ITM_BCLR_SIZE                         (16)
#define STBP_STBP_ERR_ITM_BCLR_OFFSET                       (STBP_STBP_BASE_ADDR + 0x6d)
#define STBP_STBP_ERR_ITM_BCLR_RESET_VALUE                  (0x0)
#define STBP_STBP_ERR_ITM_BCLR_BITFIELD_MASK                (0x0001)
#define STBP_STBP_ERR_ITM_BCLR_RWMASK                       (0x0000)
#define STBP_STBP_ERR_ITM_BCLR_ROMASK                       (0x0000)
#define STBP_STBP_ERR_ITM_BCLR_WOMASK                       (0x0001)
#define STBP_STBP_ERR_ITM_BCLR_UNUSED_MASK                  (0xFFFE)
#define STBP_STBP_ERR_ITM_BCLR_ERR_OFFSET                   (0x0000)
#define STBP_STBP_ERR_ITM_BCLR_ERR_WIDTH                    (1)
#define STBP_STBP_ERR_ITM_BCLR_ERR_MASK                     (0x0001)

/*
* Register : STBP_ERR_INFO
*/

#define STBP_STBP_ERR_INFO_SIZE                             (16)
#define STBP_STBP_ERR_INFO_OFFSET                           (STBP_STBP_BASE_ADDR + 0x6e)
#define STBP_STBP_ERR_INFO_RESET_VALUE                      (0x0)
#define STBP_STBP_ERR_INFO_BITFIELD_MASK                    (0xFFFF)
#define STBP_STBP_ERR_INFO_RWMASK                           (0x0000)
#define STBP_STBP_ERR_INFO_ROMASK                           (0xFFFF)
#define STBP_STBP_ERR_INFO_WOMASK                           (0x0000)
#define STBP_STBP_ERR_INFO_UNUSED_MASK                      (0x0000)
#define STBP_STBP_ERR_INFO_R_OPC_OFFSET                     (0x0000)
#define STBP_STBP_ERR_INFO_R_OPC_WIDTH                      (8)
#define STBP_STBP_ERR_INFO_R_OPC_MASK                       (0x00FF)
#define STBP_STBP_ERR_INFO_R_SRC_OFFSET                     (0x0008)
#define STBP_STBP_ERR_INFO_R_SRC_WIDTH                      (8)
#define STBP_STBP_ERR_INFO_R_SRC_MASK                       (0xFF00)

/*
* Register : STBP_ERR_INFO_CLR
*/

#define STBP_STBP_ERR_INFO_CLR_SIZE                         (16)
#define STBP_STBP_ERR_INFO_CLR_OFFSET                       (STBP_STBP_BASE_ADDR + 0x6f)
#define STBP_STBP_ERR_INFO_CLR_RESET_VALUE                  (0x0)
#define STBP_STBP_ERR_INFO_CLR_BITFIELD_MASK                (0x0001)
#define STBP_STBP_ERR_INFO_CLR_RWMASK                       (0x0000)
#define STBP_STBP_ERR_INFO_CLR_ROMASK                       (0x0000)
#define STBP_STBP_ERR_INFO_CLR_WOMASK                       (0x0001)
#define STBP_STBP_ERR_INFO_CLR_UNUSED_MASK                  (0xFFFE)
#define STBP_STBP_ERR_INFO_CLR_CLR_OFFSET                   (0x0000)
#define STBP_STBP_ERR_INFO_CLR_CLR_WIDTH                    (1)
#define STBP_STBP_ERR_INFO_CLR_CLR_MASK                     (0x0001)
#define STBP_STBP_ERR_INFO_CLR_CLR_B_0x0                    (0x0000)
#define STBP_STBP_ERR_INFO_CLR_CLR_B_0x1                    (0x0001)

#endif /* _STBP_H_ */
