{"master": [{"commit_oid": "fa415aff72e11c74aa754d4bba3df6821de64dd2", "commit_date": "2023-06-14T09:26:21Z", "commit_message": "Merge pull request #66 from sandip4n/master\n\nx86: Add support for Zen processors", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "8c3fe7b2debf74566a6017c92eebc7cb23f9deca", "commit_date": "2023-06-13T14:56:20Z", "commit_message": "common: Fix some typos\n\nFix some typos in the messages shown when an user attempts\nto monitor a process or thread that has already exited.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "6f6cc3b24d84c413556639b64a62aca6ad0b21cc", "commit_date": "2023-06-13T14:56:20Z", "commit_message": "common: Increase count of possible CPUs per-node\n\nUpcoming AMD Zen 4 processors support up to 256 threads per\nNUMA node in NPS1 configuration. Hence, increase the number\nof possible CPUs per-node to 256.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "b4543efe798bbc255519fdcec73484cbd43472d1", "commit_date": "2023-06-13T14:56:20Z", "commit_message": "common: Fix perf init for large systems\n\nLarge systems with hundreds of CPUs can run into issues\nduring perf event initialization because of the default\nresource limits for file descriptors. Set RLIMIT_NOFILE\nexplicitly to a fairly large value to avoid them.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "34b5ee97323d0bc62ca2d0beae3e99b2213752c2", "commit_date": "2023-06-13T14:56:20Z", "commit_message": "x86: Add feature tracker\n\nAdd a file to keep track of features available on AMD and\nIntel processors.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "7fc232a4df2013089300b0c23490d7d07c9c0165", "commit_date": "2023-06-13T14:56:20Z", "commit_message": "x86/zen: Add Zen 4 support\n\nAdd vendor and family identification as well as the relevant\nevents to count per-process memory accesseses and CPU usage\non AMD Zen 4 family of processors.\n\nKey changes include the use of the LsNotHaltedP0Cyc event to\ncount cycles at P0 frequency. This improves the accuracy of\nthe utilization metrics as, unlike the typical cycles event,\nthis is clock frequency invariant.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "e9bd7eaa767c987fcb8d6879e7c7509a24bcb17c", "commit_date": "2023-06-13T14:56:20Z", "commit_message": "x86/zen: Add Zen 3 support\n\nAdd vendor and family identification as well as the relevant\nevents to count per-process memory accesseses and CPU usage\non AMD Zen 3 family of processors.\n\nKey changes include the use of the LsAnyFillsFromSys event\ninstead of LsDmndFillsFromSys for counting local and remote\nmemory accesses. While LsDmndFillsFromSys covers only demand\ncache fills, LsAnyFillsFromSys covers all cache fills\nincluding prefetches.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "c149b054fe5b1851860fd01d54596ea75f5008d3", "commit_date": "2023-06-13T14:56:20Z", "commit_message": "x86: Fix clock frequency parsing\n\nAMD processors do not advertise a base clock frequency as\na part of the \"model name\" in /proc/cpuinfo. The parsing\nmust fail in order to let os_calibrate() determine clock\nspeed from cpufreq information or from TSC instead.\n\nSince the parser fails to find \"@\", strcspn() returns the\nlength of the line instead and sscanf() ends up scanning\ngarbage values beyond the null terminator that match the\nformat specifier. To avoid this, add an additional check\nthat makes the condition fail if \"@\" is not found.\n\nFixes: eaeed92 (\"Powerpc: Fix CPU% utilization for PowerVMs\")\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "aefc85d7b956c4df998afb4cfe5c413e5fd5b062", "commit_date": "2023-06-13T14:56:12Z", "commit_message": "x86/zen: Add support for memory access stats\n\nAdd support for capturing memory access statistics on Zen\nprocessors using Instruction Based Sampling (IBS).\n\nIBS, by design, cannot tag specific types of ops and hence\ncannot provide samples for only those ops that cause memory\naccess. Hence, additional post-processing is required for\nfiltering out irrelevant samples. To get an appropriate\nvolume of samples, the sampling frequency also needs to be\nhigh.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "9d665e4712f0dfa48603471c51ed3c87441030ad", "commit_date": "2023-06-13T14:51:47Z", "commit_message": "common: Add exclude guest to platform event config\n\nPrecise PMU events are currently used for capturing memory\naccess statistics. Currently, these events are programmed to\nexclude guests and this does not work well on all platforms\ndue to differences in the design of the precise PMU.\n\nE.g. precise events are programmed through Instruction Based\nSampling (IBS) on AMD processors but that PMU does not have\nthe ability to ignore guests unlike the Core PMU.\n\nAdd exclude guest as an additional attribute to the platform\nevent config structure so that precise events can be customized\nto work on different platforms.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "4a8b8d47f4a240a95830dc05abd3c19e10b6d821", "commit_date": "2023-06-13T14:51:47Z", "commit_message": "common: Add sample period to platform event config\n\nPrecise PMU events are currently used for capturing memory\naccess statistics. The sample period used for such events is\ncurrently hard-coded (LL_THRESH) and an universal value may\nnot work well on all platforms due to microarchitectural\ndifferences in the design of the precise PMU.\n\nE.g. precise events are programmed through Instruction Based\nSampling (IBS) on AMD processors but that PMU does not have\nthe ability to tag only load-store operations. This leads to\nthe capture of many samples that are not relevant for the\ncurrent use-case. To get an appropriate amount of relevant\ndata, more samples need to be captured and then filtered.\nThis is achieved by increasing the sampling frequency.\n\nAdd sample period as an additional attribute to the platform\nevent config structure so that a customized sample period\nthat works well on a specific platform can be passed during\nevent programming. If not set, a default value is chosen.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "fdf9b3ce90d1f435fe837added7373e25e6045b2", "commit_date": "2023-06-13T14:51:47Z", "commit_message": "x86/zen: Add initial support\n\nAdd vendor and family identification as well as the relevant\nevents to count per-process memory accesseses and CPU usage\non AMD Zen and Zen 2 family of processors.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "f39f29d200b83c568748afc4483feb544b4f6bd6", "commit_date": "2022-11-11T09:09:01Z", "commit_message": "x86: Prepare for multi-vendor support\n\nIn order to support x86 processors from other vendors, move\nexisting platform-specific code for Intel processors to the\nnew x86 directory and update the build files accordingly.\n\nSigned-off-by: Sandipan Das <sandipan.das@amd.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "ff75e35508183b5ed39d50122c71293e8e65a86f", "commit_date": "2022-10-31T07:25:04Z", "commit_message": "Update README\n\nUpdate README, add \"check\" for build Build Dependencies, add tips\nfor running NumaTOP.\n\nSigned-off-by: Zhengjun Xing <zhengjun.xing@linux.intel.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "b9157a8e3ba3a2a0af3d8f755a32a3b57cad04c9", "commit_date": "2022-10-31T07:21:29Z", "commit_message": "Update the error message\n\nUpdate error message for cases that needs to increase ulimit.\nFor example, SPR needs to set the max open files to be more\nthan 1024, while in the most system, the default is 1024.\n\nSigned-off-by: Zhengjun Xing <zhengjun.xing@linux.intel.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "2715969f92f5e8d6c60488a65ccef73fef57fa6e", "commit_date": "2022-10-31T06:22:32Z", "commit_message": "configure.ac : Fix build error when libnuma is missed\n\nWhen libnuma is installed after running autogen.sh (which didn\u2019t fails) it\nsilently fails linking with missing symbols. To avoid this issue just make\nautoconf error out if libnuma is missing.\n\nSigned-off-by: Zhengjun Xing <zhengjun.xing@linux.intel.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "adf92620fd8c5423cffdd6f5c571f3777c07707a", "commit_date": "2022-09-26T07:19:59Z", "commit_message": "Update the version to v2.3\n\nIt adds SPR supported in this version.\n\nSigned-off-by: Zhengjun Xing <zhengjun.xing@linux.intel.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "ffd83b3a7749b3601eec305b8b8f9f44c3f3fe80", "commit_date": "2022-06-10T09:00:25Z", "commit_message": "Initial support for SPR\n\nSPR has more CPUs, so it requires the system with its max open files should\nbigger than 1024. In many systems, the default max open files are 1024, the\n error can be \" Fail to setup perf\":\n\n # ulimit -n\n   1024        <------the max open files are 1024\n # ./numatop\n   NumaTOP is starting ...\n   Fail to setup perf (probably permission denied)!\n\nNeed enlarge the max open files:\n\n # ulimit -n 8192\n # ulimit -n\n   8192        <------now the max open files are 8192\n\nSigned-off-by: Zhengjun Xing <zhengjun.xing@linux.intel.com>", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}, {"commit_oid": "39035080a0bca14cc4f1023c7d416e514413c5b7", "commit_date": "2022-06-10T01:08:10Z", "commit_message": "Create SECURITY.md", "commit_author": "", "message_analysis": {"glm6b_2": [], "llama2_7b_chat": [], "manual": [], "noob_engine": []}}]}