set a(0-20970) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-48 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-22997 {}}} SUCCS {{66 0 0 0-20973 {}} {258 0 0 0-20936 {}} {256 0 0 0-22997 {}}} CYCLES {}}
set a(0-20971) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-49 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-22994 {}}} SUCCS {{66 0 0 0-20973 {}} {130 0 0 0-20936 {}} {256 0 0 0-22994 {}}} CYCLES {}}
set a(0-20972) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-50 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-20936 {}}} CYCLES {}}
set a(0-20973) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-51 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-20971 {}} {66 0 0 0-20970 {}}} SUCCS {{66 0 0 0-22988 {}} {66 0 0 0-22991 {}} {66 0 0 0-22994 {}} {66 0 0 0-22997 {}} {66 0 0 0-23000 {}}} CYCLES {}}
set a(0-20974) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-52 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-20975 {}} {130 0 0 0-20936 {}}} CYCLES {}}
set a(0-20975) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-53 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-20974 {}}} SUCCS {{131 0 0 0-20976 {}} {130 0 0 0-20936 {}} {130 0 0 0-22984 {}} {130 0 0 0-22985 {}} {146 0 0 0-22986 {}}} CYCLES {}}
set a(0-20976) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-20975 {}} {772 0 0 0-20936 {}}} SUCCS {{259 0 0 0-20936 {}}} CYCLES {}}
set a(0-20977) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-55 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-22983 {}}} SUCCS {{259 0 0 0-20978 {}} {130 0 0 0-20937 {}} {256 0 0 0-22983 {}}} CYCLES {}}
set a(0-20978) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,13) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-56 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-20977 {}}} SUCCS {{258 0 0 0-20937 {}}} CYCLES {}}
set a(0-20979) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(12:5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-57 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-20937 {}}} SUCCS {{258 0 0 0-20937 {}}} CYCLES {}}
set a(0-20980) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-58 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-20937 {}}} SUCCS {{259 0 0 0-20937 {}}} CYCLES {}}
set a(0-20981) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-59 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0 0-22974 {}}} SUCCS {{259 0 0 0-20982 {}} {256 0 0 0-22974 {}}} CYCLES {}}
set a(0-20982) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-60 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{259 0 0 0-20981 {}}} SUCCS {{128 0 0 0-20994 {}} {64 0 0 0-20938 {}}} CYCLES {}}
set a(0-20983) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-61 LOC {0 1.0 1 0.33917115 1 0.33917115 1 0.33917115 1 0.881875} PREDS {} SUCCS {{259 0 0 0-20984 {}} {130 0 0 0-20938 {}}} CYCLES {}}
set a(0-20984) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-62 LOC {0 1.0 1 0.33917115 1 0.33917115 1 0.881875} PREDS {{259 0 0 0-20983 {}}} SUCCS {{259 0 0 0-20985 {}} {130 0 0 0-20938 {}}} CYCLES {}}
set a(0-20985) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-63 LOC {1 0.0 1 0.33917115 1 0.33917115 1 0.457296025 1 0.999999875} PREDS {{259 0 0 0-20984 {}}} SUCCS {{259 0 0 0-20986 {}} {130 0 0 0-20938 {}} {258 0 0 0-21051 {}} {258 0 0 0-21110 {}} {258 0 0 0-21235 {}} {258 0 0 0-21484 {}} {258 0 0 0-21981 {}}} CYCLES {}}
set a(0-20986) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-64 LOC {1 0.118125 1 0.47707269999999996 1 0.47707269999999996 1 0.545822575 2 0.108322575} PREDS {{259 0 0 0-20985 {}}} SUCCS {{258 0 0 0-20989 {}} {130 0 0 0-20938 {}}} CYCLES {}}
set a(0-20987) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-65 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.1083227} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-20988 {}} {130 0 0 0-20938 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-20988) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-66 LOC {0 1.0 1 0.0 1 0.0 2 0.1083227} PREDS {{259 0 0 0-20987 {}}} SUCCS {{259 0 0 0-20989 {}} {130 0 0 0-20938 {}}} CYCLES {}}
set a(0-20989) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.63 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-67 LOC {1 0.18687499999999999 1 0.5458227 1 0.5458227 1 0.9999998945 2 0.5624998945} PREDS {{259 0 0 0-20988 {}} {258 0 0 0-20986 {}}} SUCCS {{259 0 0 0-20990 {}} {258 0 0 0-20992 {}} {130 0 0 0-20938 {}}} CYCLES {}}
set a(0-20990) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-68 LOC {1 0.6410523 2 0.5625 2 0.5625 2 0.5625} PREDS {{259 0 0 0-20989 {}}} SUCCS {{259 0 3.000 0-20991 {}} {130 0 0 0-20938 {}}} CYCLES {}}
set a(0-20991) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-69 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-20990 {}}} SUCCS {{258 0 0 0-20938 {}}} CYCLES {}}
set a(0-20992) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-70 LOC {1 0.6410523 2 0.5625 2 0.5625 2 0.5625} PREDS {{258 0 0 0-20989 {}}} SUCCS {{259 0 3.000 0-20993 {}} {130 0 0 0-20938 {}}} CYCLES {}}
set a(0-20993) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-71 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-20992 {}}} SUCCS {{258 0 0 0-20938 {}}} CYCLES {}}
set a(0-20994) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-72 LOC {0 1.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-20982 {}} {772 0 0 0-20938 {}}} SUCCS {{259 0 0 0-20938 {}}} CYCLES {}}
set a(0-20995) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-73 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.345} PREDS {{774 0 0 0-21040 {}}} SUCCS {{259 0 0 0-20996 {}} {130 0 0 0-21039 {}} {256 0 0 0-21040 {}}} CYCLES {}}
set a(0-20996) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(11-5) TYPE READSLICE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-74 LOC {0 1.0 1 0.0 1 0.0 1 0.345} PREDS {{259 0 0 0-20995 {}}} SUCCS {{258 0 0 0-20999 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-20997) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-75 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.345} PREDS {} SUCCS {{259 0 0 0-20998 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-20998) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#1 TYPE READSLICE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-76 LOC {0 1.0 1 0.0 1 0.0 1 0.345} PREDS {{259 0 0 0-20997 {}}} SUCCS {{259 0 0 0-20999 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-20999) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.99 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-77 LOC {1 0.0 1 0.345 1 0.345 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-20998 {}} {258 0 0 0-20996 {}}} SUCCS {{258 0 0 0-21002 {}} {258 0 0 0-21020 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21000) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-78 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-21040 {}}} SUCCS {{259 0 0 0-21001 {}} {130 0 0 0-21039 {}} {256 0 0 0-21040 {}}} CYCLES {}}
set a(0-21001) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(4-0)#1 TYPE READSLICE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-79 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-21000 {}}} SUCCS {{259 0 0 0-21002 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21002) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-80 LOC {1 0.12375 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-21001 {}} {258 0 0 0-20999 {}}} SUCCS {{259 0 3.750 0-21003 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21003) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-81 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21002 {}} {774 0 3.750 0-21034 {}} {774 0 3.750 0-21021 {}}} SUCCS {{258 0 0 0-21013 {}} {256 0 0 0-21021 {}} {258 0 0 0-21023 {}} {256 0 0 0-21034 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21004) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-82 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21005 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21005) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#2 TYPE READSLICE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-83 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21004 {}}} SUCCS {{259 0 0 0-21006 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21006) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-84 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21005 {}}} SUCCS {{258 0 0 0-21008 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21007) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-85 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21008 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21008) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.07 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-86 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21007 {}} {258 0 0 0-21006 {}}} SUCCS {{258 0 0 0-21011 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21009) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-87 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21040 {}}} SUCCS {{259 0 0 0-21010 {}} {130 0 0 0-21039 {}} {256 0 0 0-21040 {}}} CYCLES {}}
set a(0-21010) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-88 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21009 {}}} SUCCS {{259 0 0 0-21011 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21011) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-89 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21010 {}} {258 0 0 0-21008 {}}} SUCCS {{259 0 3.750 0-21012 {}} {258 0 3.750 0-21034 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21012) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-90 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21011 {}} {774 0 3.750 0-21034 {}} {774 0 3.750 0-21021 {}}} SUCCS {{259 0 0 0-21013 {}} {256 0 0 0-21021 {}} {258 0 0 0-21022 {}} {256 0 0 0-21034 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21013) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-91 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21012 {}} {258 0 0 0-21003 {}}} SUCCS {{259 0 0 0-21014 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21014) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-92 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21013 {}} {128 0 0 0-21016 {}}} SUCCS {{258 0 0 0-21016 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21015) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-93 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21016 {}}} SUCCS {{259 0 0 0-21016 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21016) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-94 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21015 {}} {258 0 0 0-21014 {}}} SUCCS {{128 0 0 0-21014 {}} {128 0 0 0-21015 {}} {259 0 0 0-21017 {}}} CYCLES {}}
set a(0-21017) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-95 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21016 {}}} SUCCS {{258 0 3.750 0-21021 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21018) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-96 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-21040 {}}} SUCCS {{259 0 0 0-21019 {}} {130 0 0 0-21039 {}} {256 0 0 0-21040 {}}} CYCLES {}}
set a(0-21019) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(4-0) TYPE READSLICE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-97 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-21018 {}}} SUCCS {{259 0 0 0-21020 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21020) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-98 LOC {1 0.12375 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21019 {}} {258 0 0 0-20999 {}}} SUCCS {{259 0 3.750 0-21021 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21021) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-99 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21021 {}} {259 0 3.750 0-21020 {}} {258 0 3.750 0-21017 {}} {256 0 0 0-21012 {}} {256 0 0 0-21003 {}} {774 0 0 0-21034 {}}} SUCCS {{774 0 3.750 0-21003 {}} {774 0 3.750 0-21012 {}} {774 0 0 0-21021 {}} {258 0 0 0-21034 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21022) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-100 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21012 {}}} SUCCS {{259 0 0 0-21023 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21023) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-101 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21022 {}} {258 0 0 0-21003 {}}} SUCCS {{259 0 0 0-21024 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21024) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-102 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21023 {}} {128 0 0 0-21026 {}}} SUCCS {{258 0 0 0-21026 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21025) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-103 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21026 {}}} SUCCS {{259 0 0 0-21026 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21026) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-104 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21025 {}} {258 0 0 0-21024 {}}} SUCCS {{128 0 0 0-21024 {}} {128 0 0 0-21025 {}} {259 0 0 0-21027 {}}} CYCLES {}}
set a(0-21027) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-105 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21026 {}}} SUCCS {{259 0 0 0-21028 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21028) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-106 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21027 {}} {128 0 0 0-21032 {}}} SUCCS {{258 0 0 0-21032 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21029) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-107 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21032 {}}} SUCCS {{258 0 0 0-21032 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21030) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-108 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21032 {}}} SUCCS {{258 0 0 0-21032 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21031) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-109 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21032 {}}} SUCCS {{259 0 0 0-21032 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21032) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-110 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21031 {}} {258 0 0 0-21030 {}} {258 0 0 0-21029 {}} {258 0 0 0-21028 {}}} SUCCS {{128 0 0 0-21028 {}} {128 0 0 0-21029 {}} {128 0 0 0-21030 {}} {128 0 0 0-21031 {}} {259 0 0 0-21033 {}}} CYCLES {}}
set a(0-21033) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-111 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21032 {}}} SUCCS {{259 0 3.750 0-21034 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21034) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-112 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21034 {}} {259 0 3.750 0-21033 {}} {258 0 0 0-21021 {}} {256 0 0 0-21012 {}} {258 0 3.750 0-21011 {}} {256 0 0 0-21003 {}}} SUCCS {{774 0 3.750 0-21003 {}} {774 0 3.750 0-21012 {}} {774 0 0 0-21021 {}} {774 0 0 0-21034 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21035) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21040 {}}} SUCCS {{259 0 0 0-21036 {}} {130 0 0 0-21039 {}} {256 0 0 0-21040 {}}} CYCLES {}}
set a(0-21036) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-114 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21035 {}}} SUCCS {{259 0 0 0-21037 {}} {130 0 0 0-21039 {}}} CYCLES {}}
set a(0-21037) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-115 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21036 {}}} SUCCS {{259 0 0 0-21038 {}} {130 0 0 0-21039 {}} {258 0 0 0-21040 {}}} CYCLES {}}
set a(0-21038) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-116 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21037 {}}} SUCCS {{259 0 0 0-21039 {}}} CYCLES {}}
set a(0-21039) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20938 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-117 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21038 {}} {130 0 0 0-21037 {}} {130 0 0 0-21036 {}} {130 0 0 0-21035 {}} {130 0 0 0-21034 {}} {130 0 0 0-21033 {}} {130 0 0 0-21031 {}} {130 0 0 0-21030 {}} {130 0 0 0-21029 {}} {130 0 0 0-21028 {}} {130 0 0 0-21027 {}} {130 0 0 0-21025 {}} {130 0 0 0-21024 {}} {130 0 0 0-21023 {}} {130 0 0 0-21022 {}} {130 0 0 0-21021 {}} {130 0 0 0-21020 {}} {130 0 0 0-21019 {}} {130 0 0 0-21018 {}} {130 0 0 0-21017 {}} {130 0 0 0-21015 {}} {130 0 0 0-21014 {}} {130 0 0 0-21013 {}} {130 0 0 0-21012 {}} {130 0 0 0-21011 {}} {130 0 0 0-21010 {}} {130 0 0 0-21009 {}} {130 0 0 0-21008 {}} {130 0 0 0-21007 {}} {130 0 0 0-21006 {}} {130 0 0 0-21005 {}} {130 0 0 0-21004 {}} {130 0 0 0-21003 {}} {130 0 0 0-21002 {}} {130 0 0 0-21001 {}} {130 0 0 0-21000 {}} {130 0 0 0-20999 {}} {130 0 0 0-20998 {}} {130 0 0 0-20997 {}} {130 0 0 0-20996 {}} {130 0 0 0-20995 {}}} SUCCS {{129 0 0 0-21040 {}}} CYCLES {}}
set a(0-21040) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20938 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21040 {}} {129 0 0 0-21039 {}} {258 0 0 0-21037 {}} {256 0 0 0-21035 {}} {256 0 0 0-21018 {}} {256 0 0 0-21009 {}} {256 0 0 0-21000 {}} {256 0 0 0-20995 {}}} SUCCS {{774 0 0 0-20995 {}} {774 0 0 0-21000 {}} {774 0 0 0-21009 {}} {774 0 0 0-21018 {}} {774 0 0 0-21035 {}} {772 0 0 0-21040 {}}} CYCLES {}}
set a(0-20938) {CHI {0-20995 0-20996 0-20997 0-20998 0-20999 0-21000 0-21001 0-21002 0-21003 0-21004 0-21005 0-21006 0-21007 0-21008 0-21009 0-21010 0-21011 0-21012 0-21013 0-21014 0-21015 0-21016 0-21017 0-21018 0-21019 0-21020 0-21021 0-21022 0-21023 0-21024 0-21025 0-21026 0-21027 0-21028 0-21029 0-21030 0-21031 0-21032 0-21033 0-21034 0-21035 0-21036 0-21037 0-21038 0-21039 0-21040} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-118 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-20994 {}} {258 0 0 0-20993 {}} {130 0 0 0-20992 {}} {258 0 0 0-20991 {}} {130 0 0 0-20990 {}} {130 0 0 0-20989 {}} {130 0 0 0-20988 {}} {130 0 0 0-20987 {}} {130 0 0 0-20986 {}} {130 0 0 0-20985 {}} {130 0 0 0-20984 {}} {130 0 0 0-20983 {}} {64 0 0 0-20982 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-20994 {}} {131 0 0 0-21041 {}} {130 0 0 0-21042 {}} {130 0 0 0-21043 {}} {130 0 0 0-21044 {}} {130 0 0 0-21045 {}} {130 0 0 0-21046 {}} {130 0 0 0-21047 {}} {130 0 0 0-21048 {}} {130 0 0 0-21049 {}} {130 0 0 0-21050 {}} {64 0 0 0-20939 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21041) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-119 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{131 0 0 0-20938 {}}} SUCCS {{259 0 0 0-21042 {}} {130 0 0 0-21050 {}}} CYCLES {}}
set a(0-21042) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-120 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-21041 {}} {130 0 0 0-20938 {}}} SUCCS {{259 0 0 0-21043 {}} {130 0 0 0-21050 {}}} CYCLES {}}
set a(0-21043) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-121 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-21042 {}} {130 0 0 0-20938 {}}} SUCCS {{258 0 0 0-21047 {}} {130 0 0 0-21050 {}}} CYCLES {}}
set a(0-21044) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-122 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{130 0 0 0-20938 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21045 {}} {130 0 0 0-21050 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21045) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#4 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-123 LOC {3 1.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{259 0 0 0-21044 {}} {130 0 0 0-20938 {}}} SUCCS {{259 0 0 0-21046 {}} {130 0 0 0-21050 {}}} CYCLES {}}
set a(0-21046) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-124 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-21045 {}} {130 0 0 0-20938 {}}} SUCCS {{259 0 0 0-21047 {}} {130 0 0 0-21050 {}}} CYCLES {}}
set a(0-21047) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-125 LOC {4 0.0 4 0.8650000499999999 4 0.8650000499999999 4 0.9999999249999999 4 0.9999999249999999} PREDS {{259 0 0 0-21046 {}} {258 0 0 0-21043 {}} {130 0 0 0-20938 {}}} SUCCS {{259 0 0 0-21048 {}} {130 0 0 0-21050 {}}} CYCLES {}}
set a(0-21048) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-126 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-21047 {}} {130 0 0 0-20938 {}}} SUCCS {{259 0 0 0-21049 {}} {130 0 0 0-21050 {}}} CYCLES {}}
set a(0-21049) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-127 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-21048 {}} {130 0 0 0-20938 {}}} SUCCS {{259 0 0 0-21050 {}}} CYCLES {}}
set a(0-21050) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-128 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-21049 {}} {130 0 0 0-21048 {}} {130 0 0 0-21047 {}} {130 0 0 0-21046 {}} {130 0 0 0-21045 {}} {130 0 0 0-21044 {}} {130 0 0 0-21043 {}} {130 0 0 0-21042 {}} {130 0 0 0-21041 {}} {130 0 0 0-20938 {}}} SUCCS {{128 0 0 0-21058 {}} {64 0 0 0-20939 {}}} CYCLES {}}
set a(0-21051) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-129 LOC {1 0.118125 2 0.01979615 2 0.01979615 2 0.088546025 3 0.088546025} PREDS {{258 0 0 0-20985 {}}} SUCCS {{258 0 0 0-21055 {}} {130 0 0 0-20939 {}} {258 0 0 0-21180 {}} {258 0 0 0-21305 {}} {258 0 0 0-21429 {}} {258 0 0 0-21554 {}} {258 0 0 0-21678 {}} {258 0 0 0-21802 {}} {258 0 0 0-21926 {}} {258 0 0 0-22051 {}} {258 0 0 0-22175 {}} {258 0 0 0-22299 {}} {258 0 0 0-22423 {}} {258 0 0 0-22547 {}} {258 0 0 0-22671 {}} {258 0 0 0-22795 {}} {258 0 0 0-22918 {}}} CYCLES {}}
set a(0-21052) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-130 LOC {0 1.0 2 0.0 2 0.0 2 0.0 3 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21053 {}} {130 0 0 0-20939 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21053) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#5 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-131 LOC {0 1.0 2 0.0 2 0.0 3 0.08854614999999999} PREDS {{259 0 0 0-21052 {}}} SUCCS {{259 0 0 0-21054 {}} {130 0 0 0-20939 {}}} CYCLES {}}
set a(0-21054) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-132 LOC {0 1.0 2 0.08854614999999999 2 0.08854614999999999 3 0.08854614999999999} PREDS {{259 0 0 0-21053 {}}} SUCCS {{259 0 0 0-21055 {}} {130 0 0 0-20939 {}}} CYCLES {}}
set a(0-21055) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-133 LOC {1 0.18687499999999999 2 0.08854614999999999 2 0.08854614999999999 2 0.5624999104999999 3 0.5624999104999999} PREDS {{259 0 0 0-21054 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-21056 {}} {258 0 3.000 0-21057 {}} {130 0 0 0-20939 {}}} CYCLES {}}
set a(0-21056) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-134 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 3.000 0-21055 {}}} SUCCS {{258 0 0 0-20939 {}}} CYCLES {}}
set a(0-21057) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-135 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{258 0 3.000 0-21055 {}}} SUCCS {{258 0 0 0-20939 {}}} CYCLES {}}
set a(0-21058) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-136 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-21050 {}} {772 0 0 0-20939 {}}} SUCCS {{259 0 0 0-20939 {}}} CYCLES {}}
set a(0-21059) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-137 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21099 {}}} SUCCS {{259 0 0 0-21060 {}} {130 0 0 0-21098 {}} {256 0 0 0-21099 {}}} CYCLES {}}
set a(0-21060) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-138 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21059 {}}} SUCCS {{258 0 0 0-21064 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21061) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-139 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-21062 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21062) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#6 TYPE READSLICE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-140 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21061 {}}} SUCCS {{259 0 0 0-21063 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21063) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-141 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-21062 {}}} SUCCS {{259 0 0 0-21064 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21064) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-142 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21063 {}} {258 0 0 0-21060 {}}} SUCCS {{259 0 3.750 0-21065 {}} {258 0 3.750 0-21080 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21065) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-143 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21064 {}} {774 0 3.750 0-21093 {}} {774 0 3.750 0-21080 {}}} SUCCS {{258 0 0 0-21075 {}} {256 0 0 0-21080 {}} {258 0 0 0-21082 {}} {256 0 0 0-21093 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21066) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21067 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21067) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#7 TYPE READSLICE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-145 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21066 {}}} SUCCS {{259 0 0 0-21068 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21068) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-146 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21067 {}}} SUCCS {{258 0 0 0-21070 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21069) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-147 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21070 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21070) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.07 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-148 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21069 {}} {258 0 0 0-21068 {}}} SUCCS {{258 0 0 0-21073 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21071) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-149 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21099 {}}} SUCCS {{259 0 0 0-21072 {}} {130 0 0 0-21098 {}} {256 0 0 0-21099 {}}} CYCLES {}}
set a(0-21072) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-150 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21071 {}}} SUCCS {{259 0 0 0-21073 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21073) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-151 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21072 {}} {258 0 0 0-21070 {}}} SUCCS {{259 0 3.750 0-21074 {}} {258 0 3.750 0-21093 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21074) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-152 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21073 {}} {774 0 3.750 0-21093 {}} {774 0 3.750 0-21080 {}}} SUCCS {{259 0 0 0-21075 {}} {256 0 0 0-21080 {}} {258 0 0 0-21081 {}} {256 0 0 0-21093 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21075) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-153 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21074 {}} {258 0 0 0-21065 {}}} SUCCS {{259 0 0 0-21076 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21076) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-154 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21075 {}} {128 0 0 0-21078 {}}} SUCCS {{258 0 0 0-21078 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21077) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-155 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21078 {}}} SUCCS {{259 0 0 0-21078 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21078) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-156 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21077 {}} {258 0 0 0-21076 {}}} SUCCS {{128 0 0 0-21076 {}} {128 0 0 0-21077 {}} {259 0 0 0-21079 {}}} CYCLES {}}
set a(0-21079) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-157 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21078 {}}} SUCCS {{259 0 3.750 0-21080 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21080) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-158 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21080 {}} {259 0 3.750 0-21079 {}} {256 0 0 0-21074 {}} {256 0 0 0-21065 {}} {258 0 3.750 0-21064 {}} {774 0 0 0-21093 {}}} SUCCS {{774 0 3.750 0-21065 {}} {774 0 3.750 0-21074 {}} {774 0 0 0-21080 {}} {258 0 0 0-21093 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21081) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-159 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21074 {}}} SUCCS {{259 0 0 0-21082 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21082) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-160 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21081 {}} {258 0 0 0-21065 {}}} SUCCS {{259 0 0 0-21083 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21083) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-161 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21082 {}} {128 0 0 0-21085 {}}} SUCCS {{258 0 0 0-21085 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21084) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-162 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21085 {}}} SUCCS {{259 0 0 0-21085 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21085) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-163 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21084 {}} {258 0 0 0-21083 {}}} SUCCS {{128 0 0 0-21083 {}} {128 0 0 0-21084 {}} {259 0 0 0-21086 {}}} CYCLES {}}
set a(0-21086) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-164 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21085 {}}} SUCCS {{259 0 0 0-21087 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21087) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-165 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21086 {}} {128 0 0 0-21091 {}}} SUCCS {{258 0 0 0-21091 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21088) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-166 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21091 {}}} SUCCS {{258 0 0 0-21091 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21089) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-167 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21091 {}}} SUCCS {{258 0 0 0-21091 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21090) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-168 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21091 {}}} SUCCS {{259 0 0 0-21091 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21091) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-169 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21090 {}} {258 0 0 0-21089 {}} {258 0 0 0-21088 {}} {258 0 0 0-21087 {}}} SUCCS {{128 0 0 0-21087 {}} {128 0 0 0-21088 {}} {128 0 0 0-21089 {}} {128 0 0 0-21090 {}} {259 0 0 0-21092 {}}} CYCLES {}}
set a(0-21092) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-170 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21091 {}}} SUCCS {{259 0 3.750 0-21093 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21093) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-171 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21093 {}} {259 0 3.750 0-21092 {}} {258 0 0 0-21080 {}} {256 0 0 0-21074 {}} {258 0 3.750 0-21073 {}} {256 0 0 0-21065 {}}} SUCCS {{774 0 3.750 0-21065 {}} {774 0 3.750 0-21074 {}} {774 0 0 0-21080 {}} {774 0 0 0-21093 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21094) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21099 {}}} SUCCS {{259 0 0 0-21095 {}} {130 0 0 0-21098 {}} {256 0 0 0-21099 {}}} CYCLES {}}
set a(0-21095) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-173 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21094 {}}} SUCCS {{259 0 0 0-21096 {}} {130 0 0 0-21098 {}}} CYCLES {}}
set a(0-21096) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-174 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21095 {}}} SUCCS {{259 0 0 0-21097 {}} {130 0 0 0-21098 {}} {258 0 0 0-21099 {}}} CYCLES {}}
set a(0-21097) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-175 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21096 {}}} SUCCS {{259 0 0 0-21098 {}}} CYCLES {}}
set a(0-21098) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20939 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-176 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21097 {}} {130 0 0 0-21096 {}} {130 0 0 0-21095 {}} {130 0 0 0-21094 {}} {130 0 0 0-21093 {}} {130 0 0 0-21092 {}} {130 0 0 0-21090 {}} {130 0 0 0-21089 {}} {130 0 0 0-21088 {}} {130 0 0 0-21087 {}} {130 0 0 0-21086 {}} {130 0 0 0-21084 {}} {130 0 0 0-21083 {}} {130 0 0 0-21082 {}} {130 0 0 0-21081 {}} {130 0 0 0-21080 {}} {130 0 0 0-21079 {}} {130 0 0 0-21077 {}} {130 0 0 0-21076 {}} {130 0 0 0-21075 {}} {130 0 0 0-21074 {}} {130 0 0 0-21073 {}} {130 0 0 0-21072 {}} {130 0 0 0-21071 {}} {130 0 0 0-21070 {}} {130 0 0 0-21069 {}} {130 0 0 0-21068 {}} {130 0 0 0-21067 {}} {130 0 0 0-21066 {}} {130 0 0 0-21065 {}} {130 0 0 0-21064 {}} {130 0 0 0-21063 {}} {130 0 0 0-21062 {}} {130 0 0 0-21061 {}} {130 0 0 0-21060 {}} {130 0 0 0-21059 {}}} SUCCS {{129 0 0 0-21099 {}}} CYCLES {}}
set a(0-21099) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20939 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21099 {}} {129 0 0 0-21098 {}} {258 0 0 0-21096 {}} {256 0 0 0-21094 {}} {256 0 0 0-21071 {}} {256 0 0 0-21059 {}}} SUCCS {{774 0 0 0-21059 {}} {774 0 0 0-21071 {}} {774 0 0 0-21094 {}} {772 0 0 0-21099 {}}} CYCLES {}}
set a(0-20939) {CHI {0-21059 0-21060 0-21061 0-21062 0-21063 0-21064 0-21065 0-21066 0-21067 0-21068 0-21069 0-21070 0-21071 0-21072 0-21073 0-21074 0-21075 0-21076 0-21077 0-21078 0-21079 0-21080 0-21081 0-21082 0-21083 0-21084 0-21085 0-21086 0-21087 0-21088 0-21089 0-21090 0-21091 0-21092 0-21093 0-21094 0-21095 0-21096 0-21097 0-21098 0-21099} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-177 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-21058 {}} {258 0 0 0-21057 {}} {258 0 0 0-21056 {}} {130 0 0 0-21055 {}} {130 0 0 0-21054 {}} {130 0 0 0-21053 {}} {130 0 0 0-21052 {}} {130 0 0 0-21051 {}} {64 0 0 0-21050 {}} {64 0 0 0-20938 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21058 {}} {131 0 0 0-21100 {}} {130 0 0 0-21101 {}} {130 0 0 0-21102 {}} {130 0 0 0-21103 {}} {130 0 0 0-21104 {}} {130 0 0 0-21105 {}} {130 0 0 0-21106 {}} {130 0 0 0-21107 {}} {130 0 0 0-21108 {}} {130 0 0 0-21109 {}} {64 0 0 0-20940 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21100) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-178 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{131 0 0 0-20939 {}}} SUCCS {{259 0 0 0-21101 {}} {130 0 0 0-21109 {}}} CYCLES {}}
set a(0-21101) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-179 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-21100 {}} {130 0 0 0-20939 {}}} SUCCS {{259 0 0 0-21102 {}} {130 0 0 0-21109 {}}} CYCLES {}}
set a(0-21102) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-180 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-21101 {}} {130 0 0 0-20939 {}}} SUCCS {{258 0 0 0-21106 {}} {130 0 0 0-21109 {}}} CYCLES {}}
set a(0-21103) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-181 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8650000499999999} PREDS {{130 0 0 0-20939 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21104 {}} {130 0 0 0-21109 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21104) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#8 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-182 LOC {4 1.0 5 0.0 5 0.0 5 0.8650000499999999} PREDS {{259 0 0 0-21103 {}} {130 0 0 0-20939 {}}} SUCCS {{259 0 0 0-21105 {}} {130 0 0 0-21109 {}}} CYCLES {}}
set a(0-21105) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-183 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-21104 {}} {130 0 0 0-20939 {}}} SUCCS {{259 0 0 0-21106 {}} {130 0 0 0-21109 {}}} CYCLES {}}
set a(0-21106) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-184 LOC {5 0.0 5 0.8650000499999999 5 0.8650000499999999 5 0.9999999249999999 5 0.9999999249999999} PREDS {{259 0 0 0-21105 {}} {258 0 0 0-21102 {}} {130 0 0 0-20939 {}}} SUCCS {{259 0 0 0-21107 {}} {130 0 0 0-21109 {}}} CYCLES {}}
set a(0-21107) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-185 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-21106 {}} {130 0 0 0-20939 {}}} SUCCS {{259 0 0 0-21108 {}} {130 0 0 0-21109 {}}} CYCLES {}}
set a(0-21108) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-186 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-21107 {}} {130 0 0 0-20939 {}}} SUCCS {{259 0 0 0-21109 {}}} CYCLES {}}
set a(0-21109) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-187 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-21108 {}} {130 0 0 0-21107 {}} {130 0 0 0-21106 {}} {130 0 0 0-21105 {}} {130 0 0 0-21104 {}} {130 0 0 0-21103 {}} {130 0 0 0-21102 {}} {130 0 0 0-21101 {}} {130 0 0 0-21100 {}} {130 0 0 0-20939 {}}} SUCCS {{128 0 0 0-21119 {}} {64 0 0 0-20940 {}}} CYCLES {}}
set a(0-21110) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-188 LOC {1 0.118125 3 0.01979615 3 0.01979615 3 0.088546025 4 0.088546025} PREDS {{258 0 0 0-20985 {}}} SUCCS {{258 0 0 0-21114 {}} {130 0 0 0-20940 {}} {258 0 0 0-21363 {}} {258 0 0 0-21612 {}} {258 0 0 0-21860 {}} {258 0 0 0-22109 {}} {258 0 0 0-22357 {}} {258 0 0 0-22605 {}} {258 0 0 0-22853 {}}} CYCLES {}}
set a(0-21111) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-189 LOC {0 1.0 3 0.0 3 0.0 3 0.0 4 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21112 {}} {130 0 0 0-20940 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21112) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#9 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-190 LOC {0 1.0 3 0.0 3 0.0 4 0.08854614999999999} PREDS {{259 0 0 0-21111 {}}} SUCCS {{259 0 0 0-21113 {}} {130 0 0 0-20940 {}}} CYCLES {}}
set a(0-21113) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-191 LOC {0 1.0 3 0.08854614999999999 3 0.08854614999999999 4 0.08854614999999999} PREDS {{259 0 0 0-21112 {}}} SUCCS {{259 0 0 0-21114 {}} {130 0 0 0-20940 {}}} CYCLES {}}
set a(0-21114) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-192 LOC {1 0.18687499999999999 3 0.08854614999999999 3 0.08854614999999999 3 0.5624999104999999 4 0.5624999104999999} PREDS {{259 0 0 0-21113 {}} {258 0 0 0-21110 {}}} SUCCS {{259 0 0 0-21115 {}} {258 0 0 0-21117 {}} {130 0 0 0-20940 {}}} CYCLES {}}
set a(0-21115) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#63 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-193 LOC {1 0.66082885 3 0.5625 3 0.5625 4 0.5625} PREDS {{259 0 0 0-21114 {}}} SUCCS {{259 0 3.000 0-21116 {}} {130 0 0 0-20940 {}}} CYCLES {}}
set a(0-21116) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-194 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.000 0-21115 {}}} SUCCS {{258 0 0 0-20940 {}}} CYCLES {}}
set a(0-21117) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-195 LOC {1 0.66082885 3 0.5625 3 0.5625 4 0.5625} PREDS {{258 0 0 0-21114 {}}} SUCCS {{259 0 3.000 0-21118 {}} {130 0 0 0-20940 {}}} CYCLES {}}
set a(0-21118) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-196 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.000 0-21117 {}}} SUCCS {{258 0 0 0-20940 {}}} CYCLES {}}
set a(0-21119) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-197 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-21109 {}} {772 0 0 0-20940 {}}} SUCCS {{259 0 0 0-20940 {}}} CYCLES {}}
set a(0-21120) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{774 0 0 0-21166 {}}} SUCCS {{259 0 0 0-21121 {}} {130 0 0 0-21165 {}} {256 0 0 0-21166 {}}} CYCLES {}}
set a(0-21121) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(11-1) TYPE READSLICE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-199 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-21120 {}}} SUCCS {{258 0 0 0-21125 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21122) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-200 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-21123 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21123) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#10 TYPE READSLICE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-201 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-21122 {}}} SUCCS {{259 0 0 0-21124 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21124) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-202 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 1 0.33749999999999997} PREDS {{259 0 0 0-21123 {}}} SUCCS {{259 0 0 0-21125 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21125) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.05 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-203 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-21124 {}} {258 0 0 0-21121 {}}} SUCCS {{258 0 0 0-21128 {}} {258 0 0 0-21146 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21126) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-204 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-21166 {}}} SUCCS {{259 0 0 0-21127 {}} {130 0 0 0-21165 {}} {256 0 0 0-21166 {}}} CYCLES {}}
set a(0-21127) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(0)#1 TYPE READSLICE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-205 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-21126 {}}} SUCCS {{259 0 0 0-21128 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21128) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-206 LOC {1 0.13125 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-21127 {}} {258 0 0 0-21125 {}}} SUCCS {{259 0 3.750 0-21129 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21129) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-207 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21128 {}} {774 0 3.750 0-21160 {}} {774 0 3.750 0-21147 {}}} SUCCS {{258 0 0 0-21139 {}} {256 0 0 0-21147 {}} {258 0 0 0-21149 {}} {256 0 0 0-21160 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21130) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-208 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21131 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21131) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#11 TYPE READSLICE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-209 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21130 {}}} SUCCS {{259 0 0 0-21132 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21132) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-210 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21131 {}}} SUCCS {{258 0 0 0-21134 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21133) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-211 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21134 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21134) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.07 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-212 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21133 {}} {258 0 0 0-21132 {}}} SUCCS {{258 0 0 0-21137 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21135) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-213 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21166 {}}} SUCCS {{259 0 0 0-21136 {}} {130 0 0 0-21165 {}} {256 0 0 0-21166 {}}} CYCLES {}}
set a(0-21136) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-214 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21135 {}}} SUCCS {{259 0 0 0-21137 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21137) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-215 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21136 {}} {258 0 0 0-21134 {}}} SUCCS {{259 0 3.750 0-21138 {}} {258 0 3.750 0-21160 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21138) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-216 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21137 {}} {774 0 3.750 0-21160 {}} {774 0 3.750 0-21147 {}}} SUCCS {{259 0 0 0-21139 {}} {256 0 0 0-21147 {}} {258 0 0 0-21148 {}} {256 0 0 0-21160 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21139) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-217 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21138 {}} {258 0 0 0-21129 {}}} SUCCS {{259 0 0 0-21140 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21140) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-218 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21139 {}} {128 0 0 0-21142 {}}} SUCCS {{258 0 0 0-21142 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21141) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-219 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21142 {}}} SUCCS {{259 0 0 0-21142 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21142) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-220 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21141 {}} {258 0 0 0-21140 {}}} SUCCS {{128 0 0 0-21140 {}} {128 0 0 0-21141 {}} {259 0 0 0-21143 {}}} CYCLES {}}
set a(0-21143) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-221 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21142 {}}} SUCCS {{258 0 3.750 0-21147 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21144) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-222 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-21166 {}}} SUCCS {{259 0 0 0-21145 {}} {130 0 0 0-21165 {}} {256 0 0 0-21166 {}}} CYCLES {}}
set a(0-21145) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(0) TYPE READSLICE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-223 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-21144 {}}} SUCCS {{259 0 0 0-21146 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21146) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-224 LOC {1 0.13125 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21145 {}} {258 0 0 0-21125 {}}} SUCCS {{259 0 3.750 0-21147 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21147) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-225 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21147 {}} {259 0 3.750 0-21146 {}} {258 0 3.750 0-21143 {}} {256 0 0 0-21138 {}} {256 0 0 0-21129 {}} {774 0 0 0-21160 {}}} SUCCS {{774 0 3.750 0-21129 {}} {774 0 3.750 0-21138 {}} {774 0 0 0-21147 {}} {258 0 0 0-21160 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21148) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-226 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21138 {}}} SUCCS {{259 0 0 0-21149 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21149) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-227 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21148 {}} {258 0 0 0-21129 {}}} SUCCS {{259 0 0 0-21150 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21150) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-228 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21149 {}} {128 0 0 0-21152 {}}} SUCCS {{258 0 0 0-21152 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21151) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-229 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21152 {}}} SUCCS {{259 0 0 0-21152 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21152) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-230 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21151 {}} {258 0 0 0-21150 {}}} SUCCS {{128 0 0 0-21150 {}} {128 0 0 0-21151 {}} {259 0 0 0-21153 {}}} CYCLES {}}
set a(0-21153) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-231 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21152 {}}} SUCCS {{259 0 0 0-21154 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21154) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-232 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21153 {}} {128 0 0 0-21158 {}}} SUCCS {{258 0 0 0-21158 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21155) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-233 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21158 {}}} SUCCS {{258 0 0 0-21158 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21156) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-234 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21158 {}}} SUCCS {{258 0 0 0-21158 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21157) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-235 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21158 {}}} SUCCS {{259 0 0 0-21158 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21158) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-236 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21157 {}} {258 0 0 0-21156 {}} {258 0 0 0-21155 {}} {258 0 0 0-21154 {}}} SUCCS {{128 0 0 0-21154 {}} {128 0 0 0-21155 {}} {128 0 0 0-21156 {}} {128 0 0 0-21157 {}} {259 0 0 0-21159 {}}} CYCLES {}}
set a(0-21159) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-237 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21158 {}}} SUCCS {{259 0 3.750 0-21160 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21160) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-238 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21160 {}} {259 0 3.750 0-21159 {}} {258 0 0 0-21147 {}} {256 0 0 0-21138 {}} {258 0 3.750 0-21137 {}} {256 0 0 0-21129 {}}} SUCCS {{774 0 3.750 0-21129 {}} {774 0 3.750 0-21138 {}} {774 0 0 0-21147 {}} {774 0 0 0-21160 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21161) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-239 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21166 {}}} SUCCS {{259 0 0 0-21162 {}} {130 0 0 0-21165 {}} {256 0 0 0-21166 {}}} CYCLES {}}
set a(0-21162) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-240 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21161 {}}} SUCCS {{259 0 0 0-21163 {}} {130 0 0 0-21165 {}}} CYCLES {}}
set a(0-21163) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-241 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21162 {}}} SUCCS {{259 0 0 0-21164 {}} {130 0 0 0-21165 {}} {258 0 0 0-21166 {}}} CYCLES {}}
set a(0-21164) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-242 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21163 {}}} SUCCS {{259 0 0 0-21165 {}}} CYCLES {}}
set a(0-21165) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20940 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-243 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21164 {}} {130 0 0 0-21163 {}} {130 0 0 0-21162 {}} {130 0 0 0-21161 {}} {130 0 0 0-21160 {}} {130 0 0 0-21159 {}} {130 0 0 0-21157 {}} {130 0 0 0-21156 {}} {130 0 0 0-21155 {}} {130 0 0 0-21154 {}} {130 0 0 0-21153 {}} {130 0 0 0-21151 {}} {130 0 0 0-21150 {}} {130 0 0 0-21149 {}} {130 0 0 0-21148 {}} {130 0 0 0-21147 {}} {130 0 0 0-21146 {}} {130 0 0 0-21145 {}} {130 0 0 0-21144 {}} {130 0 0 0-21143 {}} {130 0 0 0-21141 {}} {130 0 0 0-21140 {}} {130 0 0 0-21139 {}} {130 0 0 0-21138 {}} {130 0 0 0-21137 {}} {130 0 0 0-21136 {}} {130 0 0 0-21135 {}} {130 0 0 0-21134 {}} {130 0 0 0-21133 {}} {130 0 0 0-21132 {}} {130 0 0 0-21131 {}} {130 0 0 0-21130 {}} {130 0 0 0-21129 {}} {130 0 0 0-21128 {}} {130 0 0 0-21127 {}} {130 0 0 0-21126 {}} {130 0 0 0-21125 {}} {130 0 0 0-21124 {}} {130 0 0 0-21123 {}} {130 0 0 0-21122 {}} {130 0 0 0-21121 {}} {130 0 0 0-21120 {}}} SUCCS {{129 0 0 0-21166 {}}} CYCLES {}}
set a(0-21166) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20940 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21166 {}} {129 0 0 0-21165 {}} {258 0 0 0-21163 {}} {256 0 0 0-21161 {}} {256 0 0 0-21144 {}} {256 0 0 0-21135 {}} {256 0 0 0-21126 {}} {256 0 0 0-21120 {}}} SUCCS {{774 0 0 0-21120 {}} {774 0 0 0-21126 {}} {774 0 0 0-21135 {}} {774 0 0 0-21144 {}} {774 0 0 0-21161 {}} {772 0 0 0-21166 {}}} CYCLES {}}
set a(0-20940) {CHI {0-21120 0-21121 0-21122 0-21123 0-21124 0-21125 0-21126 0-21127 0-21128 0-21129 0-21130 0-21131 0-21132 0-21133 0-21134 0-21135 0-21136 0-21137 0-21138 0-21139 0-21140 0-21141 0-21142 0-21143 0-21144 0-21145 0-21146 0-21147 0-21148 0-21149 0-21150 0-21151 0-21152 0-21153 0-21154 0-21155 0-21156 0-21157 0-21158 0-21159 0-21160 0-21161 0-21162 0-21163 0-21164 0-21165 0-21166} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-244 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-21119 {}} {258 0 0 0-21118 {}} {130 0 0 0-21117 {}} {258 0 0 0-21116 {}} {130 0 0 0-21115 {}} {130 0 0 0-21114 {}} {130 0 0 0-21113 {}} {130 0 0 0-21112 {}} {130 0 0 0-21111 {}} {130 0 0 0-21110 {}} {64 0 0 0-21109 {}} {64 0 0 0-20939 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21119 {}} {131 0 0 0-21167 {}} {130 0 0 0-21168 {}} {130 0 0 0-21169 {}} {130 0 0 0-21170 {}} {130 0 0 0-21171 {}} {130 0 0 0-21172 {}} {130 0 0 0-21173 {}} {130 0 0 0-21174 {}} {130 0 0 0-21175 {}} {130 0 0 0-21176 {}} {64 0 0 0-20941 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21167) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-245 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{131 0 0 0-20940 {}}} SUCCS {{259 0 0 0-21168 {}} {130 0 0 0-21176 {}}} CYCLES {}}
set a(0-21168) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-246 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-21167 {}} {130 0 0 0-20940 {}}} SUCCS {{259 0 0 0-21169 {}} {130 0 0 0-21176 {}}} CYCLES {}}
set a(0-21169) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-247 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-21168 {}} {130 0 0 0-20940 {}}} SUCCS {{258 0 0 0-21173 {}} {130 0 0 0-21176 {}}} CYCLES {}}
set a(0-21170) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-248 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{130 0 0 0-20940 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21171 {}} {130 0 0 0-21176 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21171) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#13 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-249 LOC {5 1.0 6 0.0 6 0.0 6 0.8687499999999999} PREDS {{259 0 0 0-21170 {}} {130 0 0 0-20940 {}}} SUCCS {{259 0 0 0-21172 {}} {130 0 0 0-21176 {}}} CYCLES {}}
set a(0-21172) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-250 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-21171 {}} {130 0 0 0-20940 {}}} SUCCS {{259 0 0 0-21173 {}} {130 0 0 0-21176 {}}} CYCLES {}}
set a(0-21173) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.05 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-251 LOC {6 0.0 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-21172 {}} {258 0 0 0-21169 {}} {130 0 0 0-20940 {}}} SUCCS {{259 0 0 0-21174 {}} {130 0 0 0-21176 {}}} CYCLES {}}
set a(0-21174) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-252 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-21173 {}} {130 0 0 0-20940 {}}} SUCCS {{259 0 0 0-21175 {}} {130 0 0 0-21176 {}}} CYCLES {}}
set a(0-21175) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-253 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-21174 {}} {130 0 0 0-20940 {}}} SUCCS {{259 0 0 0-21176 {}}} CYCLES {}}
set a(0-21176) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-254 LOC {6 0.13125 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-21175 {}} {130 0 0 0-21174 {}} {130 0 0 0-21173 {}} {130 0 0 0-21172 {}} {130 0 0 0-21171 {}} {130 0 0 0-21170 {}} {130 0 0 0-21169 {}} {130 0 0 0-21168 {}} {130 0 0 0-21167 {}} {130 0 0 0-20940 {}}} SUCCS {{128 0 0 0-21183 {}} {64 0 0 0-20941 {}}} CYCLES {}}
set a(0-21177) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-255 LOC {0 1.0 4 0.0 4 0.0 4 0.0 5 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21178 {}} {130 0 0 0-20941 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21178) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#3 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-256 LOC {0 1.0 4 0.0 4 0.0 5 0.08854614999999999} PREDS {{259 0 0 0-21177 {}}} SUCCS {{259 0 0 0-21179 {}} {130 0 0 0-20941 {}}} CYCLES {}}
set a(0-21179) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-257 LOC {0 1.0 4 0.08854614999999999 4 0.08854614999999999 5 0.08854614999999999} PREDS {{259 0 0 0-21178 {}}} SUCCS {{259 0 0 0-21180 {}} {130 0 0 0-20941 {}}} CYCLES {}}
set a(0-21180) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-258 LOC {1 0.18687499999999999 4 0.08854614999999999 4 0.08854614999999999 4 0.5624999104999999 5 0.5624999104999999} PREDS {{259 0 0 0-21179 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-21181 {}} {258 0 3.000 0-21182 {}} {130 0 0 0-20941 {}}} CYCLES {}}
set a(0-21181) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-259 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-21180 {}}} SUCCS {{258 0 0 0-20941 {}}} CYCLES {}}
set a(0-21182) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-260 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 6 0.2999998749999999} PREDS {{258 0 3.000 0-21180 {}}} SUCCS {{258 0 0 0-20941 {}}} CYCLES {}}
set a(0-21183) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-261 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-21176 {}} {772 0 0 0-20941 {}}} SUCCS {{259 0 0 0-20941 {}}} CYCLES {}}
set a(0-21184) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-262 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21224 {}}} SUCCS {{259 0 0 0-21185 {}} {130 0 0 0-21223 {}} {256 0 0 0-21224 {}}} CYCLES {}}
set a(0-21185) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-263 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21184 {}}} SUCCS {{258 0 0 0-21189 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21186) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-21187 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21187) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#14 TYPE READSLICE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-265 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21186 {}}} SUCCS {{259 0 0 0-21188 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21188) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-266 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-21187 {}}} SUCCS {{259 0 0 0-21189 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21189) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-267 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21188 {}} {258 0 0 0-21185 {}}} SUCCS {{259 0 3.750 0-21190 {}} {258 0 3.750 0-21205 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21190) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-268 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21189 {}} {774 0 3.750 0-21218 {}} {774 0 3.750 0-21205 {}}} SUCCS {{258 0 0 0-21200 {}} {256 0 0 0-21205 {}} {258 0 0 0-21207 {}} {256 0 0 0-21218 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21191) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-269 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21192 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21192) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#15 TYPE READSLICE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-270 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21191 {}}} SUCCS {{259 0 0 0-21193 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21193) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-271 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21192 {}}} SUCCS {{258 0 0 0-21195 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21194) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-272 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21195 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21195) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.07 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-273 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21194 {}} {258 0 0 0-21193 {}}} SUCCS {{258 0 0 0-21198 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21196) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-274 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21224 {}}} SUCCS {{259 0 0 0-21197 {}} {130 0 0 0-21223 {}} {256 0 0 0-21224 {}}} CYCLES {}}
set a(0-21197) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-275 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21196 {}}} SUCCS {{259 0 0 0-21198 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21198) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-276 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21197 {}} {258 0 0 0-21195 {}}} SUCCS {{259 0 3.750 0-21199 {}} {258 0 3.750 0-21218 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21199) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-277 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21198 {}} {774 0 3.750 0-21218 {}} {774 0 3.750 0-21205 {}}} SUCCS {{259 0 0 0-21200 {}} {256 0 0 0-21205 {}} {258 0 0 0-21206 {}} {256 0 0 0-21218 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21200) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-278 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21199 {}} {258 0 0 0-21190 {}}} SUCCS {{259 0 0 0-21201 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21201) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-279 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21200 {}} {128 0 0 0-21203 {}}} SUCCS {{258 0 0 0-21203 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21202) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-280 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21203 {}}} SUCCS {{259 0 0 0-21203 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21203) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-281 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21202 {}} {258 0 0 0-21201 {}}} SUCCS {{128 0 0 0-21201 {}} {128 0 0 0-21202 {}} {259 0 0 0-21204 {}}} CYCLES {}}
set a(0-21204) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-282 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21203 {}}} SUCCS {{259 0 3.750 0-21205 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21205) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-283 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21205 {}} {259 0 3.750 0-21204 {}} {256 0 0 0-21199 {}} {256 0 0 0-21190 {}} {258 0 3.750 0-21189 {}} {774 0 0 0-21218 {}}} SUCCS {{774 0 3.750 0-21190 {}} {774 0 3.750 0-21199 {}} {774 0 0 0-21205 {}} {258 0 0 0-21218 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21206) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-284 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21199 {}}} SUCCS {{259 0 0 0-21207 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21207) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-285 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21206 {}} {258 0 0 0-21190 {}}} SUCCS {{259 0 0 0-21208 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21208) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-286 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21207 {}} {128 0 0 0-21210 {}}} SUCCS {{258 0 0 0-21210 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21209) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-287 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21210 {}}} SUCCS {{259 0 0 0-21210 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21210) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-288 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21209 {}} {258 0 0 0-21208 {}}} SUCCS {{128 0 0 0-21208 {}} {128 0 0 0-21209 {}} {259 0 0 0-21211 {}}} CYCLES {}}
set a(0-21211) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-289 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21210 {}}} SUCCS {{259 0 0 0-21212 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21212) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-290 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21211 {}} {128 0 0 0-21216 {}}} SUCCS {{258 0 0 0-21216 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21213) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-291 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21216 {}}} SUCCS {{258 0 0 0-21216 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21214) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-292 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21216 {}}} SUCCS {{258 0 0 0-21216 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21215) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-293 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21216 {}}} SUCCS {{259 0 0 0-21216 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21216) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-294 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21215 {}} {258 0 0 0-21214 {}} {258 0 0 0-21213 {}} {258 0 0 0-21212 {}}} SUCCS {{128 0 0 0-21212 {}} {128 0 0 0-21213 {}} {128 0 0 0-21214 {}} {128 0 0 0-21215 {}} {259 0 0 0-21217 {}}} CYCLES {}}
set a(0-21217) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-295 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21216 {}}} SUCCS {{259 0 3.750 0-21218 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21218) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-296 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21218 {}} {259 0 3.750 0-21217 {}} {258 0 0 0-21205 {}} {256 0 0 0-21199 {}} {258 0 3.750 0-21198 {}} {256 0 0 0-21190 {}}} SUCCS {{774 0 3.750 0-21190 {}} {774 0 3.750 0-21199 {}} {774 0 0 0-21205 {}} {774 0 0 0-21218 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21219) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-297 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21224 {}}} SUCCS {{259 0 0 0-21220 {}} {130 0 0 0-21223 {}} {256 0 0 0-21224 {}}} CYCLES {}}
set a(0-21220) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-298 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21219 {}}} SUCCS {{259 0 0 0-21221 {}} {130 0 0 0-21223 {}}} CYCLES {}}
set a(0-21221) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-299 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21220 {}}} SUCCS {{259 0 0 0-21222 {}} {130 0 0 0-21223 {}} {258 0 0 0-21224 {}}} CYCLES {}}
set a(0-21222) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-300 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21221 {}}} SUCCS {{259 0 0 0-21223 {}}} CYCLES {}}
set a(0-21223) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20941 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-301 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21222 {}} {130 0 0 0-21221 {}} {130 0 0 0-21220 {}} {130 0 0 0-21219 {}} {130 0 0 0-21218 {}} {130 0 0 0-21217 {}} {130 0 0 0-21215 {}} {130 0 0 0-21214 {}} {130 0 0 0-21213 {}} {130 0 0 0-21212 {}} {130 0 0 0-21211 {}} {130 0 0 0-21209 {}} {130 0 0 0-21208 {}} {130 0 0 0-21207 {}} {130 0 0 0-21206 {}} {130 0 0 0-21205 {}} {130 0 0 0-21204 {}} {130 0 0 0-21202 {}} {130 0 0 0-21201 {}} {130 0 0 0-21200 {}} {130 0 0 0-21199 {}} {130 0 0 0-21198 {}} {130 0 0 0-21197 {}} {130 0 0 0-21196 {}} {130 0 0 0-21195 {}} {130 0 0 0-21194 {}} {130 0 0 0-21193 {}} {130 0 0 0-21192 {}} {130 0 0 0-21191 {}} {130 0 0 0-21190 {}} {130 0 0 0-21189 {}} {130 0 0 0-21188 {}} {130 0 0 0-21187 {}} {130 0 0 0-21186 {}} {130 0 0 0-21185 {}} {130 0 0 0-21184 {}}} SUCCS {{129 0 0 0-21224 {}}} CYCLES {}}
set a(0-21224) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20941 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21224 {}} {129 0 0 0-21223 {}} {258 0 0 0-21221 {}} {256 0 0 0-21219 {}} {256 0 0 0-21196 {}} {256 0 0 0-21184 {}}} SUCCS {{774 0 0 0-21184 {}} {774 0 0 0-21196 {}} {774 0 0 0-21219 {}} {772 0 0 0-21224 {}}} CYCLES {}}
set a(0-20941) {CHI {0-21184 0-21185 0-21186 0-21187 0-21188 0-21189 0-21190 0-21191 0-21192 0-21193 0-21194 0-21195 0-21196 0-21197 0-21198 0-21199 0-21200 0-21201 0-21202 0-21203 0-21204 0-21205 0-21206 0-21207 0-21208 0-21209 0-21210 0-21211 0-21212 0-21213 0-21214 0-21215 0-21216 0-21217 0-21218 0-21219 0-21220 0-21221 0-21222 0-21223 0-21224} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-302 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-21183 {}} {258 0 0 0-21182 {}} {258 0 0 0-21181 {}} {130 0 0 0-21180 {}} {130 0 0 0-21179 {}} {130 0 0 0-21178 {}} {130 0 0 0-21177 {}} {64 0 0 0-21176 {}} {64 0 0 0-20940 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21183 {}} {131 0 0 0-21225 {}} {130 0 0 0-21226 {}} {130 0 0 0-21227 {}} {130 0 0 0-21228 {}} {130 0 0 0-21229 {}} {130 0 0 0-21230 {}} {130 0 0 0-21231 {}} {130 0 0 0-21232 {}} {130 0 0 0-21233 {}} {130 0 0 0-21234 {}} {64 0 0 0-20942 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21225) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-303 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{131 0 0 0-20941 {}}} SUCCS {{259 0 0 0-21226 {}} {130 0 0 0-21234 {}}} CYCLES {}}
set a(0-21226) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-304 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-21225 {}} {130 0 0 0-20941 {}}} SUCCS {{259 0 0 0-21227 {}} {130 0 0 0-21234 {}}} CYCLES {}}
set a(0-21227) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-305 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-21226 {}} {130 0 0 0-20941 {}}} SUCCS {{258 0 0 0-21231 {}} {130 0 0 0-21234 {}}} CYCLES {}}
set a(0-21228) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-306 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8650000499999999} PREDS {{130 0 0 0-20941 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21229 {}} {130 0 0 0-21234 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21229) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#16 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-307 LOC {6 1.0 7 0.0 7 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21228 {}} {130 0 0 0-20941 {}}} SUCCS {{259 0 0 0-21230 {}} {130 0 0 0-21234 {}}} CYCLES {}}
set a(0-21230) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-308 LOC {6 1.0 7 0.8650000499999999 7 0.8650000499999999 7 0.8650000499999999} PREDS {{259 0 0 0-21229 {}} {130 0 0 0-20941 {}}} SUCCS {{259 0 0 0-21231 {}} {130 0 0 0-21234 {}}} CYCLES {}}
set a(0-21231) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-309 LOC {7 0.0 7 0.8650000499999999 7 0.8650000499999999 7 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21230 {}} {258 0 0 0-21227 {}} {130 0 0 0-20941 {}}} SUCCS {{259 0 0 0-21232 {}} {130 0 0 0-21234 {}}} CYCLES {}}
set a(0-21232) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-310 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21231 {}} {130 0 0 0-20941 {}}} SUCCS {{259 0 0 0-21233 {}} {130 0 0 0-21234 {}}} CYCLES {}}
set a(0-21233) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-311 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21232 {}} {130 0 0 0-20941 {}}} SUCCS {{259 0 0 0-21234 {}}} CYCLES {}}
set a(0-21234) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-312 LOC {7 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21233 {}} {130 0 0 0-21232 {}} {130 0 0 0-21231 {}} {130 0 0 0-21230 {}} {130 0 0 0-21229 {}} {130 0 0 0-21228 {}} {130 0 0 0-21227 {}} {130 0 0 0-21226 {}} {130 0 0 0-21225 {}} {130 0 0 0-20941 {}}} SUCCS {{128 0 0 0-21244 {}} {64 0 0 0-20942 {}}} CYCLES {}}
set a(0-21235) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-313 LOC {1 0.118125 4 0.9312499999999999 4 0.9312499999999999 4 0.9999998749999999 6 0.088546025} PREDS {{258 0 0 0-20985 {}}} SUCCS {{258 0 0 0-21239 {}} {130 0 0 0-20942 {}} {258 0 0 0-21736 {}} {258 0 0 0-22233 {}} {258 0 0 0-22729 {}}} CYCLES {}}
set a(0-21236) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-314 LOC {0 1.0 5 0.0 5 0.0 5 0.0 6 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21237 {}} {130 0 0 0-20942 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21237) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#17 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-315 LOC {0 1.0 5 0.0 5 0.0 6 0.08854614999999999} PREDS {{259 0 0 0-21236 {}}} SUCCS {{259 0 0 0-21238 {}} {130 0 0 0-20942 {}}} CYCLES {}}
set a(0-21238) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-316 LOC {0 1.0 5 0.08854614999999999 5 0.08854614999999999 6 0.08854614999999999} PREDS {{259 0 0 0-21237 {}}} SUCCS {{259 0 0 0-21239 {}} {130 0 0 0-20942 {}}} CYCLES {}}
set a(0-21239) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-317 LOC {1 0.18687499999999999 5 0.08854614999999999 5 0.08854614999999999 5 0.5624999104999999 6 0.5624999104999999} PREDS {{259 0 0 0-21238 {}} {258 0 0 0-21235 {}}} SUCCS {{259 0 0 0-21240 {}} {258 0 0 0-21242 {}} {130 0 0 0-20942 {}}} CYCLES {}}
set a(0-21240) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#64 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-318 LOC {1 0.66082885 5 0.5625 5 0.5625 6 0.5625} PREDS {{259 0 0 0-21239 {}}} SUCCS {{259 0 3.000 0-21241 {}} {130 0 0 0-20942 {}}} CYCLES {}}
set a(0-21241) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-319 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.000 0-21240 {}}} SUCCS {{258 0 0 0-20942 {}}} CYCLES {}}
set a(0-21242) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-320 LOC {1 0.66082885 5 0.5625 5 0.5625 6 0.5625} PREDS {{258 0 0 0-21239 {}}} SUCCS {{259 0 3.000 0-21243 {}} {130 0 0 0-20942 {}}} CYCLES {}}
set a(0-21243) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-321 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.000 0-21242 {}}} SUCCS {{258 0 0 0-20942 {}}} CYCLES {}}
set a(0-21244) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-322 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-21234 {}} {772 0 0 0-20942 {}}} SUCCS {{259 0 0 0-20942 {}}} CYCLES {}}
set a(0-21245) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-21291 {}}} SUCCS {{259 0 0 0-21246 {}} {130 0 0 0-21290 {}} {256 0 0 0-21291 {}}} CYCLES {}}
set a(0-21246) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#5)(11-2) TYPE READSLICE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-324 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-21245 {}}} SUCCS {{258 0 0 0-21250 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21247) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-325 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-21248 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21248) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#18 TYPE READSLICE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-326 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-21247 {}}} SUCCS {{259 0 0 0-21249 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21249) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-327 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-21248 {}}} SUCCS {{259 0 0 0-21250 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21250) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.03 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-328 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-21249 {}} {258 0 0 0-21246 {}}} SUCCS {{258 0 0 0-21253 {}} {258 0 0 0-21271 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21251) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-329 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-21291 {}}} SUCCS {{259 0 0 0-21252 {}} {130 0 0 0-21290 {}} {256 0 0 0-21291 {}}} CYCLES {}}
set a(0-21252) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#5)(1-0)#1 TYPE READSLICE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-330 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-21251 {}}} SUCCS {{259 0 0 0-21253 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21253) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-331 LOC {1 0.129375 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-21252 {}} {258 0 0 0-21250 {}}} SUCCS {{259 0 3.750 0-21254 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21254) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-332 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21253 {}} {774 0 3.750 0-21285 {}} {774 0 3.750 0-21272 {}}} SUCCS {{258 0 0 0-21264 {}} {256 0 0 0-21272 {}} {258 0 0 0-21274 {}} {256 0 0 0-21285 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21255) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-333 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21256 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21256) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#19 TYPE READSLICE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-334 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21255 {}}} SUCCS {{259 0 0 0-21257 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21257) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-335 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21256 {}}} SUCCS {{258 0 0 0-21259 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21258) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-336 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21259 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21259) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.07 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-337 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21258 {}} {258 0 0 0-21257 {}}} SUCCS {{258 0 0 0-21262 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21260) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-338 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21291 {}}} SUCCS {{259 0 0 0-21261 {}} {130 0 0 0-21290 {}} {256 0 0 0-21291 {}}} CYCLES {}}
set a(0-21261) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-339 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21260 {}}} SUCCS {{259 0 0 0-21262 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21262) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-340 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21261 {}} {258 0 0 0-21259 {}}} SUCCS {{259 0 3.750 0-21263 {}} {258 0 3.750 0-21285 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21263) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-341 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21262 {}} {774 0 3.750 0-21285 {}} {774 0 3.750 0-21272 {}}} SUCCS {{259 0 0 0-21264 {}} {256 0 0 0-21272 {}} {258 0 0 0-21273 {}} {256 0 0 0-21285 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21264) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-342 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21263 {}} {258 0 0 0-21254 {}}} SUCCS {{259 0 0 0-21265 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21265) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-343 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21264 {}} {128 0 0 0-21267 {}}} SUCCS {{258 0 0 0-21267 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21266) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-344 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21267 {}}} SUCCS {{259 0 0 0-21267 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21267) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-345 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21266 {}} {258 0 0 0-21265 {}}} SUCCS {{128 0 0 0-21265 {}} {128 0 0 0-21266 {}} {259 0 0 0-21268 {}}} CYCLES {}}
set a(0-21268) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-346 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21267 {}}} SUCCS {{258 0 3.750 0-21272 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21269) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-347 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-21291 {}}} SUCCS {{259 0 0 0-21270 {}} {130 0 0 0-21290 {}} {256 0 0 0-21291 {}}} CYCLES {}}
set a(0-21270) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#5)(1-0) TYPE READSLICE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-348 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-21269 {}}} SUCCS {{259 0 0 0-21271 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21271) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-349 LOC {1 0.129375 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21270 {}} {258 0 0 0-21250 {}}} SUCCS {{259 0 3.750 0-21272 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21272) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-350 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21272 {}} {259 0 3.750 0-21271 {}} {258 0 3.750 0-21268 {}} {256 0 0 0-21263 {}} {256 0 0 0-21254 {}} {774 0 0 0-21285 {}}} SUCCS {{774 0 3.750 0-21254 {}} {774 0 3.750 0-21263 {}} {774 0 0 0-21272 {}} {258 0 0 0-21285 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21273) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-351 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21263 {}}} SUCCS {{259 0 0 0-21274 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21274) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-352 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21273 {}} {258 0 0 0-21254 {}}} SUCCS {{259 0 0 0-21275 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21275) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-353 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21274 {}} {128 0 0 0-21277 {}}} SUCCS {{258 0 0 0-21277 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21276) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-354 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21277 {}}} SUCCS {{259 0 0 0-21277 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21277) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-355 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21276 {}} {258 0 0 0-21275 {}}} SUCCS {{128 0 0 0-21275 {}} {128 0 0 0-21276 {}} {259 0 0 0-21278 {}}} CYCLES {}}
set a(0-21278) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-356 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21277 {}}} SUCCS {{259 0 0 0-21279 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21279) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-357 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21278 {}} {128 0 0 0-21283 {}}} SUCCS {{258 0 0 0-21283 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21280) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-358 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21283 {}}} SUCCS {{258 0 0 0-21283 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21281) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-359 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21283 {}}} SUCCS {{258 0 0 0-21283 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21282) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-360 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21283 {}}} SUCCS {{259 0 0 0-21283 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21283) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-361 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21282 {}} {258 0 0 0-21281 {}} {258 0 0 0-21280 {}} {258 0 0 0-21279 {}}} SUCCS {{128 0 0 0-21279 {}} {128 0 0 0-21280 {}} {128 0 0 0-21281 {}} {128 0 0 0-21282 {}} {259 0 0 0-21284 {}}} CYCLES {}}
set a(0-21284) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-362 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21283 {}}} SUCCS {{259 0 3.750 0-21285 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21285) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-363 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21285 {}} {259 0 3.750 0-21284 {}} {258 0 0 0-21272 {}} {256 0 0 0-21263 {}} {258 0 3.750 0-21262 {}} {256 0 0 0-21254 {}}} SUCCS {{774 0 3.750 0-21254 {}} {774 0 3.750 0-21263 {}} {774 0 0 0-21272 {}} {774 0 0 0-21285 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21286) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-364 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21291 {}}} SUCCS {{259 0 0 0-21287 {}} {130 0 0 0-21290 {}} {256 0 0 0-21291 {}}} CYCLES {}}
set a(0-21287) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-365 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21286 {}}} SUCCS {{259 0 0 0-21288 {}} {130 0 0 0-21290 {}}} CYCLES {}}
set a(0-21288) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-366 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21287 {}}} SUCCS {{259 0 0 0-21289 {}} {130 0 0 0-21290 {}} {258 0 0 0-21291 {}}} CYCLES {}}
set a(0-21289) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-367 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21288 {}}} SUCCS {{259 0 0 0-21290 {}}} CYCLES {}}
set a(0-21290) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20942 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-368 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21289 {}} {130 0 0 0-21288 {}} {130 0 0 0-21287 {}} {130 0 0 0-21286 {}} {130 0 0 0-21285 {}} {130 0 0 0-21284 {}} {130 0 0 0-21282 {}} {130 0 0 0-21281 {}} {130 0 0 0-21280 {}} {130 0 0 0-21279 {}} {130 0 0 0-21278 {}} {130 0 0 0-21276 {}} {130 0 0 0-21275 {}} {130 0 0 0-21274 {}} {130 0 0 0-21273 {}} {130 0 0 0-21272 {}} {130 0 0 0-21271 {}} {130 0 0 0-21270 {}} {130 0 0 0-21269 {}} {130 0 0 0-21268 {}} {130 0 0 0-21266 {}} {130 0 0 0-21265 {}} {130 0 0 0-21264 {}} {130 0 0 0-21263 {}} {130 0 0 0-21262 {}} {130 0 0 0-21261 {}} {130 0 0 0-21260 {}} {130 0 0 0-21259 {}} {130 0 0 0-21258 {}} {130 0 0 0-21257 {}} {130 0 0 0-21256 {}} {130 0 0 0-21255 {}} {130 0 0 0-21254 {}} {130 0 0 0-21253 {}} {130 0 0 0-21252 {}} {130 0 0 0-21251 {}} {130 0 0 0-21250 {}} {130 0 0 0-21249 {}} {130 0 0 0-21248 {}} {130 0 0 0-21247 {}} {130 0 0 0-21246 {}} {130 0 0 0-21245 {}}} SUCCS {{129 0 0 0-21291 {}}} CYCLES {}}
set a(0-21291) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20942 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21291 {}} {129 0 0 0-21290 {}} {258 0 0 0-21288 {}} {256 0 0 0-21286 {}} {256 0 0 0-21269 {}} {256 0 0 0-21260 {}} {256 0 0 0-21251 {}} {256 0 0 0-21245 {}}} SUCCS {{774 0 0 0-21245 {}} {774 0 0 0-21251 {}} {774 0 0 0-21260 {}} {774 0 0 0-21269 {}} {774 0 0 0-21286 {}} {772 0 0 0-21291 {}}} CYCLES {}}
set a(0-20942) {CHI {0-21245 0-21246 0-21247 0-21248 0-21249 0-21250 0-21251 0-21252 0-21253 0-21254 0-21255 0-21256 0-21257 0-21258 0-21259 0-21260 0-21261 0-21262 0-21263 0-21264 0-21265 0-21266 0-21267 0-21268 0-21269 0-21270 0-21271 0-21272 0-21273 0-21274 0-21275 0-21276 0-21277 0-21278 0-21279 0-21280 0-21281 0-21282 0-21283 0-21284 0-21285 0-21286 0-21287 0-21288 0-21289 0-21290 0-21291} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-369 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21244 {}} {258 0 0 0-21243 {}} {130 0 0 0-21242 {}} {258 0 0 0-21241 {}} {130 0 0 0-21240 {}} {130 0 0 0-21239 {}} {130 0 0 0-21238 {}} {130 0 0 0-21237 {}} {130 0 0 0-21236 {}} {130 0 0 0-21235 {}} {64 0 0 0-21234 {}} {64 0 0 0-20941 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21244 {}} {131 0 0 0-21292 {}} {130 0 0 0-21293 {}} {130 0 0 0-21294 {}} {130 0 0 0-21295 {}} {130 0 0 0-21296 {}} {130 0 0 0-21297 {}} {130 0 0 0-21298 {}} {130 0 0 0-21299 {}} {130 0 0 0-21300 {}} {130 0 0 0-21301 {}} {64 0 0 0-20943 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21292) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-370 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{131 0 0 0-20942 {}}} SUCCS {{259 0 0 0-21293 {}} {130 0 0 0-21301 {}}} CYCLES {}}
set a(0-21293) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-371 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-21292 {}} {130 0 0 0-20942 {}}} SUCCS {{259 0 0 0-21294 {}} {130 0 0 0-21301 {}}} CYCLES {}}
set a(0-21294) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-372 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-21293 {}} {130 0 0 0-20942 {}}} SUCCS {{258 0 0 0-21298 {}} {130 0 0 0-21301 {}}} CYCLES {}}
set a(0-21295) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-373 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8650000499999999} PREDS {{130 0 0 0-20942 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21296 {}} {130 0 0 0-21301 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21296) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#20 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-374 LOC {7 1.0 8 0.0 8 0.0 8 0.8650000499999999} PREDS {{259 0 0 0-21295 {}} {130 0 0 0-20942 {}}} SUCCS {{259 0 0 0-21297 {}} {130 0 0 0-21301 {}}} CYCLES {}}
set a(0-21297) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-375 LOC {7 1.0 8 0.8650000499999999 8 0.8650000499999999 8 0.8650000499999999} PREDS {{259 0 0 0-21296 {}} {130 0 0 0-20942 {}}} SUCCS {{259 0 0 0-21298 {}} {130 0 0 0-21301 {}}} CYCLES {}}
set a(0-21298) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-376 LOC {8 0.0 8 0.8650000499999999 8 0.8650000499999999 8 0.9999999249999999 8 0.9999999249999999} PREDS {{259 0 0 0-21297 {}} {258 0 0 0-21294 {}} {130 0 0 0-20942 {}}} SUCCS {{259 0 0 0-21299 {}} {130 0 0 0-21301 {}}} CYCLES {}}
set a(0-21299) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-377 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-21298 {}} {130 0 0 0-20942 {}}} SUCCS {{259 0 0 0-21300 {}} {130 0 0 0-21301 {}}} CYCLES {}}
set a(0-21300) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-378 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-21299 {}} {130 0 0 0-20942 {}}} SUCCS {{259 0 0 0-21301 {}}} CYCLES {}}
set a(0-21301) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-379 LOC {8 0.13499995 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-21300 {}} {130 0 0 0-21299 {}} {130 0 0 0-21298 {}} {130 0 0 0-21297 {}} {130 0 0 0-21296 {}} {130 0 0 0-21295 {}} {130 0 0 0-21294 {}} {130 0 0 0-21293 {}} {130 0 0 0-21292 {}} {130 0 0 0-20942 {}}} SUCCS {{128 0 0 0-21308 {}} {64 0 0 0-20943 {}}} CYCLES {}}
set a(0-21302) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-380 LOC {0 1.0 6 0.0 6 0.0 6 0.0 7 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21303 {}} {130 0 0 0-20943 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21303) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#21 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-381 LOC {0 1.0 6 0.0 6 0.0 7 0.08854614999999999} PREDS {{259 0 0 0-21302 {}}} SUCCS {{259 0 0 0-21304 {}} {130 0 0 0-20943 {}}} CYCLES {}}
set a(0-21304) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-382 LOC {0 1.0 6 0.08854614999999999 6 0.08854614999999999 7 0.08854614999999999} PREDS {{259 0 0 0-21303 {}}} SUCCS {{259 0 0 0-21305 {}} {130 0 0 0-20943 {}}} CYCLES {}}
set a(0-21305) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-383 LOC {1 0.18687499999999999 6 0.08854614999999999 6 0.08854614999999999 6 0.5624999104999999 7 0.5624999104999999} PREDS {{259 0 0 0-21304 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-21306 {}} {258 0 3.000 0-21307 {}} {130 0 0 0-20943 {}}} CYCLES {}}
set a(0-21306) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-384 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 3.000 0-21305 {}}} SUCCS {{258 0 0 0-20943 {}}} CYCLES {}}
set a(0-21307) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-385 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 8 0.2999998749999999} PREDS {{258 0 3.000 0-21305 {}}} SUCCS {{258 0 0 0-20943 {}}} CYCLES {}}
set a(0-21308) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-386 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-21301 {}} {772 0 0 0-20943 {}}} SUCCS {{259 0 0 0-20943 {}}} CYCLES {}}
set a(0-21309) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-387 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21349 {}}} SUCCS {{259 0 0 0-21310 {}} {130 0 0 0-21348 {}} {256 0 0 0-21349 {}}} CYCLES {}}
set a(0-21310) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-388 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21309 {}}} SUCCS {{258 0 0 0-21314 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21311) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-389 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-21312 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21312) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#22 TYPE READSLICE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-390 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21311 {}}} SUCCS {{259 0 0 0-21313 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21313) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-391 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-21312 {}}} SUCCS {{259 0 0 0-21314 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21314) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-392 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21313 {}} {258 0 0 0-21310 {}}} SUCCS {{259 0 3.750 0-21315 {}} {258 0 3.750 0-21330 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21315) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-393 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21314 {}} {774 0 3.750 0-21343 {}} {774 0 3.750 0-21330 {}}} SUCCS {{258 0 0 0-21325 {}} {256 0 0 0-21330 {}} {258 0 0 0-21332 {}} {256 0 0 0-21343 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21316) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-394 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21317 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21317) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#23 TYPE READSLICE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-395 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21316 {}}} SUCCS {{259 0 0 0-21318 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21318) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-396 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21317 {}}} SUCCS {{258 0 0 0-21320 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21319) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-397 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21320 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21320) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.07 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-398 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21319 {}} {258 0 0 0-21318 {}}} SUCCS {{258 0 0 0-21323 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21321) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-399 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21349 {}}} SUCCS {{259 0 0 0-21322 {}} {130 0 0 0-21348 {}} {256 0 0 0-21349 {}}} CYCLES {}}
set a(0-21322) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-400 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21321 {}}} SUCCS {{259 0 0 0-21323 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21323) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-401 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21322 {}} {258 0 0 0-21320 {}}} SUCCS {{259 0 3.750 0-21324 {}} {258 0 3.750 0-21343 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21324) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-402 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21323 {}} {774 0 3.750 0-21343 {}} {774 0 3.750 0-21330 {}}} SUCCS {{259 0 0 0-21325 {}} {256 0 0 0-21330 {}} {258 0 0 0-21331 {}} {256 0 0 0-21343 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21325) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-403 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21324 {}} {258 0 0 0-21315 {}}} SUCCS {{259 0 0 0-21326 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21326) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-404 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21325 {}} {128 0 0 0-21328 {}}} SUCCS {{258 0 0 0-21328 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21327) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-405 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21328 {}}} SUCCS {{259 0 0 0-21328 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21328) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-406 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21327 {}} {258 0 0 0-21326 {}}} SUCCS {{128 0 0 0-21326 {}} {128 0 0 0-21327 {}} {259 0 0 0-21329 {}}} CYCLES {}}
set a(0-21329) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-407 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21328 {}}} SUCCS {{259 0 3.750 0-21330 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21330) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-408 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21330 {}} {259 0 3.750 0-21329 {}} {256 0 0 0-21324 {}} {256 0 0 0-21315 {}} {258 0 3.750 0-21314 {}} {774 0 0 0-21343 {}}} SUCCS {{774 0 3.750 0-21315 {}} {774 0 3.750 0-21324 {}} {774 0 0 0-21330 {}} {258 0 0 0-21343 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21331) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-409 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21324 {}}} SUCCS {{259 0 0 0-21332 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21332) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-410 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21331 {}} {258 0 0 0-21315 {}}} SUCCS {{259 0 0 0-21333 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21333) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-411 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21332 {}} {128 0 0 0-21335 {}}} SUCCS {{258 0 0 0-21335 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21334) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-412 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21335 {}}} SUCCS {{259 0 0 0-21335 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21335) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-413 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21334 {}} {258 0 0 0-21333 {}}} SUCCS {{128 0 0 0-21333 {}} {128 0 0 0-21334 {}} {259 0 0 0-21336 {}}} CYCLES {}}
set a(0-21336) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-414 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21335 {}}} SUCCS {{259 0 0 0-21337 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21337) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-415 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21336 {}} {128 0 0 0-21341 {}}} SUCCS {{258 0 0 0-21341 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21338) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-416 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21341 {}}} SUCCS {{258 0 0 0-21341 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21339) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-417 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21341 {}}} SUCCS {{258 0 0 0-21341 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21340) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-418 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21341 {}}} SUCCS {{259 0 0 0-21341 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21341) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-419 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21340 {}} {258 0 0 0-21339 {}} {258 0 0 0-21338 {}} {258 0 0 0-21337 {}}} SUCCS {{128 0 0 0-21337 {}} {128 0 0 0-21338 {}} {128 0 0 0-21339 {}} {128 0 0 0-21340 {}} {259 0 0 0-21342 {}}} CYCLES {}}
set a(0-21342) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-420 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21341 {}}} SUCCS {{259 0 3.750 0-21343 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21343) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-421 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21343 {}} {259 0 3.750 0-21342 {}} {258 0 0 0-21330 {}} {256 0 0 0-21324 {}} {258 0 3.750 0-21323 {}} {256 0 0 0-21315 {}}} SUCCS {{774 0 3.750 0-21315 {}} {774 0 3.750 0-21324 {}} {774 0 0 0-21330 {}} {774 0 0 0-21343 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21344) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-422 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21349 {}}} SUCCS {{259 0 0 0-21345 {}} {130 0 0 0-21348 {}} {256 0 0 0-21349 {}}} CYCLES {}}
set a(0-21345) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-423 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21344 {}}} SUCCS {{259 0 0 0-21346 {}} {130 0 0 0-21348 {}}} CYCLES {}}
set a(0-21346) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-424 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21345 {}}} SUCCS {{259 0 0 0-21347 {}} {130 0 0 0-21348 {}} {258 0 0 0-21349 {}}} CYCLES {}}
set a(0-21347) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-425 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21346 {}}} SUCCS {{259 0 0 0-21348 {}}} CYCLES {}}
set a(0-21348) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20943 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-426 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21347 {}} {130 0 0 0-21346 {}} {130 0 0 0-21345 {}} {130 0 0 0-21344 {}} {130 0 0 0-21343 {}} {130 0 0 0-21342 {}} {130 0 0 0-21340 {}} {130 0 0 0-21339 {}} {130 0 0 0-21338 {}} {130 0 0 0-21337 {}} {130 0 0 0-21336 {}} {130 0 0 0-21334 {}} {130 0 0 0-21333 {}} {130 0 0 0-21332 {}} {130 0 0 0-21331 {}} {130 0 0 0-21330 {}} {130 0 0 0-21329 {}} {130 0 0 0-21327 {}} {130 0 0 0-21326 {}} {130 0 0 0-21325 {}} {130 0 0 0-21324 {}} {130 0 0 0-21323 {}} {130 0 0 0-21322 {}} {130 0 0 0-21321 {}} {130 0 0 0-21320 {}} {130 0 0 0-21319 {}} {130 0 0 0-21318 {}} {130 0 0 0-21317 {}} {130 0 0 0-21316 {}} {130 0 0 0-21315 {}} {130 0 0 0-21314 {}} {130 0 0 0-21313 {}} {130 0 0 0-21312 {}} {130 0 0 0-21311 {}} {130 0 0 0-21310 {}} {130 0 0 0-21309 {}}} SUCCS {{129 0 0 0-21349 {}}} CYCLES {}}
set a(0-21349) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20943 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21349 {}} {129 0 0 0-21348 {}} {258 0 0 0-21346 {}} {256 0 0 0-21344 {}} {256 0 0 0-21321 {}} {256 0 0 0-21309 {}}} SUCCS {{774 0 0 0-21309 {}} {774 0 0 0-21321 {}} {774 0 0 0-21344 {}} {772 0 0 0-21349 {}}} CYCLES {}}
set a(0-20943) {CHI {0-21309 0-21310 0-21311 0-21312 0-21313 0-21314 0-21315 0-21316 0-21317 0-21318 0-21319 0-21320 0-21321 0-21322 0-21323 0-21324 0-21325 0-21326 0-21327 0-21328 0-21329 0-21330 0-21331 0-21332 0-21333 0-21334 0-21335 0-21336 0-21337 0-21338 0-21339 0-21340 0-21341 0-21342 0-21343 0-21344 0-21345 0-21346 0-21347 0-21348 0-21349} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-427 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-21308 {}} {258 0 0 0-21307 {}} {258 0 0 0-21306 {}} {130 0 0 0-21305 {}} {130 0 0 0-21304 {}} {130 0 0 0-21303 {}} {130 0 0 0-21302 {}} {64 0 0 0-21301 {}} {64 0 0 0-20942 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21308 {}} {131 0 0 0-21350 {}} {130 0 0 0-21351 {}} {130 0 0 0-21352 {}} {130 0 0 0-21353 {}} {130 0 0 0-21354 {}} {130 0 0 0-21355 {}} {130 0 0 0-21356 {}} {130 0 0 0-21357 {}} {130 0 0 0-21358 {}} {130 0 0 0-21359 {}} {64 0 0 0-20944 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21350) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-428 LOC {8 1.0 9 0.8650000499999999 9 0.8650000499999999 9 0.8650000499999999} PREDS {{131 0 0 0-20943 {}}} SUCCS {{259 0 0 0-21351 {}} {130 0 0 0-21359 {}}} CYCLES {}}
set a(0-21351) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-429 LOC {8 1.0 9 0.8650000499999999 9 0.8650000499999999 9 0.8650000499999999} PREDS {{259 0 0 0-21350 {}} {130 0 0 0-20943 {}}} SUCCS {{259 0 0 0-21352 {}} {130 0 0 0-21359 {}}} CYCLES {}}
set a(0-21352) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-430 LOC {8 1.0 9 0.8650000499999999 9 0.8650000499999999 9 0.8650000499999999} PREDS {{259 0 0 0-21351 {}} {130 0 0 0-20943 {}}} SUCCS {{258 0 0 0-21356 {}} {130 0 0 0-21359 {}}} CYCLES {}}
set a(0-21353) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-431 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.8650000499999999} PREDS {{130 0 0 0-20943 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21354 {}} {130 0 0 0-21359 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21354) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#25 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-432 LOC {8 1.0 9 0.0 9 0.0 9 0.8650000499999999} PREDS {{259 0 0 0-21353 {}} {130 0 0 0-20943 {}}} SUCCS {{259 0 0 0-21355 {}} {130 0 0 0-21359 {}}} CYCLES {}}
set a(0-21355) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-433 LOC {8 1.0 9 0.8650000499999999 9 0.8650000499999999 9 0.8650000499999999} PREDS {{259 0 0 0-21354 {}} {130 0 0 0-20943 {}}} SUCCS {{259 0 0 0-21356 {}} {130 0 0 0-21359 {}}} CYCLES {}}
set a(0-21356) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-434 LOC {9 0.0 9 0.8650000499999999 9 0.8650000499999999 9 0.9999999249999999 9 0.9999999249999999} PREDS {{259 0 0 0-21355 {}} {258 0 0 0-21352 {}} {130 0 0 0-20943 {}}} SUCCS {{259 0 0 0-21357 {}} {130 0 0 0-21359 {}}} CYCLES {}}
set a(0-21357) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-435 LOC {9 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-21356 {}} {130 0 0 0-20943 {}}} SUCCS {{259 0 0 0-21358 {}} {130 0 0 0-21359 {}}} CYCLES {}}
set a(0-21358) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-436 LOC {9 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-21357 {}} {130 0 0 0-20943 {}}} SUCCS {{259 0 0 0-21359 {}}} CYCLES {}}
set a(0-21359) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-437 LOC {9 0.13499995 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-21358 {}} {130 0 0 0-21357 {}} {130 0 0 0-21356 {}} {130 0 0 0-21355 {}} {130 0 0 0-21354 {}} {130 0 0 0-21353 {}} {130 0 0 0-21352 {}} {130 0 0 0-21351 {}} {130 0 0 0-21350 {}} {130 0 0 0-20943 {}}} SUCCS {{128 0 0 0-21368 {}} {64 0 0 0-20944 {}}} CYCLES {}}
set a(0-21360) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-438 LOC {0 1.0 7 0.0 7 0.0 7 0.0 8 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21361 {}} {130 0 0 0-20944 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21361) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#12 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-439 LOC {0 1.0 7 0.0 7 0.0 8 0.08854614999999999} PREDS {{259 0 0 0-21360 {}}} SUCCS {{259 0 0 0-21362 {}} {130 0 0 0-20944 {}}} CYCLES {}}
set a(0-21362) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-440 LOC {0 1.0 7 0.08854614999999999 7 0.08854614999999999 8 0.08854614999999999} PREDS {{259 0 0 0-21361 {}}} SUCCS {{259 0 0 0-21363 {}} {130 0 0 0-20944 {}}} CYCLES {}}
set a(0-21363) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-441 LOC {1 0.18687499999999999 7 0.08854614999999999 7 0.08854614999999999 7 0.5624999104999999 8 0.5624999104999999} PREDS {{259 0 0 0-21362 {}} {258 0 0 0-21110 {}}} SUCCS {{259 0 0 0-21364 {}} {258 0 0 0-21366 {}} {130 0 0 0-20944 {}}} CYCLES {}}
set a(0-21364) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#65 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-442 LOC {1 0.66082885 7 0.5625 7 0.5625 8 0.5625} PREDS {{259 0 0 0-21363 {}}} SUCCS {{259 0 3.000 0-21365 {}} {130 0 0 0-20944 {}}} CYCLES {}}
set a(0-21365) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-443 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.000 0-21364 {}}} SUCCS {{258 0 0 0-20944 {}}} CYCLES {}}
set a(0-21366) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-444 LOC {1 0.66082885 7 0.5625 7 0.5625 8 0.5625} PREDS {{258 0 0 0-21363 {}}} SUCCS {{259 0 3.000 0-21367 {}} {130 0 0 0-20944 {}}} CYCLES {}}
set a(0-21367) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-445 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.000 0-21366 {}}} SUCCS {{258 0 0 0-20944 {}}} CYCLES {}}
set a(0-21368) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-446 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-21359 {}} {772 0 0 0-20944 {}}} SUCCS {{259 0 0 0-20944 {}}} CYCLES {}}
set a(0-21369) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{774 0 0 0-21415 {}}} SUCCS {{259 0 0 0-21370 {}} {130 0 0 0-21414 {}} {256 0 0 0-21415 {}}} CYCLES {}}
set a(0-21370) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#7)(11-1) TYPE READSLICE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-448 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-21369 {}}} SUCCS {{258 0 0 0-21374 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21371) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-449 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-21372 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21372) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#26 TYPE READSLICE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-450 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-21371 {}}} SUCCS {{259 0 0 0-21373 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21373) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-451 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 1 0.33749999999999997} PREDS {{259 0 0 0-21372 {}}} SUCCS {{259 0 0 0-21374 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21374) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.05 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-452 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-21373 {}} {258 0 0 0-21370 {}}} SUCCS {{258 0 0 0-21377 {}} {258 0 0 0-21395 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21375) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-453 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-21415 {}}} SUCCS {{259 0 0 0-21376 {}} {130 0 0 0-21414 {}} {256 0 0 0-21415 {}}} CYCLES {}}
set a(0-21376) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#7)(0)#1 TYPE READSLICE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-454 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-21375 {}}} SUCCS {{259 0 0 0-21377 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21377) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-455 LOC {1 0.13125 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-21376 {}} {258 0 0 0-21374 {}}} SUCCS {{259 0 3.750 0-21378 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-456 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21377 {}} {774 0 3.750 0-21409 {}} {774 0 3.750 0-21396 {}}} SUCCS {{258 0 0 0-21388 {}} {256 0 0 0-21396 {}} {258 0 0 0-21398 {}} {256 0 0 0-21409 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21379) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-457 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21380 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21380) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#27 TYPE READSLICE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-458 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21379 {}}} SUCCS {{259 0 0 0-21381 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21381) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-459 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21380 {}}} SUCCS {{258 0 0 0-21383 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21382) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-460 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21383 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21383) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.07 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-461 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21382 {}} {258 0 0 0-21381 {}}} SUCCS {{258 0 0 0-21386 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21384) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-462 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21415 {}}} SUCCS {{259 0 0 0-21385 {}} {130 0 0 0-21414 {}} {256 0 0 0-21415 {}}} CYCLES {}}
set a(0-21385) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-463 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21384 {}}} SUCCS {{259 0 0 0-21386 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21386) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-464 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21385 {}} {258 0 0 0-21383 {}}} SUCCS {{259 0 3.750 0-21387 {}} {258 0 3.750 0-21409 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21387) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-465 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21386 {}} {774 0 3.750 0-21409 {}} {774 0 3.750 0-21396 {}}} SUCCS {{259 0 0 0-21388 {}} {256 0 0 0-21396 {}} {258 0 0 0-21397 {}} {256 0 0 0-21409 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21388) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-466 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21387 {}} {258 0 0 0-21378 {}}} SUCCS {{259 0 0 0-21389 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21389) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-467 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21388 {}} {128 0 0 0-21391 {}}} SUCCS {{258 0 0 0-21391 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21390) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-468 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21391 {}}} SUCCS {{259 0 0 0-21391 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21391) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-469 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21390 {}} {258 0 0 0-21389 {}}} SUCCS {{128 0 0 0-21389 {}} {128 0 0 0-21390 {}} {259 0 0 0-21392 {}}} CYCLES {}}
set a(0-21392) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-470 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21391 {}}} SUCCS {{258 0 3.750 0-21396 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21393) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-471 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-21415 {}}} SUCCS {{259 0 0 0-21394 {}} {130 0 0 0-21414 {}} {256 0 0 0-21415 {}}} CYCLES {}}
set a(0-21394) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#7)(0) TYPE READSLICE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-472 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-21393 {}}} SUCCS {{259 0 0 0-21395 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21395) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-473 LOC {1 0.13125 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21394 {}} {258 0 0 0-21374 {}}} SUCCS {{259 0 3.750 0-21396 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21396) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-474 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21396 {}} {259 0 3.750 0-21395 {}} {258 0 3.750 0-21392 {}} {256 0 0 0-21387 {}} {256 0 0 0-21378 {}} {774 0 0 0-21409 {}}} SUCCS {{774 0 3.750 0-21378 {}} {774 0 3.750 0-21387 {}} {774 0 0 0-21396 {}} {258 0 0 0-21409 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21397) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-475 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21387 {}}} SUCCS {{259 0 0 0-21398 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21398) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-476 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21397 {}} {258 0 0 0-21378 {}}} SUCCS {{259 0 0 0-21399 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21399) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-477 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21398 {}} {128 0 0 0-21401 {}}} SUCCS {{258 0 0 0-21401 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21400) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-478 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21401 {}}} SUCCS {{259 0 0 0-21401 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21401) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-479 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21400 {}} {258 0 0 0-21399 {}}} SUCCS {{128 0 0 0-21399 {}} {128 0 0 0-21400 {}} {259 0 0 0-21402 {}}} CYCLES {}}
set a(0-21402) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-480 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21401 {}}} SUCCS {{259 0 0 0-21403 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21403) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-481 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21402 {}} {128 0 0 0-21407 {}}} SUCCS {{258 0 0 0-21407 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21404) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-482 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21407 {}}} SUCCS {{258 0 0 0-21407 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21405) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-483 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21407 {}}} SUCCS {{258 0 0 0-21407 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21406) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-484 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21407 {}}} SUCCS {{259 0 0 0-21407 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21407) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-485 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21406 {}} {258 0 0 0-21405 {}} {258 0 0 0-21404 {}} {258 0 0 0-21403 {}}} SUCCS {{128 0 0 0-21403 {}} {128 0 0 0-21404 {}} {128 0 0 0-21405 {}} {128 0 0 0-21406 {}} {259 0 0 0-21408 {}}} CYCLES {}}
set a(0-21408) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-486 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21407 {}}} SUCCS {{259 0 3.750 0-21409 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21409) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-487 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21409 {}} {259 0 3.750 0-21408 {}} {258 0 0 0-21396 {}} {256 0 0 0-21387 {}} {258 0 3.750 0-21386 {}} {256 0 0 0-21378 {}}} SUCCS {{774 0 3.750 0-21378 {}} {774 0 3.750 0-21387 {}} {774 0 0 0-21396 {}} {774 0 0 0-21409 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21410) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21415 {}}} SUCCS {{259 0 0 0-21411 {}} {130 0 0 0-21414 {}} {256 0 0 0-21415 {}}} CYCLES {}}
set a(0-21411) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-489 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21410 {}}} SUCCS {{259 0 0 0-21412 {}} {130 0 0 0-21414 {}}} CYCLES {}}
set a(0-21412) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-490 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21411 {}}} SUCCS {{259 0 0 0-21413 {}} {130 0 0 0-21414 {}} {258 0 0 0-21415 {}}} CYCLES {}}
set a(0-21413) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-491 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21412 {}}} SUCCS {{259 0 0 0-21414 {}}} CYCLES {}}
set a(0-21414) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20944 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-492 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21413 {}} {130 0 0 0-21412 {}} {130 0 0 0-21411 {}} {130 0 0 0-21410 {}} {130 0 0 0-21409 {}} {130 0 0 0-21408 {}} {130 0 0 0-21406 {}} {130 0 0 0-21405 {}} {130 0 0 0-21404 {}} {130 0 0 0-21403 {}} {130 0 0 0-21402 {}} {130 0 0 0-21400 {}} {130 0 0 0-21399 {}} {130 0 0 0-21398 {}} {130 0 0 0-21397 {}} {130 0 0 0-21396 {}} {130 0 0 0-21395 {}} {130 0 0 0-21394 {}} {130 0 0 0-21393 {}} {130 0 0 0-21392 {}} {130 0 0 0-21390 {}} {130 0 0 0-21389 {}} {130 0 0 0-21388 {}} {130 0 0 0-21387 {}} {130 0 0 0-21386 {}} {130 0 0 0-21385 {}} {130 0 0 0-21384 {}} {130 0 0 0-21383 {}} {130 0 0 0-21382 {}} {130 0 0 0-21381 {}} {130 0 0 0-21380 {}} {130 0 0 0-21379 {}} {130 0 0 0-21378 {}} {130 0 0 0-21377 {}} {130 0 0 0-21376 {}} {130 0 0 0-21375 {}} {130 0 0 0-21374 {}} {130 0 0 0-21373 {}} {130 0 0 0-21372 {}} {130 0 0 0-21371 {}} {130 0 0 0-21370 {}} {130 0 0 0-21369 {}}} SUCCS {{129 0 0 0-21415 {}}} CYCLES {}}
set a(0-21415) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20944 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21415 {}} {129 0 0 0-21414 {}} {258 0 0 0-21412 {}} {256 0 0 0-21410 {}} {256 0 0 0-21393 {}} {256 0 0 0-21384 {}} {256 0 0 0-21375 {}} {256 0 0 0-21369 {}}} SUCCS {{774 0 0 0-21369 {}} {774 0 0 0-21375 {}} {774 0 0 0-21384 {}} {774 0 0 0-21393 {}} {774 0 0 0-21410 {}} {772 0 0 0-21415 {}}} CYCLES {}}
set a(0-20944) {CHI {0-21369 0-21370 0-21371 0-21372 0-21373 0-21374 0-21375 0-21376 0-21377 0-21378 0-21379 0-21380 0-21381 0-21382 0-21383 0-21384 0-21385 0-21386 0-21387 0-21388 0-21389 0-21390 0-21391 0-21392 0-21393 0-21394 0-21395 0-21396 0-21397 0-21398 0-21399 0-21400 0-21401 0-21402 0-21403 0-21404 0-21405 0-21406 0-21407 0-21408 0-21409 0-21410 0-21411 0-21412 0-21413 0-21414 0-21415} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-493 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-21368 {}} {258 0 0 0-21367 {}} {130 0 0 0-21366 {}} {258 0 0 0-21365 {}} {130 0 0 0-21364 {}} {130 0 0 0-21363 {}} {130 0 0 0-21362 {}} {130 0 0 0-21361 {}} {130 0 0 0-21360 {}} {64 0 0 0-21359 {}} {64 0 0 0-20943 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21368 {}} {131 0 0 0-21416 {}} {130 0 0 0-21417 {}} {130 0 0 0-21418 {}} {130 0 0 0-21419 {}} {130 0 0 0-21420 {}} {130 0 0 0-21421 {}} {130 0 0 0-21422 {}} {130 0 0 0-21423 {}} {130 0 0 0-21424 {}} {130 0 0 0-21425 {}} {64 0 0 0-20945 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21416) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-4) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-494 LOC {9 1.0 10 0.870625 10 0.870625 10 0.870625} PREDS {{131 0 0 0-20944 {}}} SUCCS {{259 0 0 0-21417 {}} {130 0 0 0-21425 {}}} CYCLES {}}
set a(0-21417) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-495 LOC {9 1.0 10 0.870625 10 0.870625 10 0.870625} PREDS {{259 0 0 0-21416 {}} {130 0 0 0-20944 {}}} SUCCS {{259 0 0 0-21418 {}} {130 0 0 0-21425 {}}} CYCLES {}}
set a(0-21418) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-496 LOC {9 1.0 10 0.870625 10 0.870625 10 0.870625} PREDS {{259 0 0 0-21417 {}} {130 0 0 0-20944 {}}} SUCCS {{258 0 0 0-21422 {}} {130 0 0 0-21425 {}}} CYCLES {}}
set a(0-21419) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-497 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.870625} PREDS {{130 0 0 0-20944 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21420 {}} {130 0 0 0-21425 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21420) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#28 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-498 LOC {9 1.0 10 0.0 10 0.0 10 0.870625} PREDS {{259 0 0 0-21419 {}} {130 0 0 0-20944 {}}} SUCCS {{259 0 0 0-21421 {}} {130 0 0 0-21425 {}}} CYCLES {}}
set a(0-21421) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-499 LOC {9 1.0 10 0.870625 10 0.870625 10 0.870625} PREDS {{259 0 0 0-21420 {}} {130 0 0 0-20944 {}}} SUCCS {{259 0 0 0-21422 {}} {130 0 0 0-21425 {}}} CYCLES {}}
set a(0-21422) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.03 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-500 LOC {10 0.0 10 0.870625 10 0.870625 10 0.999999875 10 0.999999875} PREDS {{259 0 0 0-21421 {}} {258 0 0 0-21418 {}} {130 0 0 0-20944 {}}} SUCCS {{259 0 0 0-21423 {}} {130 0 0 0-21425 {}}} CYCLES {}}
set a(0-21423) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(9) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-501 LOC {10 0.129375 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-21422 {}} {130 0 0 0-20944 {}}} SUCCS {{259 0 0 0-21424 {}} {130 0 0 0-21425 {}}} CYCLES {}}
set a(0-21424) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-502 LOC {10 0.129375 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-21423 {}} {130 0 0 0-20944 {}}} SUCCS {{259 0 0 0-21425 {}}} CYCLES {}}
set a(0-21425) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-503 LOC {10 0.129375 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-21424 {}} {130 0 0 0-21423 {}} {130 0 0 0-21422 {}} {130 0 0 0-21421 {}} {130 0 0 0-21420 {}} {130 0 0 0-21419 {}} {130 0 0 0-21418 {}} {130 0 0 0-21417 {}} {130 0 0 0-21416 {}} {130 0 0 0-20944 {}}} SUCCS {{128 0 0 0-21432 {}} {64 0 0 0-20945 {}}} CYCLES {}}
set a(0-21426) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-504 LOC {0 1.0 8 0.0 8 0.0 8 0.0 9 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21427 {}} {130 0 0 0-20945 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21427) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#29 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-505 LOC {0 1.0 8 0.0 8 0.0 9 0.08854614999999999} PREDS {{259 0 0 0-21426 {}}} SUCCS {{259 0 0 0-21428 {}} {130 0 0 0-20945 {}}} CYCLES {}}
set a(0-21428) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-506 LOC {0 1.0 8 0.08854614999999999 8 0.08854614999999999 9 0.08854614999999999} PREDS {{259 0 0 0-21427 {}}} SUCCS {{259 0 0 0-21429 {}} {130 0 0 0-20945 {}}} CYCLES {}}
set a(0-21429) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-507 LOC {1 0.18687499999999999 8 0.08854614999999999 8 0.08854614999999999 8 0.5624999104999999 9 0.5624999104999999} PREDS {{259 0 0 0-21428 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-21430 {}} {258 0 3.000 0-21431 {}} {130 0 0 0-20945 {}}} CYCLES {}}
set a(0-21430) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-508 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 3.000 0-21429 {}}} SUCCS {{258 0 0 0-20945 {}}} CYCLES {}}
set a(0-21431) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-509 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 10 0.2999998749999999} PREDS {{258 0 3.000 0-21429 {}}} SUCCS {{258 0 0 0-20945 {}}} CYCLES {}}
set a(0-21432) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-510 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-21425 {}} {772 0 0 0-20945 {}}} SUCCS {{259 0 0 0-20945 {}}} CYCLES {}}
set a(0-21433) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-511 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21473 {}}} SUCCS {{259 0 0 0-21434 {}} {130 0 0 0-21472 {}} {256 0 0 0-21473 {}}} CYCLES {}}
set a(0-21434) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-512 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21433 {}}} SUCCS {{258 0 0 0-21438 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21435) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-513 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-21436 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21436) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#30 TYPE READSLICE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-514 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21435 {}}} SUCCS {{259 0 0 0-21437 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21437) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-515 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-21436 {}}} SUCCS {{259 0 0 0-21438 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21438) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-516 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21437 {}} {258 0 0 0-21434 {}}} SUCCS {{259 0 3.750 0-21439 {}} {258 0 3.750 0-21454 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21439) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-517 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21438 {}} {774 0 3.750 0-21467 {}} {774 0 3.750 0-21454 {}}} SUCCS {{258 0 0 0-21449 {}} {256 0 0 0-21454 {}} {258 0 0 0-21456 {}} {256 0 0 0-21467 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21440) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-518 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21441 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21441) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#31 TYPE READSLICE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-519 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21440 {}}} SUCCS {{259 0 0 0-21442 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21442) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-520 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21441 {}}} SUCCS {{258 0 0 0-21444 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21443) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-521 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21444 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21444) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.07 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-522 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21443 {}} {258 0 0 0-21442 {}}} SUCCS {{258 0 0 0-21447 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21445) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-523 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21473 {}}} SUCCS {{259 0 0 0-21446 {}} {130 0 0 0-21472 {}} {256 0 0 0-21473 {}}} CYCLES {}}
set a(0-21446) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-524 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21445 {}}} SUCCS {{259 0 0 0-21447 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21447) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-525 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21446 {}} {258 0 0 0-21444 {}}} SUCCS {{259 0 3.750 0-21448 {}} {258 0 3.750 0-21467 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21448) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-526 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21447 {}} {774 0 3.750 0-21467 {}} {774 0 3.750 0-21454 {}}} SUCCS {{259 0 0 0-21449 {}} {256 0 0 0-21454 {}} {258 0 0 0-21455 {}} {256 0 0 0-21467 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21449) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-527 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21448 {}} {258 0 0 0-21439 {}}} SUCCS {{259 0 0 0-21450 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21450) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-528 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21449 {}} {128 0 0 0-21452 {}}} SUCCS {{258 0 0 0-21452 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21451) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-529 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21452 {}}} SUCCS {{259 0 0 0-21452 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21452) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-530 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21451 {}} {258 0 0 0-21450 {}}} SUCCS {{128 0 0 0-21450 {}} {128 0 0 0-21451 {}} {259 0 0 0-21453 {}}} CYCLES {}}
set a(0-21453) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-531 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21452 {}}} SUCCS {{259 0 3.750 0-21454 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21454) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-532 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21454 {}} {259 0 3.750 0-21453 {}} {256 0 0 0-21448 {}} {256 0 0 0-21439 {}} {258 0 3.750 0-21438 {}} {774 0 0 0-21467 {}}} SUCCS {{774 0 3.750 0-21439 {}} {774 0 3.750 0-21448 {}} {774 0 0 0-21454 {}} {258 0 0 0-21467 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21455) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-533 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21448 {}}} SUCCS {{259 0 0 0-21456 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21456) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-534 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21455 {}} {258 0 0 0-21439 {}}} SUCCS {{259 0 0 0-21457 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21457) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-535 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21456 {}} {128 0 0 0-21459 {}}} SUCCS {{258 0 0 0-21459 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21458) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-536 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21459 {}}} SUCCS {{259 0 0 0-21459 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21459) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-537 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21458 {}} {258 0 0 0-21457 {}}} SUCCS {{128 0 0 0-21457 {}} {128 0 0 0-21458 {}} {259 0 0 0-21460 {}}} CYCLES {}}
set a(0-21460) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-538 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21459 {}}} SUCCS {{259 0 0 0-21461 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21461) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-539 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21460 {}} {128 0 0 0-21465 {}}} SUCCS {{258 0 0 0-21465 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21462) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-540 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21465 {}}} SUCCS {{258 0 0 0-21465 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21463) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-541 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21465 {}}} SUCCS {{258 0 0 0-21465 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21464) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-542 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21465 {}}} SUCCS {{259 0 0 0-21465 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21465) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-543 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21464 {}} {258 0 0 0-21463 {}} {258 0 0 0-21462 {}} {258 0 0 0-21461 {}}} SUCCS {{128 0 0 0-21461 {}} {128 0 0 0-21462 {}} {128 0 0 0-21463 {}} {128 0 0 0-21464 {}} {259 0 0 0-21466 {}}} CYCLES {}}
set a(0-21466) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-544 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21465 {}}} SUCCS {{259 0 3.750 0-21467 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21467) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-545 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21467 {}} {259 0 3.750 0-21466 {}} {258 0 0 0-21454 {}} {256 0 0 0-21448 {}} {258 0 3.750 0-21447 {}} {256 0 0 0-21439 {}}} SUCCS {{774 0 3.750 0-21439 {}} {774 0 3.750 0-21448 {}} {774 0 0 0-21454 {}} {774 0 0 0-21467 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21468) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-546 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21473 {}}} SUCCS {{259 0 0 0-21469 {}} {130 0 0 0-21472 {}} {256 0 0 0-21473 {}}} CYCLES {}}
set a(0-21469) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-547 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21468 {}}} SUCCS {{259 0 0 0-21470 {}} {130 0 0 0-21472 {}}} CYCLES {}}
set a(0-21470) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-548 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21469 {}}} SUCCS {{259 0 0 0-21471 {}} {130 0 0 0-21472 {}} {258 0 0 0-21473 {}}} CYCLES {}}
set a(0-21471) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-549 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21470 {}}} SUCCS {{259 0 0 0-21472 {}}} CYCLES {}}
set a(0-21472) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20945 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-550 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21471 {}} {130 0 0 0-21470 {}} {130 0 0 0-21469 {}} {130 0 0 0-21468 {}} {130 0 0 0-21467 {}} {130 0 0 0-21466 {}} {130 0 0 0-21464 {}} {130 0 0 0-21463 {}} {130 0 0 0-21462 {}} {130 0 0 0-21461 {}} {130 0 0 0-21460 {}} {130 0 0 0-21458 {}} {130 0 0 0-21457 {}} {130 0 0 0-21456 {}} {130 0 0 0-21455 {}} {130 0 0 0-21454 {}} {130 0 0 0-21453 {}} {130 0 0 0-21451 {}} {130 0 0 0-21450 {}} {130 0 0 0-21449 {}} {130 0 0 0-21448 {}} {130 0 0 0-21447 {}} {130 0 0 0-21446 {}} {130 0 0 0-21445 {}} {130 0 0 0-21444 {}} {130 0 0 0-21443 {}} {130 0 0 0-21442 {}} {130 0 0 0-21441 {}} {130 0 0 0-21440 {}} {130 0 0 0-21439 {}} {130 0 0 0-21438 {}} {130 0 0 0-21437 {}} {130 0 0 0-21436 {}} {130 0 0 0-21435 {}} {130 0 0 0-21434 {}} {130 0 0 0-21433 {}}} SUCCS {{129 0 0 0-21473 {}}} CYCLES {}}
set a(0-21473) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20945 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21473 {}} {129 0 0 0-21472 {}} {258 0 0 0-21470 {}} {256 0 0 0-21468 {}} {256 0 0 0-21445 {}} {256 0 0 0-21433 {}}} SUCCS {{774 0 0 0-21433 {}} {774 0 0 0-21445 {}} {774 0 0 0-21468 {}} {772 0 0 0-21473 {}}} CYCLES {}}
set a(0-20945) {CHI {0-21433 0-21434 0-21435 0-21436 0-21437 0-21438 0-21439 0-21440 0-21441 0-21442 0-21443 0-21444 0-21445 0-21446 0-21447 0-21448 0-21449 0-21450 0-21451 0-21452 0-21453 0-21454 0-21455 0-21456 0-21457 0-21458 0-21459 0-21460 0-21461 0-21462 0-21463 0-21464 0-21465 0-21466 0-21467 0-21468 0-21469 0-21470 0-21471 0-21472 0-21473} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-551 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-21432 {}} {258 0 0 0-21431 {}} {258 0 0 0-21430 {}} {130 0 0 0-21429 {}} {130 0 0 0-21428 {}} {130 0 0 0-21427 {}} {130 0 0 0-21426 {}} {64 0 0 0-21425 {}} {64 0 0 0-20944 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21432 {}} {131 0 0 0-21474 {}} {130 0 0 0-21475 {}} {130 0 0 0-21476 {}} {130 0 0 0-21477 {}} {130 0 0 0-21478 {}} {130 0 0 0-21479 {}} {130 0 0 0-21480 {}} {130 0 0 0-21481 {}} {130 0 0 0-21482 {}} {130 0 0 0-21483 {}} {64 0 0 0-20946 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21474) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-552 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{131 0 0 0-20945 {}}} SUCCS {{259 0 0 0-21475 {}} {130 0 0 0-21483 {}}} CYCLES {}}
set a(0-21475) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-553 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{259 0 0 0-21474 {}} {130 0 0 0-20945 {}}} SUCCS {{259 0 0 0-21476 {}} {130 0 0 0-21483 {}}} CYCLES {}}
set a(0-21476) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-554 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{259 0 0 0-21475 {}} {130 0 0 0-20945 {}}} SUCCS {{258 0 0 0-21480 {}} {130 0 0 0-21483 {}}} CYCLES {}}
set a(0-21477) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-555 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.8650000499999999} PREDS {{130 0 0 0-20945 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21478 {}} {130 0 0 0-21483 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21478) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#32 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-556 LOC {10 1.0 11 0.0 11 0.0 11 0.8650000499999999} PREDS {{259 0 0 0-21477 {}} {130 0 0 0-20945 {}}} SUCCS {{259 0 0 0-21479 {}} {130 0 0 0-21483 {}}} CYCLES {}}
set a(0-21479) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-557 LOC {10 1.0 11 0.8650000499999999 11 0.8650000499999999 11 0.8650000499999999} PREDS {{259 0 0 0-21478 {}} {130 0 0 0-20945 {}}} SUCCS {{259 0 0 0-21480 {}} {130 0 0 0-21483 {}}} CYCLES {}}
set a(0-21480) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-558 LOC {11 0.0 11 0.8650000499999999 11 0.8650000499999999 11 0.9999999249999999 11 0.9999999249999999} PREDS {{259 0 0 0-21479 {}} {258 0 0 0-21476 {}} {130 0 0 0-20945 {}}} SUCCS {{259 0 0 0-21481 {}} {130 0 0 0-21483 {}}} CYCLES {}}
set a(0-21481) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-559 LOC {11 0.13499995 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-21480 {}} {130 0 0 0-20945 {}}} SUCCS {{259 0 0 0-21482 {}} {130 0 0 0-21483 {}}} CYCLES {}}
set a(0-21482) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-560 LOC {11 0.13499995 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-21481 {}} {130 0 0 0-20945 {}}} SUCCS {{259 0 0 0-21483 {}}} CYCLES {}}
set a(0-21483) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-561 LOC {11 0.13499995 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-21482 {}} {130 0 0 0-21481 {}} {130 0 0 0-21480 {}} {130 0 0 0-21479 {}} {130 0 0 0-21478 {}} {130 0 0 0-21477 {}} {130 0 0 0-21476 {}} {130 0 0 0-21475 {}} {130 0 0 0-21474 {}} {130 0 0 0-20945 {}}} SUCCS {{128 0 0 0-21493 {}} {64 0 0 0-20946 {}}} CYCLES {}}
set a(0-21484) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-562 LOC {1 0.118125 5 0.9312499999999999 5 0.9312499999999999 5 0.9999998749999999 10 0.088546025} PREDS {{258 0 0 0-20985 {}}} SUCCS {{258 0 0 0-21488 {}} {130 0 0 0-20946 {}} {258 0 0 0-22481 {}}} CYCLES {}}
set a(0-21485) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-563 LOC {0 1.0 9 0.0 9 0.0 9 0.0 10 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21486 {}} {130 0 0 0-20946 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21486) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#33 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-564 LOC {0 1.0 9 0.0 9 0.0 10 0.08854614999999999} PREDS {{259 0 0 0-21485 {}}} SUCCS {{259 0 0 0-21487 {}} {130 0 0 0-20946 {}}} CYCLES {}}
set a(0-21487) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-565 LOC {0 1.0 9 0.08854614999999999 9 0.08854614999999999 10 0.08854614999999999} PREDS {{259 0 0 0-21486 {}}} SUCCS {{259 0 0 0-21488 {}} {130 0 0 0-20946 {}}} CYCLES {}}
set a(0-21488) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-566 LOC {1 0.18687499999999999 9 0.08854614999999999 9 0.08854614999999999 9 0.5624999104999999 10 0.5624999104999999} PREDS {{259 0 0 0-21487 {}} {258 0 0 0-21484 {}}} SUCCS {{259 0 0 0-21489 {}} {258 0 0 0-21491 {}} {130 0 0 0-20946 {}}} CYCLES {}}
set a(0-21489) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#66 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-567 LOC {1 0.66082885 9 0.5625 9 0.5625 10 0.5625} PREDS {{259 0 0 0-21488 {}}} SUCCS {{259 0 3.000 0-21490 {}} {130 0 0 0-20946 {}}} CYCLES {}}
set a(0-21490) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-568 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.000 0-21489 {}}} SUCCS {{258 0 0 0-20946 {}}} CYCLES {}}
set a(0-21491) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-569 LOC {1 0.66082885 9 0.5625 9 0.5625 10 0.5625} PREDS {{258 0 0 0-21488 {}}} SUCCS {{259 0 3.000 0-21492 {}} {130 0 0 0-20946 {}}} CYCLES {}}
set a(0-21492) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-570 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.000 0-21491 {}}} SUCCS {{258 0 0 0-20946 {}}} CYCLES {}}
set a(0-21493) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-571 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-21483 {}} {772 0 0 0-20946 {}}} SUCCS {{259 0 0 0-20946 {}}} CYCLES {}}
set a(0-21494) {AREA_SCORE {} NAME VEC_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-572 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-21540 {}}} SUCCS {{259 0 0 0-21495 {}} {130 0 0 0-21539 {}} {256 0 0 0-21540 {}}} CYCLES {}}
set a(0-21495) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#9)(11-3) TYPE READSLICE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-573 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-21494 {}}} SUCCS {{258 0 0 0-21499 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21496) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-574 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-21497 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21497) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#34 TYPE READSLICE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-575 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-21496 {}}} SUCCS {{259 0 0 0-21498 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21498) {AREA_SCORE {} NAME VEC_LOOP:conc#16 TYPE CONCATENATE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-576 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-21497 {}}} SUCCS {{259 0 0 0-21499 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21499) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.02 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-577 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-21498 {}} {258 0 0 0-21495 {}}} SUCCS {{258 0 0 0-21502 {}} {258 0 0 0-21520 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21500) {AREA_SCORE {} NAME VEC_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-578 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-21540 {}}} SUCCS {{259 0 0 0-21501 {}} {130 0 0 0-21539 {}} {256 0 0 0-21540 {}}} CYCLES {}}
set a(0-21501) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#9)(2-0)#1 TYPE READSLICE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-579 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-21500 {}}} SUCCS {{259 0 0 0-21502 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21502) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-580 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-21501 {}} {258 0 0 0-21499 {}}} SUCCS {{259 0 3.750 0-21503 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21503) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-581 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21502 {}} {774 0 3.750 0-21534 {}} {774 0 3.750 0-21521 {}}} SUCCS {{258 0 0 0-21513 {}} {256 0 0 0-21521 {}} {258 0 0 0-21523 {}} {256 0 0 0-21534 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21504) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-582 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21505 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21505) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#35 TYPE READSLICE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-583 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21504 {}}} SUCCS {{259 0 0 0-21506 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21506) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-584 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21505 {}}} SUCCS {{258 0 0 0-21508 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21507) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-585 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21508 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21508) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#34 TYPE ACCU DELAY {1.07 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-586 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21507 {}} {258 0 0 0-21506 {}}} SUCCS {{258 0 0 0-21511 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21509) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-587 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21540 {}}} SUCCS {{259 0 0 0-21510 {}} {130 0 0 0-21539 {}} {256 0 0 0-21540 {}}} CYCLES {}}
set a(0-21510) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-588 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21509 {}}} SUCCS {{259 0 0 0-21511 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21511) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-589 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21510 {}} {258 0 0 0-21508 {}}} SUCCS {{259 0 3.750 0-21512 {}} {258 0 3.750 0-21534 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21512) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-590 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21511 {}} {774 0 3.750 0-21534 {}} {774 0 3.750 0-21521 {}}} SUCCS {{259 0 0 0-21513 {}} {256 0 0 0-21521 {}} {258 0 0 0-21522 {}} {256 0 0 0-21534 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21513) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-591 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21512 {}} {258 0 0 0-21503 {}}} SUCCS {{259 0 0 0-21514 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21514) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-592 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21513 {}} {128 0 0 0-21516 {}}} SUCCS {{258 0 0 0-21516 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21515) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-593 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21516 {}}} SUCCS {{259 0 0 0-21516 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21516) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-594 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21515 {}} {258 0 0 0-21514 {}}} SUCCS {{128 0 0 0-21514 {}} {128 0 0 0-21515 {}} {259 0 0 0-21517 {}}} CYCLES {}}
set a(0-21517) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-595 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21516 {}}} SUCCS {{258 0 3.750 0-21521 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21518) {AREA_SCORE {} NAME VEC_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-596 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-21540 {}}} SUCCS {{259 0 0 0-21519 {}} {130 0 0 0-21539 {}} {256 0 0 0-21540 {}}} CYCLES {}}
set a(0-21519) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#9)(2-0) TYPE READSLICE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-597 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-21518 {}}} SUCCS {{259 0 0 0-21520 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21520) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-598 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21519 {}} {258 0 0 0-21499 {}}} SUCCS {{259 0 3.750 0-21521 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21521) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-599 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21521 {}} {259 0 3.750 0-21520 {}} {258 0 3.750 0-21517 {}} {256 0 0 0-21512 {}} {256 0 0 0-21503 {}} {774 0 0 0-21534 {}}} SUCCS {{774 0 3.750 0-21503 {}} {774 0 3.750 0-21512 {}} {774 0 0 0-21521 {}} {258 0 0 0-21534 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21522) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-600 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21512 {}}} SUCCS {{259 0 0 0-21523 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21523) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-601 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21522 {}} {258 0 0 0-21503 {}}} SUCCS {{259 0 0 0-21524 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21524) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-602 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21523 {}} {128 0 0 0-21526 {}}} SUCCS {{258 0 0 0-21526 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21525) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-603 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21526 {}}} SUCCS {{259 0 0 0-21526 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21526) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-604 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21525 {}} {258 0 0 0-21524 {}}} SUCCS {{128 0 0 0-21524 {}} {128 0 0 0-21525 {}} {259 0 0 0-21527 {}}} CYCLES {}}
set a(0-21527) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-605 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21526 {}}} SUCCS {{259 0 0 0-21528 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21528) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-606 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21527 {}} {128 0 0 0-21532 {}}} SUCCS {{258 0 0 0-21532 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21529) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-607 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21532 {}}} SUCCS {{258 0 0 0-21532 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21530) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-608 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21532 {}}} SUCCS {{258 0 0 0-21532 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21531) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-609 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21532 {}}} SUCCS {{259 0 0 0-21532 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21532) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-610 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21531 {}} {258 0 0 0-21530 {}} {258 0 0 0-21529 {}} {258 0 0 0-21528 {}}} SUCCS {{128 0 0 0-21528 {}} {128 0 0 0-21529 {}} {128 0 0 0-21530 {}} {128 0 0 0-21531 {}} {259 0 0 0-21533 {}}} CYCLES {}}
set a(0-21533) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-611 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21532 {}}} SUCCS {{259 0 3.750 0-21534 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21534) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-612 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21534 {}} {259 0 3.750 0-21533 {}} {258 0 0 0-21521 {}} {256 0 0 0-21512 {}} {258 0 3.750 0-21511 {}} {256 0 0 0-21503 {}}} SUCCS {{774 0 3.750 0-21503 {}} {774 0 3.750 0-21512 {}} {774 0 0 0-21521 {}} {774 0 0 0-21534 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21535) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-613 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21540 {}}} SUCCS {{259 0 0 0-21536 {}} {130 0 0 0-21539 {}} {256 0 0 0-21540 {}}} CYCLES {}}
set a(0-21536) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-614 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21535 {}}} SUCCS {{259 0 0 0-21537 {}} {130 0 0 0-21539 {}}} CYCLES {}}
set a(0-21537) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-615 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21536 {}}} SUCCS {{259 0 0 0-21538 {}} {130 0 0 0-21539 {}} {258 0 0 0-21540 {}}} CYCLES {}}
set a(0-21538) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-616 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21537 {}}} SUCCS {{259 0 0 0-21539 {}}} CYCLES {}}
set a(0-21539) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20946 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-617 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21538 {}} {130 0 0 0-21537 {}} {130 0 0 0-21536 {}} {130 0 0 0-21535 {}} {130 0 0 0-21534 {}} {130 0 0 0-21533 {}} {130 0 0 0-21531 {}} {130 0 0 0-21530 {}} {130 0 0 0-21529 {}} {130 0 0 0-21528 {}} {130 0 0 0-21527 {}} {130 0 0 0-21525 {}} {130 0 0 0-21524 {}} {130 0 0 0-21523 {}} {130 0 0 0-21522 {}} {130 0 0 0-21521 {}} {130 0 0 0-21520 {}} {130 0 0 0-21519 {}} {130 0 0 0-21518 {}} {130 0 0 0-21517 {}} {130 0 0 0-21515 {}} {130 0 0 0-21514 {}} {130 0 0 0-21513 {}} {130 0 0 0-21512 {}} {130 0 0 0-21511 {}} {130 0 0 0-21510 {}} {130 0 0 0-21509 {}} {130 0 0 0-21508 {}} {130 0 0 0-21507 {}} {130 0 0 0-21506 {}} {130 0 0 0-21505 {}} {130 0 0 0-21504 {}} {130 0 0 0-21503 {}} {130 0 0 0-21502 {}} {130 0 0 0-21501 {}} {130 0 0 0-21500 {}} {130 0 0 0-21499 {}} {130 0 0 0-21498 {}} {130 0 0 0-21497 {}} {130 0 0 0-21496 {}} {130 0 0 0-21495 {}} {130 0 0 0-21494 {}}} SUCCS {{129 0 0 0-21540 {}}} CYCLES {}}
set a(0-21540) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20946 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21540 {}} {129 0 0 0-21539 {}} {258 0 0 0-21537 {}} {256 0 0 0-21535 {}} {256 0 0 0-21518 {}} {256 0 0 0-21509 {}} {256 0 0 0-21500 {}} {256 0 0 0-21494 {}}} SUCCS {{774 0 0 0-21494 {}} {774 0 0 0-21500 {}} {774 0 0 0-21509 {}} {774 0 0 0-21518 {}} {774 0 0 0-21535 {}} {772 0 0 0-21540 {}}} CYCLES {}}
set a(0-20946) {CHI {0-21494 0-21495 0-21496 0-21497 0-21498 0-21499 0-21500 0-21501 0-21502 0-21503 0-21504 0-21505 0-21506 0-21507 0-21508 0-21509 0-21510 0-21511 0-21512 0-21513 0-21514 0-21515 0-21516 0-21517 0-21518 0-21519 0-21520 0-21521 0-21522 0-21523 0-21524 0-21525 0-21526 0-21527 0-21528 0-21529 0-21530 0-21531 0-21532 0-21533 0-21534 0-21535 0-21536 0-21537 0-21538 0-21539 0-21540} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-618 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-21493 {}} {258 0 0 0-21492 {}} {130 0 0 0-21491 {}} {258 0 0 0-21490 {}} {130 0 0 0-21489 {}} {130 0 0 0-21488 {}} {130 0 0 0-21487 {}} {130 0 0 0-21486 {}} {130 0 0 0-21485 {}} {130 0 0 0-21484 {}} {64 0 0 0-21483 {}} {64 0 0 0-20945 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21493 {}} {131 0 0 0-21541 {}} {130 0 0 0-21542 {}} {130 0 0 0-21543 {}} {130 0 0 0-21544 {}} {130 0 0 0-21545 {}} {130 0 0 0-21546 {}} {130 0 0 0-21547 {}} {130 0 0 0-21548 {}} {130 0 0 0-21549 {}} {130 0 0 0-21550 {}} {64 0 0 0-20947 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21541) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-619 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{131 0 0 0-20946 {}}} SUCCS {{259 0 0 0-21542 {}} {130 0 0 0-21550 {}}} CYCLES {}}
set a(0-21542) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-620 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{259 0 0 0-21541 {}} {130 0 0 0-20946 {}}} SUCCS {{259 0 0 0-21543 {}} {130 0 0 0-21550 {}}} CYCLES {}}
set a(0-21543) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-621 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{259 0 0 0-21542 {}} {130 0 0 0-20946 {}}} SUCCS {{258 0 0 0-21547 {}} {130 0 0 0-21550 {}}} CYCLES {}}
set a(0-21544) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-622 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.8650000499999999} PREDS {{130 0 0 0-20946 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21545 {}} {130 0 0 0-21550 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21545) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#36 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-623 LOC {11 1.0 12 0.0 12 0.0 12 0.8650000499999999} PREDS {{259 0 0 0-21544 {}} {130 0 0 0-20946 {}}} SUCCS {{259 0 0 0-21546 {}} {130 0 0 0-21550 {}}} CYCLES {}}
set a(0-21546) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-624 LOC {11 1.0 12 0.8650000499999999 12 0.8650000499999999 12 0.8650000499999999} PREDS {{259 0 0 0-21545 {}} {130 0 0 0-20946 {}}} SUCCS {{259 0 0 0-21547 {}} {130 0 0 0-21550 {}}} CYCLES {}}
set a(0-21547) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-625 LOC {12 0.0 12 0.8650000499999999 12 0.8650000499999999 12 0.9999999249999999 12 0.9999999249999999} PREDS {{259 0 0 0-21546 {}} {258 0 0 0-21543 {}} {130 0 0 0-20946 {}}} SUCCS {{259 0 0 0-21548 {}} {130 0 0 0-21550 {}}} CYCLES {}}
set a(0-21548) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-626 LOC {12 0.13499995 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-21547 {}} {130 0 0 0-20946 {}}} SUCCS {{259 0 0 0-21549 {}} {130 0 0 0-21550 {}}} CYCLES {}}
set a(0-21549) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-627 LOC {12 0.13499995 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-21548 {}} {130 0 0 0-20946 {}}} SUCCS {{259 0 0 0-21550 {}}} CYCLES {}}
set a(0-21550) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-628 LOC {12 0.13499995 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-21549 {}} {130 0 0 0-21548 {}} {130 0 0 0-21547 {}} {130 0 0 0-21546 {}} {130 0 0 0-21545 {}} {130 0 0 0-21544 {}} {130 0 0 0-21543 {}} {130 0 0 0-21542 {}} {130 0 0 0-21541 {}} {130 0 0 0-20946 {}}} SUCCS {{128 0 0 0-21557 {}} {64 0 0 0-20947 {}}} CYCLES {}}
set a(0-21551) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-629 LOC {0 1.0 10 0.0 10 0.0 10 0.0 11 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21552 {}} {130 0 0 0-20947 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21552) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#37 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-630 LOC {0 1.0 10 0.0 10 0.0 11 0.08854614999999999} PREDS {{259 0 0 0-21551 {}}} SUCCS {{259 0 0 0-21553 {}} {130 0 0 0-20947 {}}} CYCLES {}}
set a(0-21553) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-631 LOC {0 1.0 10 0.08854614999999999 10 0.08854614999999999 11 0.08854614999999999} PREDS {{259 0 0 0-21552 {}}} SUCCS {{259 0 0 0-21554 {}} {130 0 0 0-20947 {}}} CYCLES {}}
set a(0-21554) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-632 LOC {1 0.18687499999999999 10 0.08854614999999999 10 0.08854614999999999 10 0.5624999104999999 11 0.5624999104999999} PREDS {{259 0 0 0-21553 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-21555 {}} {258 0 3.000 0-21556 {}} {130 0 0 0-20947 {}}} CYCLES {}}
set a(0-21555) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-633 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 3.000 0-21554 {}}} SUCCS {{258 0 0 0-20947 {}}} CYCLES {}}
set a(0-21556) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-634 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 12 0.2999998749999999} PREDS {{258 0 3.000 0-21554 {}}} SUCCS {{258 0 0 0-20947 {}}} CYCLES {}}
set a(0-21557) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-635 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-21550 {}} {772 0 0 0-20947 {}}} SUCCS {{259 0 0 0-20947 {}}} CYCLES {}}
set a(0-21558) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-636 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21598 {}}} SUCCS {{259 0 0 0-21559 {}} {130 0 0 0-21597 {}} {256 0 0 0-21598 {}}} CYCLES {}}
set a(0-21559) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-637 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21558 {}}} SUCCS {{258 0 0 0-21563 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21560) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-638 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-21561 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21561) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#38 TYPE READSLICE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-639 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21560 {}}} SUCCS {{259 0 0 0-21562 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21562) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-640 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-21561 {}}} SUCCS {{259 0 0 0-21563 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21563) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-641 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21562 {}} {258 0 0 0-21559 {}}} SUCCS {{259 0 3.750 0-21564 {}} {258 0 3.750 0-21579 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21564) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-642 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21563 {}} {774 0 3.750 0-21592 {}} {774 0 3.750 0-21579 {}}} SUCCS {{258 0 0 0-21574 {}} {256 0 0 0-21579 {}} {258 0 0 0-21581 {}} {256 0 0 0-21592 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21565) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-643 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21566 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21566) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#39 TYPE READSLICE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-644 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21565 {}}} SUCCS {{259 0 0 0-21567 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21567) {AREA_SCORE {} NAME VEC_LOOP:conc#19 TYPE CONCATENATE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-645 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21566 {}}} SUCCS {{258 0 0 0-21569 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21568) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-646 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21569 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21569) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#35 TYPE ACCU DELAY {1.07 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-647 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21568 {}} {258 0 0 0-21567 {}}} SUCCS {{258 0 0 0-21572 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21570) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-648 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21598 {}}} SUCCS {{259 0 0 0-21571 {}} {130 0 0 0-21597 {}} {256 0 0 0-21598 {}}} CYCLES {}}
set a(0-21571) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-649 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21570 {}}} SUCCS {{259 0 0 0-21572 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21572) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-650 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21571 {}} {258 0 0 0-21569 {}}} SUCCS {{259 0 3.750 0-21573 {}} {258 0 3.750 0-21592 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21573) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-651 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21572 {}} {774 0 3.750 0-21592 {}} {774 0 3.750 0-21579 {}}} SUCCS {{259 0 0 0-21574 {}} {256 0 0 0-21579 {}} {258 0 0 0-21580 {}} {256 0 0 0-21592 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21574) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-652 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21573 {}} {258 0 0 0-21564 {}}} SUCCS {{259 0 0 0-21575 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21575) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-653 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21574 {}} {128 0 0 0-21577 {}}} SUCCS {{258 0 0 0-21577 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21576) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-654 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21577 {}}} SUCCS {{259 0 0 0-21577 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21577) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-655 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21576 {}} {258 0 0 0-21575 {}}} SUCCS {{128 0 0 0-21575 {}} {128 0 0 0-21576 {}} {259 0 0 0-21578 {}}} CYCLES {}}
set a(0-21578) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-656 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21577 {}}} SUCCS {{259 0 3.750 0-21579 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21579) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-657 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21579 {}} {259 0 3.750 0-21578 {}} {256 0 0 0-21573 {}} {256 0 0 0-21564 {}} {258 0 3.750 0-21563 {}} {774 0 0 0-21592 {}}} SUCCS {{774 0 3.750 0-21564 {}} {774 0 3.750 0-21573 {}} {774 0 0 0-21579 {}} {258 0 0 0-21592 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21580) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-658 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21573 {}}} SUCCS {{259 0 0 0-21581 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21581) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-659 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21580 {}} {258 0 0 0-21564 {}}} SUCCS {{259 0 0 0-21582 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21582) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-660 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21581 {}} {128 0 0 0-21584 {}}} SUCCS {{258 0 0 0-21584 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21583) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-661 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21584 {}}} SUCCS {{259 0 0 0-21584 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21584) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-662 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21583 {}} {258 0 0 0-21582 {}}} SUCCS {{128 0 0 0-21582 {}} {128 0 0 0-21583 {}} {259 0 0 0-21585 {}}} CYCLES {}}
set a(0-21585) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-663 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21584 {}}} SUCCS {{259 0 0 0-21586 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21586) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-664 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21585 {}} {128 0 0 0-21590 {}}} SUCCS {{258 0 0 0-21590 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21587) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-665 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21590 {}}} SUCCS {{258 0 0 0-21590 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21588) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-666 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21590 {}}} SUCCS {{258 0 0 0-21590 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21589) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-667 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21590 {}}} SUCCS {{259 0 0 0-21590 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21590) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-668 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21589 {}} {258 0 0 0-21588 {}} {258 0 0 0-21587 {}} {258 0 0 0-21586 {}}} SUCCS {{128 0 0 0-21586 {}} {128 0 0 0-21587 {}} {128 0 0 0-21588 {}} {128 0 0 0-21589 {}} {259 0 0 0-21591 {}}} CYCLES {}}
set a(0-21591) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-669 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21590 {}}} SUCCS {{259 0 3.750 0-21592 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21592) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-670 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21592 {}} {259 0 3.750 0-21591 {}} {258 0 0 0-21579 {}} {256 0 0 0-21573 {}} {258 0 3.750 0-21572 {}} {256 0 0 0-21564 {}}} SUCCS {{774 0 3.750 0-21564 {}} {774 0 3.750 0-21573 {}} {774 0 0 0-21579 {}} {774 0 0 0-21592 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21593) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-671 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21598 {}}} SUCCS {{259 0 0 0-21594 {}} {130 0 0 0-21597 {}} {256 0 0 0-21598 {}}} CYCLES {}}
set a(0-21594) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-672 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21593 {}}} SUCCS {{259 0 0 0-21595 {}} {130 0 0 0-21597 {}}} CYCLES {}}
set a(0-21595) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-673 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21594 {}}} SUCCS {{259 0 0 0-21596 {}} {130 0 0 0-21597 {}} {258 0 0 0-21598 {}}} CYCLES {}}
set a(0-21596) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-674 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21595 {}}} SUCCS {{259 0 0 0-21597 {}}} CYCLES {}}
set a(0-21597) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20947 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-675 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21596 {}} {130 0 0 0-21595 {}} {130 0 0 0-21594 {}} {130 0 0 0-21593 {}} {130 0 0 0-21592 {}} {130 0 0 0-21591 {}} {130 0 0 0-21589 {}} {130 0 0 0-21588 {}} {130 0 0 0-21587 {}} {130 0 0 0-21586 {}} {130 0 0 0-21585 {}} {130 0 0 0-21583 {}} {130 0 0 0-21582 {}} {130 0 0 0-21581 {}} {130 0 0 0-21580 {}} {130 0 0 0-21579 {}} {130 0 0 0-21578 {}} {130 0 0 0-21576 {}} {130 0 0 0-21575 {}} {130 0 0 0-21574 {}} {130 0 0 0-21573 {}} {130 0 0 0-21572 {}} {130 0 0 0-21571 {}} {130 0 0 0-21570 {}} {130 0 0 0-21569 {}} {130 0 0 0-21568 {}} {130 0 0 0-21567 {}} {130 0 0 0-21566 {}} {130 0 0 0-21565 {}} {130 0 0 0-21564 {}} {130 0 0 0-21563 {}} {130 0 0 0-21562 {}} {130 0 0 0-21561 {}} {130 0 0 0-21560 {}} {130 0 0 0-21559 {}} {130 0 0 0-21558 {}}} SUCCS {{129 0 0 0-21598 {}}} CYCLES {}}
set a(0-21598) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20947 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21598 {}} {129 0 0 0-21597 {}} {258 0 0 0-21595 {}} {256 0 0 0-21593 {}} {256 0 0 0-21570 {}} {256 0 0 0-21558 {}}} SUCCS {{774 0 0 0-21558 {}} {774 0 0 0-21570 {}} {774 0 0 0-21593 {}} {772 0 0 0-21598 {}}} CYCLES {}}
set a(0-20947) {CHI {0-21558 0-21559 0-21560 0-21561 0-21562 0-21563 0-21564 0-21565 0-21566 0-21567 0-21568 0-21569 0-21570 0-21571 0-21572 0-21573 0-21574 0-21575 0-21576 0-21577 0-21578 0-21579 0-21580 0-21581 0-21582 0-21583 0-21584 0-21585 0-21586 0-21587 0-21588 0-21589 0-21590 0-21591 0-21592 0-21593 0-21594 0-21595 0-21596 0-21597 0-21598} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-676 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-21557 {}} {258 0 0 0-21556 {}} {258 0 0 0-21555 {}} {130 0 0 0-21554 {}} {130 0 0 0-21553 {}} {130 0 0 0-21552 {}} {130 0 0 0-21551 {}} {64 0 0 0-21550 {}} {64 0 0 0-20946 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21557 {}} {131 0 0 0-21599 {}} {130 0 0 0-21600 {}} {130 0 0 0-21601 {}} {130 0 0 0-21602 {}} {130 0 0 0-21603 {}} {130 0 0 0-21604 {}} {130 0 0 0-21605 {}} {130 0 0 0-21606 {}} {130 0 0 0-21607 {}} {130 0 0 0-21608 {}} {64 0 0 0-20948 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21599) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-677 LOC {12 1.0 13 0.8650000499999999 13 0.8650000499999999 13 0.8650000499999999} PREDS {{131 0 0 0-20947 {}}} SUCCS {{259 0 0 0-21600 {}} {130 0 0 0-21608 {}}} CYCLES {}}
set a(0-21600) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-678 LOC {12 1.0 13 0.8650000499999999 13 0.8650000499999999 13 0.8650000499999999} PREDS {{259 0 0 0-21599 {}} {130 0 0 0-20947 {}}} SUCCS {{259 0 0 0-21601 {}} {130 0 0 0-21608 {}}} CYCLES {}}
set a(0-21601) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-679 LOC {12 1.0 13 0.8650000499999999 13 0.8650000499999999 13 0.8650000499999999} PREDS {{259 0 0 0-21600 {}} {130 0 0 0-20947 {}}} SUCCS {{258 0 0 0-21605 {}} {130 0 0 0-21608 {}}} CYCLES {}}
set a(0-21602) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-680 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.8650000499999999} PREDS {{130 0 0 0-20947 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21603 {}} {130 0 0 0-21608 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21603) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#40 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-681 LOC {12 1.0 13 0.0 13 0.0 13 0.8650000499999999} PREDS {{259 0 0 0-21602 {}} {130 0 0 0-20947 {}}} SUCCS {{259 0 0 0-21604 {}} {130 0 0 0-21608 {}}} CYCLES {}}
set a(0-21604) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-682 LOC {12 1.0 13 0.8650000499999999 13 0.8650000499999999 13 0.8650000499999999} PREDS {{259 0 0 0-21603 {}} {130 0 0 0-20947 {}}} SUCCS {{259 0 0 0-21605 {}} {130 0 0 0-21608 {}}} CYCLES {}}
set a(0-21605) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-683 LOC {13 0.0 13 0.8650000499999999 13 0.8650000499999999 13 0.9999999249999999 13 0.9999999249999999} PREDS {{259 0 0 0-21604 {}} {258 0 0 0-21601 {}} {130 0 0 0-20947 {}}} SUCCS {{259 0 0 0-21606 {}} {130 0 0 0-21608 {}}} CYCLES {}}
set a(0-21606) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-684 LOC {13 0.13499995 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-21605 {}} {130 0 0 0-20947 {}}} SUCCS {{259 0 0 0-21607 {}} {130 0 0 0-21608 {}}} CYCLES {}}
set a(0-21607) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-685 LOC {13 0.13499995 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-21606 {}} {130 0 0 0-20947 {}}} SUCCS {{259 0 0 0-21608 {}}} CYCLES {}}
set a(0-21608) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-686 LOC {13 0.13499995 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-21607 {}} {130 0 0 0-21606 {}} {130 0 0 0-21605 {}} {130 0 0 0-21604 {}} {130 0 0 0-21603 {}} {130 0 0 0-21602 {}} {130 0 0 0-21601 {}} {130 0 0 0-21600 {}} {130 0 0 0-21599 {}} {130 0 0 0-20947 {}}} SUCCS {{128 0 0 0-21617 {}} {64 0 0 0-20948 {}}} CYCLES {}}
set a(0-21609) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-687 LOC {0 1.0 11 0.0 11 0.0 11 0.0 12 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21610 {}} {130 0 0 0-20948 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21610) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#41 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-688 LOC {0 1.0 11 0.0 11 0.0 12 0.08854614999999999} PREDS {{259 0 0 0-21609 {}}} SUCCS {{259 0 0 0-21611 {}} {130 0 0 0-20948 {}}} CYCLES {}}
set a(0-21611) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-689 LOC {0 1.0 11 0.08854614999999999 11 0.08854614999999999 12 0.08854614999999999} PREDS {{259 0 0 0-21610 {}}} SUCCS {{259 0 0 0-21612 {}} {130 0 0 0-20948 {}}} CYCLES {}}
set a(0-21612) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-690 LOC {1 0.18687499999999999 11 0.08854614999999999 11 0.08854614999999999 11 0.5624999104999999 12 0.5624999104999999} PREDS {{259 0 0 0-21611 {}} {258 0 0 0-21110 {}}} SUCCS {{259 0 0 0-21613 {}} {258 0 0 0-21615 {}} {130 0 0 0-20948 {}}} CYCLES {}}
set a(0-21613) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#67 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-691 LOC {1 0.66082885 11 0.5625 11 0.5625 12 0.5625} PREDS {{259 0 0 0-21612 {}}} SUCCS {{259 0 3.000 0-21614 {}} {130 0 0 0-20948 {}}} CYCLES {}}
set a(0-21614) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-692 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.000 0-21613 {}}} SUCCS {{258 0 0 0-20948 {}}} CYCLES {}}
set a(0-21615) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-693 LOC {1 0.66082885 11 0.5625 11 0.5625 12 0.5625} PREDS {{258 0 0 0-21612 {}}} SUCCS {{259 0 3.000 0-21616 {}} {130 0 0 0-20948 {}}} CYCLES {}}
set a(0-21616) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-694 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.000 0-21615 {}}} SUCCS {{258 0 0 0-20948 {}}} CYCLES {}}
set a(0-21617) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-695 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-21608 {}} {772 0 0 0-20948 {}}} SUCCS {{259 0 0 0-20948 {}}} CYCLES {}}
set a(0-21618) {AREA_SCORE {} NAME VEC_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-696 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{774 0 0 0-21664 {}}} SUCCS {{259 0 0 0-21619 {}} {130 0 0 0-21663 {}} {256 0 0 0-21664 {}}} CYCLES {}}
set a(0-21619) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#11)(11-1) TYPE READSLICE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-697 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-21618 {}}} SUCCS {{258 0 0 0-21623 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21620) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-698 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-21621 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21621) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#42 TYPE READSLICE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-699 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-21620 {}}} SUCCS {{259 0 0 0-21622 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21622) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-700 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 1 0.33749999999999997} PREDS {{259 0 0 0-21621 {}}} SUCCS {{259 0 0 0-21623 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21623) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.05 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-701 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-21622 {}} {258 0 0 0-21619 {}}} SUCCS {{258 0 0 0-21626 {}} {258 0 0 0-21644 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21624) {AREA_SCORE {} NAME VEC_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-702 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-21664 {}}} SUCCS {{259 0 0 0-21625 {}} {130 0 0 0-21663 {}} {256 0 0 0-21664 {}}} CYCLES {}}
set a(0-21625) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#11)(0)#1 TYPE READSLICE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-703 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-21624 {}}} SUCCS {{259 0 0 0-21626 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21626) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-704 LOC {1 0.13125 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-21625 {}} {258 0 0 0-21623 {}}} SUCCS {{259 0 3.750 0-21627 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21627) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-705 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21626 {}} {774 0 3.750 0-21658 {}} {774 0 3.750 0-21645 {}}} SUCCS {{258 0 0 0-21637 {}} {256 0 0 0-21645 {}} {258 0 0 0-21647 {}} {256 0 0 0-21658 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21628) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-706 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21629 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21629) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#43 TYPE READSLICE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-707 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21628 {}}} SUCCS {{259 0 0 0-21630 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21630) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-708 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21629 {}}} SUCCS {{258 0 0 0-21632 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21631) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-709 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21632 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21632) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#36 TYPE ACCU DELAY {1.07 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-710 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21631 {}} {258 0 0 0-21630 {}}} SUCCS {{258 0 0 0-21635 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21633) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21664 {}}} SUCCS {{259 0 0 0-21634 {}} {130 0 0 0-21663 {}} {256 0 0 0-21664 {}}} CYCLES {}}
set a(0-21634) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-712 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21633 {}}} SUCCS {{259 0 0 0-21635 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21635) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-713 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21634 {}} {258 0 0 0-21632 {}}} SUCCS {{259 0 3.750 0-21636 {}} {258 0 3.750 0-21658 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21636) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-714 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21635 {}} {774 0 3.750 0-21658 {}} {774 0 3.750 0-21645 {}}} SUCCS {{259 0 0 0-21637 {}} {256 0 0 0-21645 {}} {258 0 0 0-21646 {}} {256 0 0 0-21658 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21637) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-715 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21636 {}} {258 0 0 0-21627 {}}} SUCCS {{259 0 0 0-21638 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21638) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-716 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21637 {}} {128 0 0 0-21640 {}}} SUCCS {{258 0 0 0-21640 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21639) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-717 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21640 {}}} SUCCS {{259 0 0 0-21640 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21640) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-718 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21639 {}} {258 0 0 0-21638 {}}} SUCCS {{128 0 0 0-21638 {}} {128 0 0 0-21639 {}} {259 0 0 0-21641 {}}} CYCLES {}}
set a(0-21641) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-719 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21640 {}}} SUCCS {{258 0 3.750 0-21645 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21642) {AREA_SCORE {} NAME VEC_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-720 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-21664 {}}} SUCCS {{259 0 0 0-21643 {}} {130 0 0 0-21663 {}} {256 0 0 0-21664 {}}} CYCLES {}}
set a(0-21643) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#11)(0) TYPE READSLICE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-721 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-21642 {}}} SUCCS {{259 0 0 0-21644 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21644) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-722 LOC {1 0.13125 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21643 {}} {258 0 0 0-21623 {}}} SUCCS {{259 0 3.750 0-21645 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21645) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-723 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21645 {}} {259 0 3.750 0-21644 {}} {258 0 3.750 0-21641 {}} {256 0 0 0-21636 {}} {256 0 0 0-21627 {}} {774 0 0 0-21658 {}}} SUCCS {{774 0 3.750 0-21627 {}} {774 0 3.750 0-21636 {}} {774 0 0 0-21645 {}} {258 0 0 0-21658 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21646) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-724 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21636 {}}} SUCCS {{259 0 0 0-21647 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21647) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-725 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21646 {}} {258 0 0 0-21627 {}}} SUCCS {{259 0 0 0-21648 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21648) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-726 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21647 {}} {128 0 0 0-21650 {}}} SUCCS {{258 0 0 0-21650 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21649) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-727 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21650 {}}} SUCCS {{259 0 0 0-21650 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21650) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-728 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21649 {}} {258 0 0 0-21648 {}}} SUCCS {{128 0 0 0-21648 {}} {128 0 0 0-21649 {}} {259 0 0 0-21651 {}}} CYCLES {}}
set a(0-21651) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-729 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21650 {}}} SUCCS {{259 0 0 0-21652 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21652) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-730 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21651 {}} {128 0 0 0-21656 {}}} SUCCS {{258 0 0 0-21656 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21653) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-731 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21656 {}}} SUCCS {{258 0 0 0-21656 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21654) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-732 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21656 {}}} SUCCS {{258 0 0 0-21656 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21655) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-733 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21656 {}}} SUCCS {{259 0 0 0-21656 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21656) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-734 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21655 {}} {258 0 0 0-21654 {}} {258 0 0 0-21653 {}} {258 0 0 0-21652 {}}} SUCCS {{128 0 0 0-21652 {}} {128 0 0 0-21653 {}} {128 0 0 0-21654 {}} {128 0 0 0-21655 {}} {259 0 0 0-21657 {}}} CYCLES {}}
set a(0-21657) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-735 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21656 {}}} SUCCS {{259 0 3.750 0-21658 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21658) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-736 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21658 {}} {259 0 3.750 0-21657 {}} {258 0 0 0-21645 {}} {256 0 0 0-21636 {}} {258 0 3.750 0-21635 {}} {256 0 0 0-21627 {}}} SUCCS {{774 0 3.750 0-21627 {}} {774 0 3.750 0-21636 {}} {774 0 0 0-21645 {}} {774 0 0 0-21658 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21659) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-737 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21664 {}}} SUCCS {{259 0 0 0-21660 {}} {130 0 0 0-21663 {}} {256 0 0 0-21664 {}}} CYCLES {}}
set a(0-21660) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-738 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21659 {}}} SUCCS {{259 0 0 0-21661 {}} {130 0 0 0-21663 {}}} CYCLES {}}
set a(0-21661) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-739 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21660 {}}} SUCCS {{259 0 0 0-21662 {}} {130 0 0 0-21663 {}} {258 0 0 0-21664 {}}} CYCLES {}}
set a(0-21662) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-740 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21661 {}}} SUCCS {{259 0 0 0-21663 {}}} CYCLES {}}
set a(0-21663) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20948 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-741 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21662 {}} {130 0 0 0-21661 {}} {130 0 0 0-21660 {}} {130 0 0 0-21659 {}} {130 0 0 0-21658 {}} {130 0 0 0-21657 {}} {130 0 0 0-21655 {}} {130 0 0 0-21654 {}} {130 0 0 0-21653 {}} {130 0 0 0-21652 {}} {130 0 0 0-21651 {}} {130 0 0 0-21649 {}} {130 0 0 0-21648 {}} {130 0 0 0-21647 {}} {130 0 0 0-21646 {}} {130 0 0 0-21645 {}} {130 0 0 0-21644 {}} {130 0 0 0-21643 {}} {130 0 0 0-21642 {}} {130 0 0 0-21641 {}} {130 0 0 0-21639 {}} {130 0 0 0-21638 {}} {130 0 0 0-21637 {}} {130 0 0 0-21636 {}} {130 0 0 0-21635 {}} {130 0 0 0-21634 {}} {130 0 0 0-21633 {}} {130 0 0 0-21632 {}} {130 0 0 0-21631 {}} {130 0 0 0-21630 {}} {130 0 0 0-21629 {}} {130 0 0 0-21628 {}} {130 0 0 0-21627 {}} {130 0 0 0-21626 {}} {130 0 0 0-21625 {}} {130 0 0 0-21624 {}} {130 0 0 0-21623 {}} {130 0 0 0-21622 {}} {130 0 0 0-21621 {}} {130 0 0 0-21620 {}} {130 0 0 0-21619 {}} {130 0 0 0-21618 {}}} SUCCS {{129 0 0 0-21664 {}}} CYCLES {}}
set a(0-21664) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20948 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21664 {}} {129 0 0 0-21663 {}} {258 0 0 0-21661 {}} {256 0 0 0-21659 {}} {256 0 0 0-21642 {}} {256 0 0 0-21633 {}} {256 0 0 0-21624 {}} {256 0 0 0-21618 {}}} SUCCS {{774 0 0 0-21618 {}} {774 0 0 0-21624 {}} {774 0 0 0-21633 {}} {774 0 0 0-21642 {}} {774 0 0 0-21659 {}} {772 0 0 0-21664 {}}} CYCLES {}}
set a(0-20948) {CHI {0-21618 0-21619 0-21620 0-21621 0-21622 0-21623 0-21624 0-21625 0-21626 0-21627 0-21628 0-21629 0-21630 0-21631 0-21632 0-21633 0-21634 0-21635 0-21636 0-21637 0-21638 0-21639 0-21640 0-21641 0-21642 0-21643 0-21644 0-21645 0-21646 0-21647 0-21648 0-21649 0-21650 0-21651 0-21652 0-21653 0-21654 0-21655 0-21656 0-21657 0-21658 0-21659 0-21660 0-21661 0-21662 0-21663 0-21664} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-742 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-21617 {}} {258 0 0 0-21616 {}} {130 0 0 0-21615 {}} {258 0 0 0-21614 {}} {130 0 0 0-21613 {}} {130 0 0 0-21612 {}} {130 0 0 0-21611 {}} {130 0 0 0-21610 {}} {130 0 0 0-21609 {}} {64 0 0 0-21608 {}} {64 0 0 0-20947 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21617 {}} {131 0 0 0-21665 {}} {130 0 0 0-21666 {}} {130 0 0 0-21667 {}} {130 0 0 0-21668 {}} {130 0 0 0-21669 {}} {130 0 0 0-21670 {}} {130 0 0 0-21671 {}} {130 0 0 0-21672 {}} {130 0 0 0-21673 {}} {130 0 0 0-21674 {}} {64 0 0 0-20949 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21665) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3)#1 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-743 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{131 0 0 0-20948 {}}} SUCCS {{259 0 0 0-21666 {}} {130 0 0 0-21674 {}}} CYCLES {}}
set a(0-21666) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-744 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-21665 {}} {130 0 0 0-20948 {}}} SUCCS {{259 0 0 0-21667 {}} {130 0 0 0-21674 {}}} CYCLES {}}
set a(0-21667) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-745 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-21666 {}} {130 0 0 0-20948 {}}} SUCCS {{258 0 0 0-21671 {}} {130 0 0 0-21674 {}}} CYCLES {}}
set a(0-21668) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-746 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8687499999999999} PREDS {{130 0 0 0-20948 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21669 {}} {130 0 0 0-21674 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21669) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#45 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-747 LOC {13 1.0 14 0.0 14 0.0 14 0.8687499999999999} PREDS {{259 0 0 0-21668 {}} {130 0 0 0-20948 {}}} SUCCS {{259 0 0 0-21670 {}} {130 0 0 0-21674 {}}} CYCLES {}}
set a(0-21670) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-748 LOC {13 1.0 14 0.8687499999999999 14 0.8687499999999999 14 0.8687499999999999} PREDS {{259 0 0 0-21669 {}} {130 0 0 0-20948 {}}} SUCCS {{259 0 0 0-21671 {}} {130 0 0 0-21674 {}}} CYCLES {}}
set a(0-21671) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.05 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-749 LOC {14 0.0 14 0.8687499999999999 14 0.8687499999999999 14 0.9999998749999999 14 0.9999998749999999} PREDS {{259 0 0 0-21670 {}} {258 0 0 0-21667 {}} {130 0 0 0-20948 {}}} SUCCS {{259 0 0 0-21672 {}} {130 0 0 0-21674 {}}} CYCLES {}}
set a(0-21672) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(10) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-750 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-21671 {}} {130 0 0 0-20948 {}}} SUCCS {{259 0 0 0-21673 {}} {130 0 0 0-21674 {}}} CYCLES {}}
set a(0-21673) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-751 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-21672 {}} {130 0 0 0-20948 {}}} SUCCS {{259 0 0 0-21674 {}}} CYCLES {}}
set a(0-21674) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-752 LOC {14 0.13125 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-21673 {}} {130 0 0 0-21672 {}} {130 0 0 0-21671 {}} {130 0 0 0-21670 {}} {130 0 0 0-21669 {}} {130 0 0 0-21668 {}} {130 0 0 0-21667 {}} {130 0 0 0-21666 {}} {130 0 0 0-21665 {}} {130 0 0 0-20948 {}}} SUCCS {{128 0 0 0-21681 {}} {64 0 0 0-20949 {}}} CYCLES {}}
set a(0-21675) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-753 LOC {0 1.0 12 0.0 12 0.0 12 0.0 13 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21676 {}} {130 0 0 0-20949 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21676) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#24 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-754 LOC {0 1.0 12 0.0 12 0.0 13 0.08854614999999999} PREDS {{259 0 0 0-21675 {}}} SUCCS {{259 0 0 0-21677 {}} {130 0 0 0-20949 {}}} CYCLES {}}
set a(0-21677) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-755 LOC {0 1.0 12 0.08854614999999999 12 0.08854614999999999 13 0.08854614999999999} PREDS {{259 0 0 0-21676 {}}} SUCCS {{259 0 0 0-21678 {}} {130 0 0 0-20949 {}}} CYCLES {}}
set a(0-21678) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-756 LOC {1 0.18687499999999999 12 0.08854614999999999 12 0.08854614999999999 12 0.5624999104999999 13 0.5624999104999999} PREDS {{259 0 0 0-21677 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-21679 {}} {258 0 3.000 0-21680 {}} {130 0 0 0-20949 {}}} CYCLES {}}
set a(0-21679) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-757 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 3.000 0-21678 {}}} SUCCS {{258 0 0 0-20949 {}}} CYCLES {}}
set a(0-21680) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-758 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 14 0.2999998749999999} PREDS {{258 0 3.000 0-21678 {}}} SUCCS {{258 0 0 0-20949 {}}} CYCLES {}}
set a(0-21681) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-759 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-21674 {}} {772 0 0 0-20949 {}}} SUCCS {{259 0 0 0-20949 {}}} CYCLES {}}
set a(0-21682) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-760 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21722 {}}} SUCCS {{259 0 0 0-21683 {}} {130 0 0 0-21721 {}} {256 0 0 0-21722 {}}} CYCLES {}}
set a(0-21683) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-761 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21682 {}}} SUCCS {{258 0 0 0-21687 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21684) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-762 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-21685 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21685) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#46 TYPE READSLICE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-763 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21684 {}}} SUCCS {{259 0 0 0-21686 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21686) {AREA_SCORE {} NAME VEC_LOOP:conc#22 TYPE CONCATENATE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-764 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-21685 {}}} SUCCS {{259 0 0 0-21687 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21687) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-765 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21686 {}} {258 0 0 0-21683 {}}} SUCCS {{259 0 3.750 0-21688 {}} {258 0 3.750 0-21703 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21688) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-766 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21687 {}} {774 0 3.750 0-21716 {}} {774 0 3.750 0-21703 {}}} SUCCS {{258 0 0 0-21698 {}} {256 0 0 0-21703 {}} {258 0 0 0-21705 {}} {256 0 0 0-21716 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21689) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-767 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21690 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21690) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#47 TYPE READSLICE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-768 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21689 {}}} SUCCS {{259 0 0 0-21691 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21691) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-769 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21690 {}}} SUCCS {{258 0 0 0-21693 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21692) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-770 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21693 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21693) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#37 TYPE ACCU DELAY {1.07 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-771 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21692 {}} {258 0 0 0-21691 {}}} SUCCS {{258 0 0 0-21696 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21694) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-772 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21722 {}}} SUCCS {{259 0 0 0-21695 {}} {130 0 0 0-21721 {}} {256 0 0 0-21722 {}}} CYCLES {}}
set a(0-21695) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-773 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21694 {}}} SUCCS {{259 0 0 0-21696 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21696) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-774 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21695 {}} {258 0 0 0-21693 {}}} SUCCS {{259 0 3.750 0-21697 {}} {258 0 3.750 0-21716 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21697) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-775 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21696 {}} {774 0 3.750 0-21716 {}} {774 0 3.750 0-21703 {}}} SUCCS {{259 0 0 0-21698 {}} {256 0 0 0-21703 {}} {258 0 0 0-21704 {}} {256 0 0 0-21716 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21698) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-776 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21697 {}} {258 0 0 0-21688 {}}} SUCCS {{259 0 0 0-21699 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21699) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-777 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21698 {}} {128 0 0 0-21701 {}}} SUCCS {{258 0 0 0-21701 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21700) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-778 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21701 {}}} SUCCS {{259 0 0 0-21701 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21701) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-779 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21700 {}} {258 0 0 0-21699 {}}} SUCCS {{128 0 0 0-21699 {}} {128 0 0 0-21700 {}} {259 0 0 0-21702 {}}} CYCLES {}}
set a(0-21702) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-780 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21701 {}}} SUCCS {{259 0 3.750 0-21703 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21703) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-781 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21703 {}} {259 0 3.750 0-21702 {}} {256 0 0 0-21697 {}} {256 0 0 0-21688 {}} {258 0 3.750 0-21687 {}} {774 0 0 0-21716 {}}} SUCCS {{774 0 3.750 0-21688 {}} {774 0 3.750 0-21697 {}} {774 0 0 0-21703 {}} {258 0 0 0-21716 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21704) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-782 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21697 {}}} SUCCS {{259 0 0 0-21705 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21705) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-783 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21704 {}} {258 0 0 0-21688 {}}} SUCCS {{259 0 0 0-21706 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21706) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-784 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21705 {}} {128 0 0 0-21708 {}}} SUCCS {{258 0 0 0-21708 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21707) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-785 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21708 {}}} SUCCS {{259 0 0 0-21708 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21708) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-786 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21707 {}} {258 0 0 0-21706 {}}} SUCCS {{128 0 0 0-21706 {}} {128 0 0 0-21707 {}} {259 0 0 0-21709 {}}} CYCLES {}}
set a(0-21709) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-787 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21708 {}}} SUCCS {{259 0 0 0-21710 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21710) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-788 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21709 {}} {128 0 0 0-21714 {}}} SUCCS {{258 0 0 0-21714 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21711) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-789 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21714 {}}} SUCCS {{258 0 0 0-21714 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21712) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-790 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21714 {}}} SUCCS {{258 0 0 0-21714 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21713) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-791 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21714 {}}} SUCCS {{259 0 0 0-21714 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21714) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-792 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21713 {}} {258 0 0 0-21712 {}} {258 0 0 0-21711 {}} {258 0 0 0-21710 {}}} SUCCS {{128 0 0 0-21710 {}} {128 0 0 0-21711 {}} {128 0 0 0-21712 {}} {128 0 0 0-21713 {}} {259 0 0 0-21715 {}}} CYCLES {}}
set a(0-21715) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-793 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21714 {}}} SUCCS {{259 0 3.750 0-21716 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21716) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-794 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21716 {}} {259 0 3.750 0-21715 {}} {258 0 0 0-21703 {}} {256 0 0 0-21697 {}} {258 0 3.750 0-21696 {}} {256 0 0 0-21688 {}}} SUCCS {{774 0 3.750 0-21688 {}} {774 0 3.750 0-21697 {}} {774 0 0 0-21703 {}} {774 0 0 0-21716 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21717) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-795 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21722 {}}} SUCCS {{259 0 0 0-21718 {}} {130 0 0 0-21721 {}} {256 0 0 0-21722 {}}} CYCLES {}}
set a(0-21718) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-796 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21717 {}}} SUCCS {{259 0 0 0-21719 {}} {130 0 0 0-21721 {}}} CYCLES {}}
set a(0-21719) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-797 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21718 {}}} SUCCS {{259 0 0 0-21720 {}} {130 0 0 0-21721 {}} {258 0 0 0-21722 {}}} CYCLES {}}
set a(0-21720) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-798 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21719 {}}} SUCCS {{259 0 0 0-21721 {}}} CYCLES {}}
set a(0-21721) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20949 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-799 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21720 {}} {130 0 0 0-21719 {}} {130 0 0 0-21718 {}} {130 0 0 0-21717 {}} {130 0 0 0-21716 {}} {130 0 0 0-21715 {}} {130 0 0 0-21713 {}} {130 0 0 0-21712 {}} {130 0 0 0-21711 {}} {130 0 0 0-21710 {}} {130 0 0 0-21709 {}} {130 0 0 0-21707 {}} {130 0 0 0-21706 {}} {130 0 0 0-21705 {}} {130 0 0 0-21704 {}} {130 0 0 0-21703 {}} {130 0 0 0-21702 {}} {130 0 0 0-21700 {}} {130 0 0 0-21699 {}} {130 0 0 0-21698 {}} {130 0 0 0-21697 {}} {130 0 0 0-21696 {}} {130 0 0 0-21695 {}} {130 0 0 0-21694 {}} {130 0 0 0-21693 {}} {130 0 0 0-21692 {}} {130 0 0 0-21691 {}} {130 0 0 0-21690 {}} {130 0 0 0-21689 {}} {130 0 0 0-21688 {}} {130 0 0 0-21687 {}} {130 0 0 0-21686 {}} {130 0 0 0-21685 {}} {130 0 0 0-21684 {}} {130 0 0 0-21683 {}} {130 0 0 0-21682 {}}} SUCCS {{129 0 0 0-21722 {}}} CYCLES {}}
set a(0-21722) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#12.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20949 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21722 {}} {129 0 0 0-21721 {}} {258 0 0 0-21719 {}} {256 0 0 0-21717 {}} {256 0 0 0-21694 {}} {256 0 0 0-21682 {}}} SUCCS {{774 0 0 0-21682 {}} {774 0 0 0-21694 {}} {774 0 0 0-21717 {}} {772 0 0 0-21722 {}}} CYCLES {}}
set a(0-20949) {CHI {0-21682 0-21683 0-21684 0-21685 0-21686 0-21687 0-21688 0-21689 0-21690 0-21691 0-21692 0-21693 0-21694 0-21695 0-21696 0-21697 0-21698 0-21699 0-21700 0-21701 0-21702 0-21703 0-21704 0-21705 0-21706 0-21707 0-21708 0-21709 0-21710 0-21711 0-21712 0-21713 0-21714 0-21715 0-21716 0-21717 0-21718 0-21719 0-21720 0-21721 0-21722} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-800 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-21681 {}} {258 0 0 0-21680 {}} {258 0 0 0-21679 {}} {130 0 0 0-21678 {}} {130 0 0 0-21677 {}} {130 0 0 0-21676 {}} {130 0 0 0-21675 {}} {64 0 0 0-21674 {}} {64 0 0 0-20948 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21681 {}} {131 0 0 0-21723 {}} {130 0 0 0-21724 {}} {130 0 0 0-21725 {}} {130 0 0 0-21726 {}} {130 0 0 0-21727 {}} {130 0 0 0-21728 {}} {130 0 0 0-21729 {}} {130 0 0 0-21730 {}} {130 0 0 0-21731 {}} {130 0 0 0-21732 {}} {64 0 0 0-20950 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21723) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-801 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{131 0 0 0-20949 {}}} SUCCS {{259 0 0 0-21724 {}} {130 0 0 0-21732 {}}} CYCLES {}}
set a(0-21724) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-802 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{259 0 0 0-21723 {}} {130 0 0 0-20949 {}}} SUCCS {{259 0 0 0-21725 {}} {130 0 0 0-21732 {}}} CYCLES {}}
set a(0-21725) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-803 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{259 0 0 0-21724 {}} {130 0 0 0-20949 {}}} SUCCS {{258 0 0 0-21729 {}} {130 0 0 0-21732 {}}} CYCLES {}}
set a(0-21726) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-804 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.8650000499999999} PREDS {{130 0 0 0-20949 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21727 {}} {130 0 0 0-21732 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21727) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#48 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-805 LOC {14 1.0 15 0.0 15 0.0 15 0.8650000499999999} PREDS {{259 0 0 0-21726 {}} {130 0 0 0-20949 {}}} SUCCS {{259 0 0 0-21728 {}} {130 0 0 0-21732 {}}} CYCLES {}}
set a(0-21728) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-806 LOC {14 1.0 15 0.8650000499999999 15 0.8650000499999999 15 0.8650000499999999} PREDS {{259 0 0 0-21727 {}} {130 0 0 0-20949 {}}} SUCCS {{259 0 0 0-21729 {}} {130 0 0 0-21732 {}}} CYCLES {}}
set a(0-21729) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-807 LOC {15 0.0 15 0.8650000499999999 15 0.8650000499999999 15 0.9999999249999999 15 0.9999999249999999} PREDS {{259 0 0 0-21728 {}} {258 0 0 0-21725 {}} {130 0 0 0-20949 {}}} SUCCS {{259 0 0 0-21730 {}} {130 0 0 0-21732 {}}} CYCLES {}}
set a(0-21730) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-808 LOC {15 0.13499995 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-21729 {}} {130 0 0 0-20949 {}}} SUCCS {{259 0 0 0-21731 {}} {130 0 0 0-21732 {}}} CYCLES {}}
set a(0-21731) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-809 LOC {15 0.13499995 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-21730 {}} {130 0 0 0-20949 {}}} SUCCS {{259 0 0 0-21732 {}}} CYCLES {}}
set a(0-21732) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-810 LOC {15 0.13499995 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-21731 {}} {130 0 0 0-21730 {}} {130 0 0 0-21729 {}} {130 0 0 0-21728 {}} {130 0 0 0-21727 {}} {130 0 0 0-21726 {}} {130 0 0 0-21725 {}} {130 0 0 0-21724 {}} {130 0 0 0-21723 {}} {130 0 0 0-20949 {}}} SUCCS {{128 0 0 0-21741 {}} {64 0 0 0-20950 {}}} CYCLES {}}
set a(0-21733) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-811 LOC {0 1.0 13 0.0 13 0.0 13 0.0 14 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21734 {}} {130 0 0 0-20950 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21734) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#49 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-812 LOC {0 1.0 13 0.0 13 0.0 14 0.08854614999999999} PREDS {{259 0 0 0-21733 {}}} SUCCS {{259 0 0 0-21735 {}} {130 0 0 0-20950 {}}} CYCLES {}}
set a(0-21735) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-813 LOC {0 1.0 13 0.08854614999999999 13 0.08854614999999999 14 0.08854614999999999} PREDS {{259 0 0 0-21734 {}}} SUCCS {{259 0 0 0-21736 {}} {130 0 0 0-20950 {}}} CYCLES {}}
set a(0-21736) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-814 LOC {1 0.18687499999999999 13 0.08854614999999999 13 0.08854614999999999 13 0.5624999104999999 14 0.5624999104999999} PREDS {{259 0 0 0-21735 {}} {258 0 0 0-21235 {}}} SUCCS {{259 0 0 0-21737 {}} {258 0 0 0-21739 {}} {130 0 0 0-20950 {}}} CYCLES {}}
set a(0-21737) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#68 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-815 LOC {1 0.66082885 13 0.5625 13 0.5625 14 0.5625} PREDS {{259 0 0 0-21736 {}}} SUCCS {{259 0 3.000 0-21738 {}} {130 0 0 0-20950 {}}} CYCLES {}}
set a(0-21738) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-816 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.000 0-21737 {}}} SUCCS {{258 0 0 0-20950 {}}} CYCLES {}}
set a(0-21739) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-817 LOC {1 0.66082885 13 0.5625 13 0.5625 14 0.5625} PREDS {{258 0 0 0-21736 {}}} SUCCS {{259 0 3.000 0-21740 {}} {130 0 0 0-20950 {}}} CYCLES {}}
set a(0-21740) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-818 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.000 0-21739 {}}} SUCCS {{258 0 0 0-20950 {}}} CYCLES {}}
set a(0-21741) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-819 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-21732 {}} {772 0 0 0-20950 {}}} SUCCS {{259 0 0 0-20950 {}}} CYCLES {}}
set a(0-21742) {AREA_SCORE {} NAME VEC_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-820 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-21788 {}}} SUCCS {{259 0 0 0-21743 {}} {130 0 0 0-21787 {}} {256 0 0 0-21788 {}}} CYCLES {}}
set a(0-21743) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#13)(11-2) TYPE READSLICE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-821 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-21742 {}}} SUCCS {{258 0 0 0-21747 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21744) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-822 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-21745 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21745) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#50 TYPE READSLICE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-823 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-21744 {}}} SUCCS {{259 0 0 0-21746 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21746) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-824 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-21745 {}}} SUCCS {{259 0 0 0-21747 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21747) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.03 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-825 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-21746 {}} {258 0 0 0-21743 {}}} SUCCS {{258 0 0 0-21750 {}} {258 0 0 0-21768 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21748) {AREA_SCORE {} NAME VEC_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-826 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-21788 {}}} SUCCS {{259 0 0 0-21749 {}} {130 0 0 0-21787 {}} {256 0 0 0-21788 {}}} CYCLES {}}
set a(0-21749) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#13)(1-0)#1 TYPE READSLICE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-827 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-21748 {}}} SUCCS {{259 0 0 0-21750 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21750) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-828 LOC {1 0.129375 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-21749 {}} {258 0 0 0-21747 {}}} SUCCS {{259 0 3.750 0-21751 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21751) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-829 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21750 {}} {774 0 3.750 0-21782 {}} {774 0 3.750 0-21769 {}}} SUCCS {{258 0 0 0-21761 {}} {256 0 0 0-21769 {}} {258 0 0 0-21771 {}} {256 0 0 0-21782 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21752) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-830 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21753 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21753) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#51 TYPE READSLICE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-831 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21752 {}}} SUCCS {{259 0 0 0-21754 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21754) {AREA_SCORE {} NAME VEC_LOOP:conc#25 TYPE CONCATENATE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-832 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21753 {}}} SUCCS {{258 0 0 0-21756 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21755) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-833 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21756 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21756) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#38 TYPE ACCU DELAY {1.07 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-834 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21755 {}} {258 0 0 0-21754 {}}} SUCCS {{258 0 0 0-21759 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21757) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-835 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21788 {}}} SUCCS {{259 0 0 0-21758 {}} {130 0 0 0-21787 {}} {256 0 0 0-21788 {}}} CYCLES {}}
set a(0-21758) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-836 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21757 {}}} SUCCS {{259 0 0 0-21759 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21759) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-837 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21758 {}} {258 0 0 0-21756 {}}} SUCCS {{259 0 3.750 0-21760 {}} {258 0 3.750 0-21782 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21760) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-838 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21759 {}} {774 0 3.750 0-21782 {}} {774 0 3.750 0-21769 {}}} SUCCS {{259 0 0 0-21761 {}} {256 0 0 0-21769 {}} {258 0 0 0-21770 {}} {256 0 0 0-21782 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21761) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-839 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21760 {}} {258 0 0 0-21751 {}}} SUCCS {{259 0 0 0-21762 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21762) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-840 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21761 {}} {128 0 0 0-21764 {}}} SUCCS {{258 0 0 0-21764 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21763) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-841 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21764 {}}} SUCCS {{259 0 0 0-21764 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21764) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-842 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21763 {}} {258 0 0 0-21762 {}}} SUCCS {{128 0 0 0-21762 {}} {128 0 0 0-21763 {}} {259 0 0 0-21765 {}}} CYCLES {}}
set a(0-21765) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-843 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21764 {}}} SUCCS {{258 0 3.750 0-21769 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21766) {AREA_SCORE {} NAME VEC_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-844 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-21788 {}}} SUCCS {{259 0 0 0-21767 {}} {130 0 0 0-21787 {}} {256 0 0 0-21788 {}}} CYCLES {}}
set a(0-21767) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#13)(1-0) TYPE READSLICE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-845 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-21766 {}}} SUCCS {{259 0 0 0-21768 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21768) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-846 LOC {1 0.129375 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21767 {}} {258 0 0 0-21747 {}}} SUCCS {{259 0 3.750 0-21769 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21769) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-847 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21769 {}} {259 0 3.750 0-21768 {}} {258 0 3.750 0-21765 {}} {256 0 0 0-21760 {}} {256 0 0 0-21751 {}} {774 0 0 0-21782 {}}} SUCCS {{774 0 3.750 0-21751 {}} {774 0 3.750 0-21760 {}} {774 0 0 0-21769 {}} {258 0 0 0-21782 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21770) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-848 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21760 {}}} SUCCS {{259 0 0 0-21771 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21771) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-849 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21770 {}} {258 0 0 0-21751 {}}} SUCCS {{259 0 0 0-21772 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21772) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-850 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21771 {}} {128 0 0 0-21774 {}}} SUCCS {{258 0 0 0-21774 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21773) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-851 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21774 {}}} SUCCS {{259 0 0 0-21774 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21774) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-852 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21773 {}} {258 0 0 0-21772 {}}} SUCCS {{128 0 0 0-21772 {}} {128 0 0 0-21773 {}} {259 0 0 0-21775 {}}} CYCLES {}}
set a(0-21775) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-853 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21774 {}}} SUCCS {{259 0 0 0-21776 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21776) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-854 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21775 {}} {128 0 0 0-21780 {}}} SUCCS {{258 0 0 0-21780 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21777) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-855 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21780 {}}} SUCCS {{258 0 0 0-21780 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21778) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-856 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21780 {}}} SUCCS {{258 0 0 0-21780 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21779) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-857 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21780 {}}} SUCCS {{259 0 0 0-21780 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21780) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-858 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21779 {}} {258 0 0 0-21778 {}} {258 0 0 0-21777 {}} {258 0 0 0-21776 {}}} SUCCS {{128 0 0 0-21776 {}} {128 0 0 0-21777 {}} {128 0 0 0-21778 {}} {128 0 0 0-21779 {}} {259 0 0 0-21781 {}}} CYCLES {}}
set a(0-21781) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-859 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21780 {}}} SUCCS {{259 0 3.750 0-21782 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21782) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-860 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21782 {}} {259 0 3.750 0-21781 {}} {258 0 0 0-21769 {}} {256 0 0 0-21760 {}} {258 0 3.750 0-21759 {}} {256 0 0 0-21751 {}}} SUCCS {{774 0 3.750 0-21751 {}} {774 0 3.750 0-21760 {}} {774 0 0 0-21769 {}} {774 0 0 0-21782 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21783) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-861 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21788 {}}} SUCCS {{259 0 0 0-21784 {}} {130 0 0 0-21787 {}} {256 0 0 0-21788 {}}} CYCLES {}}
set a(0-21784) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-862 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21783 {}}} SUCCS {{259 0 0 0-21785 {}} {130 0 0 0-21787 {}}} CYCLES {}}
set a(0-21785) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-863 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21784 {}}} SUCCS {{259 0 0 0-21786 {}} {130 0 0 0-21787 {}} {258 0 0 0-21788 {}}} CYCLES {}}
set a(0-21786) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-864 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21785 {}}} SUCCS {{259 0 0 0-21787 {}}} CYCLES {}}
set a(0-21787) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20950 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-865 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21786 {}} {130 0 0 0-21785 {}} {130 0 0 0-21784 {}} {130 0 0 0-21783 {}} {130 0 0 0-21782 {}} {130 0 0 0-21781 {}} {130 0 0 0-21779 {}} {130 0 0 0-21778 {}} {130 0 0 0-21777 {}} {130 0 0 0-21776 {}} {130 0 0 0-21775 {}} {130 0 0 0-21773 {}} {130 0 0 0-21772 {}} {130 0 0 0-21771 {}} {130 0 0 0-21770 {}} {130 0 0 0-21769 {}} {130 0 0 0-21768 {}} {130 0 0 0-21767 {}} {130 0 0 0-21766 {}} {130 0 0 0-21765 {}} {130 0 0 0-21763 {}} {130 0 0 0-21762 {}} {130 0 0 0-21761 {}} {130 0 0 0-21760 {}} {130 0 0 0-21759 {}} {130 0 0 0-21758 {}} {130 0 0 0-21757 {}} {130 0 0 0-21756 {}} {130 0 0 0-21755 {}} {130 0 0 0-21754 {}} {130 0 0 0-21753 {}} {130 0 0 0-21752 {}} {130 0 0 0-21751 {}} {130 0 0 0-21750 {}} {130 0 0 0-21749 {}} {130 0 0 0-21748 {}} {130 0 0 0-21747 {}} {130 0 0 0-21746 {}} {130 0 0 0-21745 {}} {130 0 0 0-21744 {}} {130 0 0 0-21743 {}} {130 0 0 0-21742 {}}} SUCCS {{129 0 0 0-21788 {}}} CYCLES {}}
set a(0-21788) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#13.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20950 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21788 {}} {129 0 0 0-21787 {}} {258 0 0 0-21785 {}} {256 0 0 0-21783 {}} {256 0 0 0-21766 {}} {256 0 0 0-21757 {}} {256 0 0 0-21748 {}} {256 0 0 0-21742 {}}} SUCCS {{774 0 0 0-21742 {}} {774 0 0 0-21748 {}} {774 0 0 0-21757 {}} {774 0 0 0-21766 {}} {774 0 0 0-21783 {}} {772 0 0 0-21788 {}}} CYCLES {}}
set a(0-20950) {CHI {0-21742 0-21743 0-21744 0-21745 0-21746 0-21747 0-21748 0-21749 0-21750 0-21751 0-21752 0-21753 0-21754 0-21755 0-21756 0-21757 0-21758 0-21759 0-21760 0-21761 0-21762 0-21763 0-21764 0-21765 0-21766 0-21767 0-21768 0-21769 0-21770 0-21771 0-21772 0-21773 0-21774 0-21775 0-21776 0-21777 0-21778 0-21779 0-21780 0-21781 0-21782 0-21783 0-21784 0-21785 0-21786 0-21787 0-21788} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-866 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-21741 {}} {258 0 0 0-21740 {}} {130 0 0 0-21739 {}} {258 0 0 0-21738 {}} {130 0 0 0-21737 {}} {130 0 0 0-21736 {}} {130 0 0 0-21735 {}} {130 0 0 0-21734 {}} {130 0 0 0-21733 {}} {64 0 0 0-21732 {}} {64 0 0 0-20949 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21741 {}} {131 0 0 0-21789 {}} {130 0 0 0-21790 {}} {130 0 0 0-21791 {}} {130 0 0 0-21792 {}} {130 0 0 0-21793 {}} {130 0 0 0-21794 {}} {130 0 0 0-21795 {}} {130 0 0 0-21796 {}} {130 0 0 0-21797 {}} {130 0 0 0-21798 {}} {64 0 0 0-20951 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21789) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-867 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{131 0 0 0-20950 {}}} SUCCS {{259 0 0 0-21790 {}} {130 0 0 0-21798 {}}} CYCLES {}}
set a(0-21790) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-868 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{259 0 0 0-21789 {}} {130 0 0 0-20950 {}}} SUCCS {{259 0 0 0-21791 {}} {130 0 0 0-21798 {}}} CYCLES {}}
set a(0-21791) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-869 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{259 0 0 0-21790 {}} {130 0 0 0-20950 {}}} SUCCS {{258 0 0 0-21795 {}} {130 0 0 0-21798 {}}} CYCLES {}}
set a(0-21792) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-870 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.8650000499999999} PREDS {{130 0 0 0-20950 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21793 {}} {130 0 0 0-21798 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21793) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#52 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-871 LOC {15 1.0 16 0.0 16 0.0 16 0.8650000499999999} PREDS {{259 0 0 0-21792 {}} {130 0 0 0-20950 {}}} SUCCS {{259 0 0 0-21794 {}} {130 0 0 0-21798 {}}} CYCLES {}}
set a(0-21794) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-872 LOC {15 1.0 16 0.8650000499999999 16 0.8650000499999999 16 0.8650000499999999} PREDS {{259 0 0 0-21793 {}} {130 0 0 0-20950 {}}} SUCCS {{259 0 0 0-21795 {}} {130 0 0 0-21798 {}}} CYCLES {}}
set a(0-21795) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-873 LOC {16 0.0 16 0.8650000499999999 16 0.8650000499999999 16 0.9999999249999999 16 0.9999999249999999} PREDS {{259 0 0 0-21794 {}} {258 0 0 0-21791 {}} {130 0 0 0-20950 {}}} SUCCS {{259 0 0 0-21796 {}} {130 0 0 0-21798 {}}} CYCLES {}}
set a(0-21796) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-874 LOC {16 0.13499995 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-21795 {}} {130 0 0 0-20950 {}}} SUCCS {{259 0 0 0-21797 {}} {130 0 0 0-21798 {}}} CYCLES {}}
set a(0-21797) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-875 LOC {16 0.13499995 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-21796 {}} {130 0 0 0-20950 {}}} SUCCS {{259 0 0 0-21798 {}}} CYCLES {}}
set a(0-21798) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-876 LOC {16 0.13499995 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-21797 {}} {130 0 0 0-21796 {}} {130 0 0 0-21795 {}} {130 0 0 0-21794 {}} {130 0 0 0-21793 {}} {130 0 0 0-21792 {}} {130 0 0 0-21791 {}} {130 0 0 0-21790 {}} {130 0 0 0-21789 {}} {130 0 0 0-20950 {}}} SUCCS {{128 0 0 0-21805 {}} {64 0 0 0-20951 {}}} CYCLES {}}
set a(0-21799) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-877 LOC {0 1.0 14 0.0 14 0.0 14 0.0 15 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21800 {}} {130 0 0 0-20951 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21800) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#53 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-878 LOC {0 1.0 14 0.0 14 0.0 15 0.08854614999999999} PREDS {{259 0 0 0-21799 {}}} SUCCS {{259 0 0 0-21801 {}} {130 0 0 0-20951 {}}} CYCLES {}}
set a(0-21801) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-879 LOC {0 1.0 14 0.08854614999999999 14 0.08854614999999999 15 0.08854614999999999} PREDS {{259 0 0 0-21800 {}}} SUCCS {{259 0 0 0-21802 {}} {130 0 0 0-20951 {}}} CYCLES {}}
set a(0-21802) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-880 LOC {1 0.18687499999999999 14 0.08854614999999999 14 0.08854614999999999 14 0.5624999104999999 15 0.5624999104999999} PREDS {{259 0 0 0-21801 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-21803 {}} {258 0 3.000 0-21804 {}} {130 0 0 0-20951 {}}} CYCLES {}}
set a(0-21803) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-881 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 3.000 0-21802 {}}} SUCCS {{258 0 0 0-20951 {}}} CYCLES {}}
set a(0-21804) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-882 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 16 0.2999998749999999} PREDS {{258 0 3.000 0-21802 {}}} SUCCS {{258 0 0 0-20951 {}}} CYCLES {}}
set a(0-21805) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-883 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-21798 {}} {772 0 0 0-20951 {}}} SUCCS {{259 0 0 0-20951 {}}} CYCLES {}}
set a(0-21806) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-884 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21846 {}}} SUCCS {{259 0 0 0-21807 {}} {130 0 0 0-21845 {}} {256 0 0 0-21846 {}}} CYCLES {}}
set a(0-21807) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-885 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21806 {}}} SUCCS {{258 0 0 0-21811 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21808) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-886 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-21809 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21809) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#54 TYPE READSLICE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-887 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21808 {}}} SUCCS {{259 0 0 0-21810 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21810) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-888 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-21809 {}}} SUCCS {{259 0 0 0-21811 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21811) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-889 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21810 {}} {258 0 0 0-21807 {}}} SUCCS {{259 0 3.750 0-21812 {}} {258 0 3.750 0-21827 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21812) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-890 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21811 {}} {774 0 3.750 0-21840 {}} {774 0 3.750 0-21827 {}}} SUCCS {{258 0 0 0-21822 {}} {256 0 0 0-21827 {}} {258 0 0 0-21829 {}} {256 0 0 0-21840 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21813) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-891 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21814 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21814) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#55 TYPE READSLICE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-892 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21813 {}}} SUCCS {{259 0 0 0-21815 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21815) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-893 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21814 {}}} SUCCS {{258 0 0 0-21817 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21816) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-894 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21817 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21817) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#39 TYPE ACCU DELAY {1.07 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-895 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21816 {}} {258 0 0 0-21815 {}}} SUCCS {{258 0 0 0-21820 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21818) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-896 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21846 {}}} SUCCS {{259 0 0 0-21819 {}} {130 0 0 0-21845 {}} {256 0 0 0-21846 {}}} CYCLES {}}
set a(0-21819) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-897 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21818 {}}} SUCCS {{259 0 0 0-21820 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21820) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-898 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21819 {}} {258 0 0 0-21817 {}}} SUCCS {{259 0 3.750 0-21821 {}} {258 0 3.750 0-21840 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21821) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-899 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21820 {}} {774 0 3.750 0-21840 {}} {774 0 3.750 0-21827 {}}} SUCCS {{259 0 0 0-21822 {}} {256 0 0 0-21827 {}} {258 0 0 0-21828 {}} {256 0 0 0-21840 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21822) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-900 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21821 {}} {258 0 0 0-21812 {}}} SUCCS {{259 0 0 0-21823 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21823) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-901 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21822 {}} {128 0 0 0-21825 {}}} SUCCS {{258 0 0 0-21825 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21824) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-902 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21825 {}}} SUCCS {{259 0 0 0-21825 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21825) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-903 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21824 {}} {258 0 0 0-21823 {}}} SUCCS {{128 0 0 0-21823 {}} {128 0 0 0-21824 {}} {259 0 0 0-21826 {}}} CYCLES {}}
set a(0-21826) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-904 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21825 {}}} SUCCS {{259 0 3.750 0-21827 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21827) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-905 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21827 {}} {259 0 3.750 0-21826 {}} {256 0 0 0-21821 {}} {256 0 0 0-21812 {}} {258 0 3.750 0-21811 {}} {774 0 0 0-21840 {}}} SUCCS {{774 0 3.750 0-21812 {}} {774 0 3.750 0-21821 {}} {774 0 0 0-21827 {}} {258 0 0 0-21840 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21828) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-906 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21821 {}}} SUCCS {{259 0 0 0-21829 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21829) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-907 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21828 {}} {258 0 0 0-21812 {}}} SUCCS {{259 0 0 0-21830 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21830) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-908 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21829 {}} {128 0 0 0-21832 {}}} SUCCS {{258 0 0 0-21832 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21831) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-909 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21832 {}}} SUCCS {{259 0 0 0-21832 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21832) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-910 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21831 {}} {258 0 0 0-21830 {}}} SUCCS {{128 0 0 0-21830 {}} {128 0 0 0-21831 {}} {259 0 0 0-21833 {}}} CYCLES {}}
set a(0-21833) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-911 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21832 {}}} SUCCS {{259 0 0 0-21834 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21834) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-912 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21833 {}} {128 0 0 0-21838 {}}} SUCCS {{258 0 0 0-21838 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21835) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-913 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21838 {}}} SUCCS {{258 0 0 0-21838 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21836) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-914 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21838 {}}} SUCCS {{258 0 0 0-21838 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21837) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-915 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21838 {}}} SUCCS {{259 0 0 0-21838 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21838) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-916 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21837 {}} {258 0 0 0-21836 {}} {258 0 0 0-21835 {}} {258 0 0 0-21834 {}}} SUCCS {{128 0 0 0-21834 {}} {128 0 0 0-21835 {}} {128 0 0 0-21836 {}} {128 0 0 0-21837 {}} {259 0 0 0-21839 {}}} CYCLES {}}
set a(0-21839) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-917 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21838 {}}} SUCCS {{259 0 3.750 0-21840 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21840) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-918 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21840 {}} {259 0 3.750 0-21839 {}} {258 0 0 0-21827 {}} {256 0 0 0-21821 {}} {258 0 3.750 0-21820 {}} {256 0 0 0-21812 {}}} SUCCS {{774 0 3.750 0-21812 {}} {774 0 3.750 0-21821 {}} {774 0 0 0-21827 {}} {774 0 0 0-21840 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21841) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-919 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21846 {}}} SUCCS {{259 0 0 0-21842 {}} {130 0 0 0-21845 {}} {256 0 0 0-21846 {}}} CYCLES {}}
set a(0-21842) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-920 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21841 {}}} SUCCS {{259 0 0 0-21843 {}} {130 0 0 0-21845 {}}} CYCLES {}}
set a(0-21843) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-921 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21842 {}}} SUCCS {{259 0 0 0-21844 {}} {130 0 0 0-21845 {}} {258 0 0 0-21846 {}}} CYCLES {}}
set a(0-21844) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-922 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21843 {}}} SUCCS {{259 0 0 0-21845 {}}} CYCLES {}}
set a(0-21845) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20951 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-923 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21844 {}} {130 0 0 0-21843 {}} {130 0 0 0-21842 {}} {130 0 0 0-21841 {}} {130 0 0 0-21840 {}} {130 0 0 0-21839 {}} {130 0 0 0-21837 {}} {130 0 0 0-21836 {}} {130 0 0 0-21835 {}} {130 0 0 0-21834 {}} {130 0 0 0-21833 {}} {130 0 0 0-21831 {}} {130 0 0 0-21830 {}} {130 0 0 0-21829 {}} {130 0 0 0-21828 {}} {130 0 0 0-21827 {}} {130 0 0 0-21826 {}} {130 0 0 0-21824 {}} {130 0 0 0-21823 {}} {130 0 0 0-21822 {}} {130 0 0 0-21821 {}} {130 0 0 0-21820 {}} {130 0 0 0-21819 {}} {130 0 0 0-21818 {}} {130 0 0 0-21817 {}} {130 0 0 0-21816 {}} {130 0 0 0-21815 {}} {130 0 0 0-21814 {}} {130 0 0 0-21813 {}} {130 0 0 0-21812 {}} {130 0 0 0-21811 {}} {130 0 0 0-21810 {}} {130 0 0 0-21809 {}} {130 0 0 0-21808 {}} {130 0 0 0-21807 {}} {130 0 0 0-21806 {}}} SUCCS {{129 0 0 0-21846 {}}} CYCLES {}}
set a(0-21846) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20951 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21846 {}} {129 0 0 0-21845 {}} {258 0 0 0-21843 {}} {256 0 0 0-21841 {}} {256 0 0 0-21818 {}} {256 0 0 0-21806 {}}} SUCCS {{774 0 0 0-21806 {}} {774 0 0 0-21818 {}} {774 0 0 0-21841 {}} {772 0 0 0-21846 {}}} CYCLES {}}
set a(0-20951) {CHI {0-21806 0-21807 0-21808 0-21809 0-21810 0-21811 0-21812 0-21813 0-21814 0-21815 0-21816 0-21817 0-21818 0-21819 0-21820 0-21821 0-21822 0-21823 0-21824 0-21825 0-21826 0-21827 0-21828 0-21829 0-21830 0-21831 0-21832 0-21833 0-21834 0-21835 0-21836 0-21837 0-21838 0-21839 0-21840 0-21841 0-21842 0-21843 0-21844 0-21845 0-21846} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-924 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-21805 {}} {258 0 0 0-21804 {}} {258 0 0 0-21803 {}} {130 0 0 0-21802 {}} {130 0 0 0-21801 {}} {130 0 0 0-21800 {}} {130 0 0 0-21799 {}} {64 0 0 0-21798 {}} {64 0 0 0-20950 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21805 {}} {131 0 0 0-21847 {}} {130 0 0 0-21848 {}} {130 0 0 0-21849 {}} {130 0 0 0-21850 {}} {130 0 0 0-21851 {}} {130 0 0 0-21852 {}} {130 0 0 0-21853 {}} {130 0 0 0-21854 {}} {130 0 0 0-21855 {}} {130 0 0 0-21856 {}} {64 0 0 0-20952 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21847) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-925 LOC {16 1.0 17 0.8650000499999999 17 0.8650000499999999 17 0.8650000499999999} PREDS {{131 0 0 0-20951 {}}} SUCCS {{259 0 0 0-21848 {}} {130 0 0 0-21856 {}}} CYCLES {}}
set a(0-21848) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-926 LOC {16 1.0 17 0.8650000499999999 17 0.8650000499999999 17 0.8650000499999999} PREDS {{259 0 0 0-21847 {}} {130 0 0 0-20951 {}}} SUCCS {{259 0 0 0-21849 {}} {130 0 0 0-21856 {}}} CYCLES {}}
set a(0-21849) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-927 LOC {16 1.0 17 0.8650000499999999 17 0.8650000499999999 17 0.8650000499999999} PREDS {{259 0 0 0-21848 {}} {130 0 0 0-20951 {}}} SUCCS {{258 0 0 0-21853 {}} {130 0 0 0-21856 {}}} CYCLES {}}
set a(0-21850) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-928 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.8650000499999999} PREDS {{130 0 0 0-20951 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21851 {}} {130 0 0 0-21856 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21851) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#56 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-929 LOC {16 1.0 17 0.0 17 0.0 17 0.8650000499999999} PREDS {{259 0 0 0-21850 {}} {130 0 0 0-20951 {}}} SUCCS {{259 0 0 0-21852 {}} {130 0 0 0-21856 {}}} CYCLES {}}
set a(0-21852) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-930 LOC {16 1.0 17 0.8650000499999999 17 0.8650000499999999 17 0.8650000499999999} PREDS {{259 0 0 0-21851 {}} {130 0 0 0-20951 {}}} SUCCS {{259 0 0 0-21853 {}} {130 0 0 0-21856 {}}} CYCLES {}}
set a(0-21853) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-931 LOC {17 0.0 17 0.8650000499999999 17 0.8650000499999999 17 0.9999999249999999 17 0.9999999249999999} PREDS {{259 0 0 0-21852 {}} {258 0 0 0-21849 {}} {130 0 0 0-20951 {}}} SUCCS {{259 0 0 0-21854 {}} {130 0 0 0-21856 {}}} CYCLES {}}
set a(0-21854) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-932 LOC {17 0.13499995 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-21853 {}} {130 0 0 0-20951 {}}} SUCCS {{259 0 0 0-21855 {}} {130 0 0 0-21856 {}}} CYCLES {}}
set a(0-21855) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-933 LOC {17 0.13499995 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-21854 {}} {130 0 0 0-20951 {}}} SUCCS {{259 0 0 0-21856 {}}} CYCLES {}}
set a(0-21856) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-934 LOC {17 0.13499995 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-21855 {}} {130 0 0 0-21854 {}} {130 0 0 0-21853 {}} {130 0 0 0-21852 {}} {130 0 0 0-21851 {}} {130 0 0 0-21850 {}} {130 0 0 0-21849 {}} {130 0 0 0-21848 {}} {130 0 0 0-21847 {}} {130 0 0 0-20951 {}}} SUCCS {{128 0 0 0-21865 {}} {64 0 0 0-20952 {}}} CYCLES {}}
set a(0-21857) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-935 LOC {0 1.0 15 0.0 15 0.0 15 0.0 16 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21858 {}} {130 0 0 0-20952 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21858) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#57 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-936 LOC {0 1.0 15 0.0 15 0.0 16 0.08854614999999999} PREDS {{259 0 0 0-21857 {}}} SUCCS {{259 0 0 0-21859 {}} {130 0 0 0-20952 {}}} CYCLES {}}
set a(0-21859) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-937 LOC {0 1.0 15 0.08854614999999999 15 0.08854614999999999 16 0.08854614999999999} PREDS {{259 0 0 0-21858 {}}} SUCCS {{259 0 0 0-21860 {}} {130 0 0 0-20952 {}}} CYCLES {}}
set a(0-21860) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-938 LOC {1 0.18687499999999999 15 0.08854614999999999 15 0.08854614999999999 15 0.5624999104999999 16 0.5624999104999999} PREDS {{259 0 0 0-21859 {}} {258 0 0 0-21110 {}}} SUCCS {{259 0 0 0-21861 {}} {258 0 0 0-21863 {}} {130 0 0 0-20952 {}}} CYCLES {}}
set a(0-21861) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#69 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-939 LOC {1 0.66082885 15 0.5625 15 0.5625 16 0.5625} PREDS {{259 0 0 0-21860 {}}} SUCCS {{259 0 3.000 0-21862 {}} {130 0 0 0-20952 {}}} CYCLES {}}
set a(0-21862) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-940 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.000 0-21861 {}}} SUCCS {{258 0 0 0-20952 {}}} CYCLES {}}
set a(0-21863) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-941 LOC {1 0.66082885 15 0.5625 15 0.5625 16 0.5625} PREDS {{258 0 0 0-21860 {}}} SUCCS {{259 0 3.000 0-21864 {}} {130 0 0 0-20952 {}}} CYCLES {}}
set a(0-21864) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-942 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.000 0-21863 {}}} SUCCS {{258 0 0 0-20952 {}}} CYCLES {}}
set a(0-21865) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-943 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-21856 {}} {772 0 0 0-20952 {}}} SUCCS {{259 0 0 0-20952 {}}} CYCLES {}}
set a(0-21866) {AREA_SCORE {} NAME VEC_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-944 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{774 0 0 0-21912 {}}} SUCCS {{259 0 0 0-21867 {}} {130 0 0 0-21911 {}} {256 0 0 0-21912 {}}} CYCLES {}}
set a(0-21867) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#15)(11-1) TYPE READSLICE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-945 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-21866 {}}} SUCCS {{258 0 0 0-21871 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21868) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-946 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-21869 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21869) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#58 TYPE READSLICE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-947 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-21868 {}}} SUCCS {{259 0 0 0-21870 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21870) {AREA_SCORE {} NAME VEC_LOOP:conc#28 TYPE CONCATENATE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-948 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 1 0.33749999999999997} PREDS {{259 0 0 0-21869 {}}} SUCCS {{259 0 0 0-21871 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21871) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.05 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-949 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-21870 {}} {258 0 0 0-21867 {}}} SUCCS {{258 0 0 0-21874 {}} {258 0 0 0-21892 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21872) {AREA_SCORE {} NAME VEC_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-950 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-21912 {}}} SUCCS {{259 0 0 0-21873 {}} {130 0 0 0-21911 {}} {256 0 0 0-21912 {}}} CYCLES {}}
set a(0-21873) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#15)(0)#1 TYPE READSLICE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-951 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-21872 {}}} SUCCS {{259 0 0 0-21874 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21874) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-952 LOC {1 0.13125 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-21873 {}} {258 0 0 0-21871 {}}} SUCCS {{259 0 3.750 0-21875 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21875) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-953 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21874 {}} {774 0 3.750 0-21906 {}} {774 0 3.750 0-21893 {}}} SUCCS {{258 0 0 0-21885 {}} {256 0 0 0-21893 {}} {258 0 0 0-21895 {}} {256 0 0 0-21906 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21876) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-954 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21877 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21877) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#59 TYPE READSLICE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-955 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21876 {}}} SUCCS {{259 0 0 0-21878 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21878) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-956 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21877 {}}} SUCCS {{258 0 0 0-21880 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21879) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-957 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21880 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21880) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#40 TYPE ACCU DELAY {1.07 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-958 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21879 {}} {258 0 0 0-21878 {}}} SUCCS {{258 0 0 0-21883 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21881) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-959 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21912 {}}} SUCCS {{259 0 0 0-21882 {}} {130 0 0 0-21911 {}} {256 0 0 0-21912 {}}} CYCLES {}}
set a(0-21882) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-960 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21881 {}}} SUCCS {{259 0 0 0-21883 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21883) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-961 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21882 {}} {258 0 0 0-21880 {}}} SUCCS {{259 0 3.750 0-21884 {}} {258 0 3.750 0-21906 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21884) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-962 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21883 {}} {774 0 3.750 0-21906 {}} {774 0 3.750 0-21893 {}}} SUCCS {{259 0 0 0-21885 {}} {256 0 0 0-21893 {}} {258 0 0 0-21894 {}} {256 0 0 0-21906 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21885) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-963 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21884 {}} {258 0 0 0-21875 {}}} SUCCS {{259 0 0 0-21886 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21886) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-964 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21885 {}} {128 0 0 0-21888 {}}} SUCCS {{258 0 0 0-21888 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21887) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-965 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21888 {}}} SUCCS {{259 0 0 0-21888 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21888) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-966 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21887 {}} {258 0 0 0-21886 {}}} SUCCS {{128 0 0 0-21886 {}} {128 0 0 0-21887 {}} {259 0 0 0-21889 {}}} CYCLES {}}
set a(0-21889) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-967 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21888 {}}} SUCCS {{258 0 3.750 0-21893 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21890) {AREA_SCORE {} NAME VEC_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-968 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-21912 {}}} SUCCS {{259 0 0 0-21891 {}} {130 0 0 0-21911 {}} {256 0 0 0-21912 {}}} CYCLES {}}
set a(0-21891) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#15)(0) TYPE READSLICE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-969 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-21890 {}}} SUCCS {{259 0 0 0-21892 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21892) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-970 LOC {1 0.13125 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21891 {}} {258 0 0 0-21871 {}}} SUCCS {{259 0 3.750 0-21893 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21893) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-971 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21893 {}} {259 0 3.750 0-21892 {}} {258 0 3.750 0-21889 {}} {256 0 0 0-21884 {}} {256 0 0 0-21875 {}} {774 0 0 0-21906 {}}} SUCCS {{774 0 3.750 0-21875 {}} {774 0 3.750 0-21884 {}} {774 0 0 0-21893 {}} {258 0 0 0-21906 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21894) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-972 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21884 {}}} SUCCS {{259 0 0 0-21895 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21895) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-973 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21894 {}} {258 0 0 0-21875 {}}} SUCCS {{259 0 0 0-21896 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21896) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-974 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21895 {}} {128 0 0 0-21898 {}}} SUCCS {{258 0 0 0-21898 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21897) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-975 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21898 {}}} SUCCS {{259 0 0 0-21898 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21898) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-976 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21897 {}} {258 0 0 0-21896 {}}} SUCCS {{128 0 0 0-21896 {}} {128 0 0 0-21897 {}} {259 0 0 0-21899 {}}} CYCLES {}}
set a(0-21899) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-977 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21898 {}}} SUCCS {{259 0 0 0-21900 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21900) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-978 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21899 {}} {128 0 0 0-21904 {}}} SUCCS {{258 0 0 0-21904 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21901) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-979 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21904 {}}} SUCCS {{258 0 0 0-21904 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21902) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-980 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21904 {}}} SUCCS {{258 0 0 0-21904 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21903) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-981 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21904 {}}} SUCCS {{259 0 0 0-21904 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21904) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-982 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21903 {}} {258 0 0 0-21902 {}} {258 0 0 0-21901 {}} {258 0 0 0-21900 {}}} SUCCS {{128 0 0 0-21900 {}} {128 0 0 0-21901 {}} {128 0 0 0-21902 {}} {128 0 0 0-21903 {}} {259 0 0 0-21905 {}}} CYCLES {}}
set a(0-21905) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-983 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21904 {}}} SUCCS {{259 0 3.750 0-21906 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21906) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-984 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21906 {}} {259 0 3.750 0-21905 {}} {258 0 0 0-21893 {}} {256 0 0 0-21884 {}} {258 0 3.750 0-21883 {}} {256 0 0 0-21875 {}}} SUCCS {{774 0 3.750 0-21875 {}} {774 0 3.750 0-21884 {}} {774 0 0 0-21893 {}} {774 0 0 0-21906 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21907) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-985 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21912 {}}} SUCCS {{259 0 0 0-21908 {}} {130 0 0 0-21911 {}} {256 0 0 0-21912 {}}} CYCLES {}}
set a(0-21908) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-986 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21907 {}}} SUCCS {{259 0 0 0-21909 {}} {130 0 0 0-21911 {}}} CYCLES {}}
set a(0-21909) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-987 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21908 {}}} SUCCS {{259 0 0 0-21910 {}} {130 0 0 0-21911 {}} {258 0 0 0-21912 {}}} CYCLES {}}
set a(0-21910) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-988 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21909 {}}} SUCCS {{259 0 0 0-21911 {}}} CYCLES {}}
set a(0-21911) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20952 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-989 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21910 {}} {130 0 0 0-21909 {}} {130 0 0 0-21908 {}} {130 0 0 0-21907 {}} {130 0 0 0-21906 {}} {130 0 0 0-21905 {}} {130 0 0 0-21903 {}} {130 0 0 0-21902 {}} {130 0 0 0-21901 {}} {130 0 0 0-21900 {}} {130 0 0 0-21899 {}} {130 0 0 0-21897 {}} {130 0 0 0-21896 {}} {130 0 0 0-21895 {}} {130 0 0 0-21894 {}} {130 0 0 0-21893 {}} {130 0 0 0-21892 {}} {130 0 0 0-21891 {}} {130 0 0 0-21890 {}} {130 0 0 0-21889 {}} {130 0 0 0-21887 {}} {130 0 0 0-21886 {}} {130 0 0 0-21885 {}} {130 0 0 0-21884 {}} {130 0 0 0-21883 {}} {130 0 0 0-21882 {}} {130 0 0 0-21881 {}} {130 0 0 0-21880 {}} {130 0 0 0-21879 {}} {130 0 0 0-21878 {}} {130 0 0 0-21877 {}} {130 0 0 0-21876 {}} {130 0 0 0-21875 {}} {130 0 0 0-21874 {}} {130 0 0 0-21873 {}} {130 0 0 0-21872 {}} {130 0 0 0-21871 {}} {130 0 0 0-21870 {}} {130 0 0 0-21869 {}} {130 0 0 0-21868 {}} {130 0 0 0-21867 {}} {130 0 0 0-21866 {}}} SUCCS {{129 0 0 0-21912 {}}} CYCLES {}}
set a(0-21912) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20952 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21912 {}} {129 0 0 0-21911 {}} {258 0 0 0-21909 {}} {256 0 0 0-21907 {}} {256 0 0 0-21890 {}} {256 0 0 0-21881 {}} {256 0 0 0-21872 {}} {256 0 0 0-21866 {}}} SUCCS {{774 0 0 0-21866 {}} {774 0 0 0-21872 {}} {774 0 0 0-21881 {}} {774 0 0 0-21890 {}} {774 0 0 0-21907 {}} {772 0 0 0-21912 {}}} CYCLES {}}
set a(0-20952) {CHI {0-21866 0-21867 0-21868 0-21869 0-21870 0-21871 0-21872 0-21873 0-21874 0-21875 0-21876 0-21877 0-21878 0-21879 0-21880 0-21881 0-21882 0-21883 0-21884 0-21885 0-21886 0-21887 0-21888 0-21889 0-21890 0-21891 0-21892 0-21893 0-21894 0-21895 0-21896 0-21897 0-21898 0-21899 0-21900 0-21901 0-21902 0-21903 0-21904 0-21905 0-21906 0-21907 0-21908 0-21909 0-21910 0-21911 0-21912} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-990 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-21865 {}} {258 0 0 0-21864 {}} {130 0 0 0-21863 {}} {258 0 0 0-21862 {}} {130 0 0 0-21861 {}} {130 0 0 0-21860 {}} {130 0 0 0-21859 {}} {130 0 0 0-21858 {}} {130 0 0 0-21857 {}} {64 0 0 0-21856 {}} {64 0 0 0-20951 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21865 {}} {131 0 0 0-21913 {}} {130 0 0 0-21914 {}} {130 0 0 0-21915 {}} {130 0 0 0-21916 {}} {130 0 0 0-21917 {}} {130 0 0 0-21918 {}} {130 0 0 0-21919 {}} {130 0 0 0-21920 {}} {130 0 0 0-21921 {}} {130 0 0 0-21922 {}} {64 0 0 0-20953 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21913) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-5) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-991 LOC {17 1.0 18 0.8724999999999999 18 0.8724999999999999 18 0.8724999999999999} PREDS {{131 0 0 0-20952 {}}} SUCCS {{259 0 0 0-21914 {}} {130 0 0 0-21922 {}}} CYCLES {}}
set a(0-21914) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-992 LOC {17 1.0 18 0.8724999999999999 18 0.8724999999999999 18 0.8724999999999999} PREDS {{259 0 0 0-21913 {}} {130 0 0 0-20952 {}}} SUCCS {{259 0 0 0-21915 {}} {130 0 0 0-21922 {}}} CYCLES {}}
set a(0-21915) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-993 LOC {17 1.0 18 0.8724999999999999 18 0.8724999999999999 18 0.8724999999999999} PREDS {{259 0 0 0-21914 {}} {130 0 0 0-20952 {}}} SUCCS {{258 0 0 0-21919 {}} {130 0 0 0-21922 {}}} CYCLES {}}
set a(0-21916) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-994 LOC {17 1.0 18 0.0 18 0.0 18 0.0 18 0.8724999999999999} PREDS {{130 0 0 0-20952 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21917 {}} {130 0 0 0-21922 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21917) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#60 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-995 LOC {17 1.0 18 0.0 18 0.0 18 0.8724999999999999} PREDS {{259 0 0 0-21916 {}} {130 0 0 0-20952 {}}} SUCCS {{259 0 0 0-21918 {}} {130 0 0 0-21922 {}}} CYCLES {}}
set a(0-21918) {AREA_SCORE {} NAME COMP_LOOP:conc#45 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-996 LOC {17 1.0 18 0.8724999999999999 18 0.8724999999999999 18 0.8724999999999999} PREDS {{259 0 0 0-21917 {}} {130 0 0 0-20952 {}}} SUCCS {{259 0 0 0-21919 {}} {130 0 0 0-21922 {}}} CYCLES {}}
set a(0-21919) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {1.02 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-997 LOC {18 0.0 18 0.8724999999999999 18 0.8724999999999999 18 0.999999875 18 0.999999875} PREDS {{259 0 0 0-21918 {}} {258 0 0 0-21915 {}} {130 0 0 0-20952 {}}} SUCCS {{259 0 0 0-21920 {}} {130 0 0 0-21922 {}}} CYCLES {}}
set a(0-21920) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(8) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-998 LOC {18 0.1275 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-21919 {}} {130 0 0 0-20952 {}}} SUCCS {{259 0 0 0-21921 {}} {130 0 0 0-21922 {}}} CYCLES {}}
set a(0-21921) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-999 LOC {18 0.1275 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-21920 {}} {130 0 0 0-20952 {}}} SUCCS {{259 0 0 0-21922 {}}} CYCLES {}}
set a(0-21922) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1000 LOC {18 0.1275 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-21921 {}} {130 0 0 0-21920 {}} {130 0 0 0-21919 {}} {130 0 0 0-21918 {}} {130 0 0 0-21917 {}} {130 0 0 0-21916 {}} {130 0 0 0-21915 {}} {130 0 0 0-21914 {}} {130 0 0 0-21913 {}} {130 0 0 0-20952 {}}} SUCCS {{128 0 0 0-21929 {}} {64 0 0 0-20953 {}}} CYCLES {}}
set a(0-21923) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1001 LOC {0 1.0 16 0.0 16 0.0 16 0.0 17 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21924 {}} {130 0 0 0-20953 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21924) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#61 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1002 LOC {0 1.0 16 0.0 16 0.0 17 0.08854614999999999} PREDS {{259 0 0 0-21923 {}}} SUCCS {{259 0 0 0-21925 {}} {130 0 0 0-20953 {}}} CYCLES {}}
set a(0-21925) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1003 LOC {0 1.0 16 0.08854614999999999 16 0.08854614999999999 17 0.08854614999999999} PREDS {{259 0 0 0-21924 {}}} SUCCS {{259 0 0 0-21926 {}} {130 0 0 0-20953 {}}} CYCLES {}}
set a(0-21926) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1004 LOC {1 0.18687499999999999 16 0.08854614999999999 16 0.08854614999999999 16 0.5624999104999999 17 0.5624999104999999} PREDS {{259 0 0 0-21925 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-21927 {}} {258 0 3.000 0-21928 {}} {130 0 0 0-20953 {}}} CYCLES {}}
set a(0-21927) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1005 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 18 0.2999998749999999} PREDS {{259 0 3.000 0-21926 {}}} SUCCS {{258 0 0 0-20953 {}}} CYCLES {}}
set a(0-21928) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1006 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 18 0.2999998749999999} PREDS {{258 0 3.000 0-21926 {}}} SUCCS {{258 0 0 0-20953 {}}} CYCLES {}}
set a(0-21929) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1007 LOC {18 0.0 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{128 0 0 0-21922 {}} {772 0 0 0-20953 {}}} SUCCS {{259 0 0 0-20953 {}}} CYCLES {}}
set a(0-21930) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1008 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21970 {}}} SUCCS {{259 0 0 0-21931 {}} {130 0 0 0-21969 {}} {256 0 0 0-21970 {}}} CYCLES {}}
set a(0-21931) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1009 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21930 {}}} SUCCS {{258 0 0 0-21935 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21932) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1010 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-21933 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21933) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#62 TYPE READSLICE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1011 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21932 {}}} SUCCS {{259 0 0 0-21934 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21934) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1012 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-21933 {}}} SUCCS {{259 0 0 0-21935 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21935) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1013 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21934 {}} {258 0 0 0-21931 {}}} SUCCS {{259 0 3.750 0-21936 {}} {258 0 3.750 0-21951 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1014 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21935 {}} {774 0 3.750 0-21964 {}} {774 0 3.750 0-21951 {}}} SUCCS {{258 0 0 0-21946 {}} {256 0 0 0-21951 {}} {258 0 0 0-21953 {}} {256 0 0 0-21964 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21937) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1015 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21938 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21938) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#63 TYPE READSLICE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1016 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-21937 {}}} SUCCS {{259 0 0 0-21939 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21939) {AREA_SCORE {} NAME VEC_LOOP:conc#31 TYPE CONCATENATE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1017 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-21938 {}}} SUCCS {{258 0 0 0-21941 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21940) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1018 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-21941 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21941) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#41 TYPE ACCU DELAY {1.07 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1019 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-21940 {}} {258 0 0 0-21939 {}}} SUCCS {{258 0 0 0-21944 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21942) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1020 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-21970 {}}} SUCCS {{259 0 0 0-21943 {}} {130 0 0 0-21969 {}} {256 0 0 0-21970 {}}} CYCLES {}}
set a(0-21943) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1021 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-21942 {}}} SUCCS {{259 0 0 0-21944 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21944) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1022 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-21943 {}} {258 0 0 0-21941 {}}} SUCCS {{259 0 3.750 0-21945 {}} {258 0 3.750 0-21964 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21945) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1023 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21944 {}} {774 0 3.750 0-21964 {}} {774 0 3.750 0-21951 {}}} SUCCS {{259 0 0 0-21946 {}} {256 0 0 0-21951 {}} {258 0 0 0-21952 {}} {256 0 0 0-21964 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21946) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1024 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-21945 {}} {258 0 0 0-21936 {}}} SUCCS {{259 0 0 0-21947 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21947) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1025 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-21946 {}} {128 0 0 0-21949 {}}} SUCCS {{258 0 0 0-21949 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21948) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1026 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-21949 {}}} SUCCS {{259 0 0 0-21949 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21949) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1027 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-21948 {}} {258 0 0 0-21947 {}}} SUCCS {{128 0 0 0-21947 {}} {128 0 0 0-21948 {}} {259 0 0 0-21950 {}}} CYCLES {}}
set a(0-21950) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1028 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-21949 {}}} SUCCS {{259 0 3.750 0-21951 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21951) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1029 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-21951 {}} {259 0 3.750 0-21950 {}} {256 0 0 0-21945 {}} {256 0 0 0-21936 {}} {258 0 3.750 0-21935 {}} {774 0 0 0-21964 {}}} SUCCS {{774 0 3.750 0-21936 {}} {774 0 3.750 0-21945 {}} {774 0 0 0-21951 {}} {258 0 0 0-21964 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21952) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1030 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-21945 {}}} SUCCS {{259 0 0 0-21953 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21953) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1031 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-21952 {}} {258 0 0 0-21936 {}}} SUCCS {{259 0 0 0-21954 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21954) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1032 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-21953 {}} {128 0 0 0-21956 {}}} SUCCS {{258 0 0 0-21956 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21955) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1033 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-21956 {}}} SUCCS {{259 0 0 0-21956 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21956) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1034 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-21955 {}} {258 0 0 0-21954 {}}} SUCCS {{128 0 0 0-21954 {}} {128 0 0 0-21955 {}} {259 0 0 0-21957 {}}} CYCLES {}}
set a(0-21957) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1035 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21956 {}}} SUCCS {{259 0 0 0-21958 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21958) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1036 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-21957 {}} {128 0 0 0-21962 {}}} SUCCS {{258 0 0 0-21962 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21959) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1037 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21962 {}}} SUCCS {{258 0 0 0-21962 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21960) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1038 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21962 {}}} SUCCS {{258 0 0 0-21962 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21961) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1039 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-21962 {}}} SUCCS {{259 0 0 0-21962 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21962) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1040 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-21961 {}} {258 0 0 0-21960 {}} {258 0 0 0-21959 {}} {258 0 0 0-21958 {}}} SUCCS {{128 0 0 0-21958 {}} {128 0 0 0-21959 {}} {128 0 0 0-21960 {}} {128 0 0 0-21961 {}} {259 0 0 0-21963 {}}} CYCLES {}}
set a(0-21963) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1041 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-21962 {}}} SUCCS {{259 0 3.750 0-21964 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21964) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1042 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-21964 {}} {259 0 3.750 0-21963 {}} {258 0 0 0-21951 {}} {256 0 0 0-21945 {}} {258 0 3.750 0-21944 {}} {256 0 0 0-21936 {}}} SUCCS {{774 0 3.750 0-21936 {}} {774 0 3.750 0-21945 {}} {774 0 0 0-21951 {}} {774 0 0 0-21964 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21965) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1043 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-21970 {}}} SUCCS {{259 0 0 0-21966 {}} {130 0 0 0-21969 {}} {256 0 0 0-21970 {}}} CYCLES {}}
set a(0-21966) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1044 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-21965 {}}} SUCCS {{259 0 0 0-21967 {}} {130 0 0 0-21969 {}}} CYCLES {}}
set a(0-21967) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1045 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-21966 {}}} SUCCS {{259 0 0 0-21968 {}} {130 0 0 0-21969 {}} {258 0 0 0-21970 {}}} CYCLES {}}
set a(0-21968) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1046 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21967 {}}} SUCCS {{259 0 0 0-21969 {}}} CYCLES {}}
set a(0-21969) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20953 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1047 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-21968 {}} {130 0 0 0-21967 {}} {130 0 0 0-21966 {}} {130 0 0 0-21965 {}} {130 0 0 0-21964 {}} {130 0 0 0-21963 {}} {130 0 0 0-21961 {}} {130 0 0 0-21960 {}} {130 0 0 0-21959 {}} {130 0 0 0-21958 {}} {130 0 0 0-21957 {}} {130 0 0 0-21955 {}} {130 0 0 0-21954 {}} {130 0 0 0-21953 {}} {130 0 0 0-21952 {}} {130 0 0 0-21951 {}} {130 0 0 0-21950 {}} {130 0 0 0-21948 {}} {130 0 0 0-21947 {}} {130 0 0 0-21946 {}} {130 0 0 0-21945 {}} {130 0 0 0-21944 {}} {130 0 0 0-21943 {}} {130 0 0 0-21942 {}} {130 0 0 0-21941 {}} {130 0 0 0-21940 {}} {130 0 0 0-21939 {}} {130 0 0 0-21938 {}} {130 0 0 0-21937 {}} {130 0 0 0-21936 {}} {130 0 0 0-21935 {}} {130 0 0 0-21934 {}} {130 0 0 0-21933 {}} {130 0 0 0-21932 {}} {130 0 0 0-21931 {}} {130 0 0 0-21930 {}}} SUCCS {{129 0 0 0-21970 {}}} CYCLES {}}
set a(0-21970) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#16.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20953 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-21970 {}} {129 0 0 0-21969 {}} {258 0 0 0-21967 {}} {256 0 0 0-21965 {}} {256 0 0 0-21942 {}} {256 0 0 0-21930 {}}} SUCCS {{774 0 0 0-21930 {}} {774 0 0 0-21942 {}} {774 0 0 0-21965 {}} {772 0 0 0-21970 {}}} CYCLES {}}
set a(0-20953) {CHI {0-21930 0-21931 0-21932 0-21933 0-21934 0-21935 0-21936 0-21937 0-21938 0-21939 0-21940 0-21941 0-21942 0-21943 0-21944 0-21945 0-21946 0-21947 0-21948 0-21949 0-21950 0-21951 0-21952 0-21953 0-21954 0-21955 0-21956 0-21957 0-21958 0-21959 0-21960 0-21961 0-21962 0-21963 0-21964 0-21965 0-21966 0-21967 0-21968 0-21969 0-21970} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1048 LOC {18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-21929 {}} {258 0 0 0-21928 {}} {258 0 0 0-21927 {}} {130 0 0 0-21926 {}} {130 0 0 0-21925 {}} {130 0 0 0-21924 {}} {130 0 0 0-21923 {}} {64 0 0 0-21922 {}} {64 0 0 0-20952 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21929 {}} {131 0 0 0-21971 {}} {130 0 0 0-21972 {}} {130 0 0 0-21973 {}} {130 0 0 0-21974 {}} {130 0 0 0-21975 {}} {130 0 0 0-21976 {}} {130 0 0 0-21977 {}} {130 0 0 0-21978 {}} {130 0 0 0-21979 {}} {130 0 0 0-21980 {}} {64 0 0 0-20954 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21971) {AREA_SCORE {} NAME COMP_LOOP-17:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1049 LOC {18 1.0 19 0.8650000499999999 19 0.8650000499999999 19 0.8650000499999999} PREDS {{131 0 0 0-20953 {}}} SUCCS {{259 0 0 0-21972 {}} {130 0 0 0-21980 {}}} CYCLES {}}
set a(0-21972) {AREA_SCORE {} NAME COMP_LOOP-17:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1050 LOC {18 1.0 19 0.8650000499999999 19 0.8650000499999999 19 0.8650000499999999} PREDS {{259 0 0 0-21971 {}} {130 0 0 0-20953 {}}} SUCCS {{259 0 0 0-21973 {}} {130 0 0 0-21980 {}}} CYCLES {}}
set a(0-21973) {AREA_SCORE {} NAME COMP_LOOP-17:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1051 LOC {18 1.0 19 0.8650000499999999 19 0.8650000499999999 19 0.8650000499999999} PREDS {{259 0 0 0-21972 {}} {130 0 0 0-20953 {}}} SUCCS {{258 0 0 0-21977 {}} {130 0 0 0-21980 {}}} CYCLES {}}
set a(0-21974) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1052 LOC {18 1.0 19 0.0 19 0.0 19 0.0 19 0.8650000499999999} PREDS {{130 0 0 0-20953 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21975 {}} {130 0 0 0-21980 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21975) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#64 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1053 LOC {18 1.0 19 0.0 19 0.0 19 0.8650000499999999} PREDS {{259 0 0 0-21974 {}} {130 0 0 0-20953 {}}} SUCCS {{259 0 0 0-21976 {}} {130 0 0 0-21980 {}}} CYCLES {}}
set a(0-21976) {AREA_SCORE {} NAME COMP_LOOP:conc#48 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1054 LOC {18 1.0 19 0.8650000499999999 19 0.8650000499999999 19 0.8650000499999999} PREDS {{259 0 0 0-21975 {}} {130 0 0 0-20953 {}}} SUCCS {{259 0 0 0-21977 {}} {130 0 0 0-21980 {}}} CYCLES {}}
set a(0-21977) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-17:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1055 LOC {19 0.0 19 0.8650000499999999 19 0.8650000499999999 19 0.9999999249999999 19 0.9999999249999999} PREDS {{259 0 0 0-21976 {}} {258 0 0 0-21973 {}} {130 0 0 0-20953 {}}} SUCCS {{259 0 0 0-21978 {}} {130 0 0 0-21980 {}}} CYCLES {}}
set a(0-21978) {AREA_SCORE {} NAME COMP_LOOP-17:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1056 LOC {19 0.13499995 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-21977 {}} {130 0 0 0-20953 {}}} SUCCS {{259 0 0 0-21979 {}} {130 0 0 0-21980 {}}} CYCLES {}}
set a(0-21979) {AREA_SCORE {} NAME COMP_LOOP-17:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1057 LOC {19 0.13499995 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-21978 {}} {130 0 0 0-20953 {}}} SUCCS {{259 0 0 0-21980 {}}} CYCLES {}}
set a(0-21980) {AREA_SCORE {} NAME COMP_LOOP-17:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1058 LOC {19 0.13499995 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-21979 {}} {130 0 0 0-21978 {}} {130 0 0 0-21977 {}} {130 0 0 0-21976 {}} {130 0 0 0-21975 {}} {130 0 0 0-21974 {}} {130 0 0 0-21973 {}} {130 0 0 0-21972 {}} {130 0 0 0-21971 {}} {130 0 0 0-20953 {}}} SUCCS {{128 0 0 0-21990 {}} {64 0 0 0-20954 {}}} CYCLES {}}
set a(0-21981) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,13) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1059 LOC {1 0.118125 1 0.45729614999999996 1 0.45729614999999996 1 0.526046025 18 0.088546025} PREDS {{258 0 0 0-20985 {}}} SUCCS {{258 0 0 0-21985 {}} {130 0 0 0-20954 {}}} CYCLES {}}
set a(0-21982) {AREA_SCORE {} NAME COMP_LOOP:k:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1060 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-21983 {}} {130 0 0 0-20954 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-21983) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#65 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1061 LOC {0 1.0 1 0.0 1 0.0 18 0.08854614999999999} PREDS {{259 0 0 0-21982 {}}} SUCCS {{259 0 0 0-21984 {}} {130 0 0 0-20954 {}}} CYCLES {}}
set a(0-21984) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1062 LOC {0 1.0 1 0.52604615 1 0.52604615 18 0.08854614999999999} PREDS {{259 0 0 0-21983 {}}} SUCCS {{259 0 0 0-21985 {}} {130 0 0 0-20954 {}}} CYCLES {}}
set a(0-21985) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1063 LOC {1 0.18687499999999999 1 0.52604615 1 0.52604615 1 0.9999999104999999 18 0.5624999104999999} PREDS {{259 0 0 0-21984 {}} {258 0 0 0-21981 {}}} SUCCS {{259 0 0 0-21986 {}} {258 0 0 0-21988 {}} {130 0 0 0-20954 {}}} CYCLES {}}
set a(0-21986) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#70 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1064 LOC {1 0.66082885 10 0.5625 10 0.5625 18 0.5625} PREDS {{259 0 0 0-21985 {}}} SUCCS {{259 0 3.000 0-21987 {}} {130 0 0 0-20954 {}}} CYCLES {}}
set a(0-21987) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1065 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.000 0-21986 {}}} SUCCS {{258 0 0 0-20954 {}}} CYCLES {}}
set a(0-21988) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#8 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1066 LOC {1 0.66082885 10 0.5625 10 0.5625 18 0.5625} PREDS {{258 0 0 0-21985 {}}} SUCCS {{259 0 3.000 0-21989 {}} {130 0 0 0-20954 {}}} CYCLES {}}
set a(0-21989) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1067 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.000 0-21988 {}}} SUCCS {{258 0 0 0-20954 {}}} CYCLES {}}
set a(0-21990) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1068 LOC {19 0.0 19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{128 0 0 0-21980 {}} {772 0 0 0-20954 {}}} SUCCS {{259 0 0 0-20954 {}}} CYCLES {}}
set a(0-21991) {AREA_SCORE {} NAME VEC_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1069 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{774 0 0 0-22037 {}}} SUCCS {{259 0 0 0-21992 {}} {130 0 0 0-22036 {}} {256 0 0 0-22037 {}}} CYCLES {}}
set a(0-21992) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#17)(11-4) TYPE READSLICE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1070 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-21991 {}}} SUCCS {{258 0 0 0-21996 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-21993) {AREA_SCORE {} NAME COMP_LOOP:k:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1071 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-21994 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-21994) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#66 TYPE READSLICE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1072 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-21993 {}}} SUCCS {{259 0 0 0-21995 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-21995) {AREA_SCORE {} NAME VEC_LOOP:conc#32 TYPE CONCATENATE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1073 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 1 0.34312499999999996} PREDS {{259 0 0 0-21994 {}}} SUCCS {{259 0 0 0-21996 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-21996) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.01 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1074 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-21995 {}} {258 0 0 0-21992 {}}} SUCCS {{258 0 0 0-21999 {}} {258 0 0 0-22017 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-21997) {AREA_SCORE {} NAME VEC_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1075 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-22037 {}}} SUCCS {{259 0 0 0-21998 {}} {130 0 0 0-22036 {}} {256 0 0 0-22037 {}}} CYCLES {}}
set a(0-21998) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#17)(3-0)#1 TYPE READSLICE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1076 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-21997 {}}} SUCCS {{259 0 0 0-21999 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-21999) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1077 LOC {1 0.125625 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-21998 {}} {258 0 0 0-21996 {}}} SUCCS {{259 0 3.750 0-22000 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22000) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#32 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1078 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-21999 {}} {774 0 3.750 0-22031 {}} {774 0 3.750 0-22018 {}}} SUCCS {{258 0 0 0-22010 {}} {256 0 0 0-22018 {}} {258 0 0 0-22020 {}} {256 0 0 0-22031 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22001) {AREA_SCORE {} NAME COMP_LOOP:k:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1079 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22002 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22002) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#67 TYPE READSLICE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1080 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22001 {}}} SUCCS {{259 0 0 0-22003 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22003) {AREA_SCORE {} NAME VEC_LOOP:conc#33 TYPE CONCATENATE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1081 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22002 {}}} SUCCS {{258 0 0 0-22005 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22004) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1082 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22005 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22005) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#42 TYPE ACCU DELAY {1.07 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1083 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22004 {}} {258 0 0 0-22003 {}}} SUCCS {{258 0 0 0-22008 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22006) {AREA_SCORE {} NAME VEC_LOOP:j:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1084 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22037 {}}} SUCCS {{259 0 0 0-22007 {}} {130 0 0 0-22036 {}} {256 0 0 0-22037 {}}} CYCLES {}}
set a(0-22007) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1085 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22006 {}}} SUCCS {{259 0 0 0-22008 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22008) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1086 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22007 {}} {258 0 0 0-22005 {}}} SUCCS {{259 0 3.750 0-22009 {}} {258 0 3.750 0-22031 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22009) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#33 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1087 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22008 {}} {774 0 3.750 0-22031 {}} {774 0 3.750 0-22018 {}}} SUCCS {{259 0 0 0-22010 {}} {256 0 0 0-22018 {}} {258 0 0 0-22019 {}} {256 0 0 0-22031 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22010) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-17:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1088 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22009 {}} {258 0 0 0-22000 {}}} SUCCS {{259 0 0 0-22011 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22011) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.base TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1089 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22010 {}} {128 0 0 0-22013 {}}} SUCCS {{258 0 0 0-22013 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22012) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.m TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1090 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22013 {}}} SUCCS {{259 0 0 0-22013 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22013) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1091 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22012 {}} {258 0 0 0-22011 {}}} SUCCS {{128 0 0 0-22011 {}} {128 0 0 0-22012 {}} {259 0 0 0-22014 {}}} CYCLES {}}
set a(0-22014) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.return TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1092 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22013 {}}} SUCCS {{258 0 3.750 0-22018 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22015) {AREA_SCORE {} NAME VEC_LOOP:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1093 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-22037 {}}} SUCCS {{259 0 0 0-22016 {}} {130 0 0 0-22036 {}} {256 0 0 0-22037 {}}} CYCLES {}}
set a(0-22016) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#17)(3-0) TYPE READSLICE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1094 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-22015 {}}} SUCCS {{259 0 0 0-22017 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22017) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1095 LOC {1 0.125625 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22016 {}} {258 0 0 0-21996 {}}} SUCCS {{259 0 3.750 0-22018 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22018) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#32 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1096 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22018 {}} {259 0 3.750 0-22017 {}} {258 0 3.750 0-22014 {}} {256 0 0 0-22009 {}} {256 0 0 0-22000 {}} {774 0 0 0-22031 {}}} SUCCS {{774 0 3.750 0-22000 {}} {774 0 3.750 0-22009 {}} {774 0 0 0-22018 {}} {258 0 0 0-22031 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22019) {AREA_SCORE {} NAME COMP_LOOP-17:factor2:not TYPE NOT PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1097 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22009 {}}} SUCCS {{259 0 0 0-22020 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22020) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-17:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1098 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22019 {}} {258 0 0 0-22000 {}}} SUCCS {{259 0 0 0-22021 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22021) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1099 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22020 {}} {128 0 0 0-22023 {}}} SUCCS {{258 0 0 0-22023 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22022) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1100 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22023 {}}} SUCCS {{259 0 0 0-22023 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22023) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1101 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22022 {}} {258 0 0 0-22021 {}}} SUCCS {{128 0 0 0-22021 {}} {128 0 0 0-22022 {}} {259 0 0 0-22024 {}}} CYCLES {}}
set a(0-22024) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1102 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22023 {}}} SUCCS {{259 0 0 0-22025 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22025) {AREA_SCORE {} NAME COMP_LOOP-17:mult.x TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1103 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22024 {}} {128 0 0 0-22029 {}}} SUCCS {{258 0 0 0-22029 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22026) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1104 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22029 {}}} SUCCS {{258 0 0 0-22029 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22027) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y_ TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1105 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22029 {}}} SUCCS {{258 0 0 0-22029 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22028) {AREA_SCORE {} NAME COMP_LOOP-17:mult.p TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1106 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22029 {}}} SUCCS {{259 0 0 0-22029 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22029) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-17:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1107 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22028 {}} {258 0 0 0-22027 {}} {258 0 0 0-22026 {}} {258 0 0 0-22025 {}}} SUCCS {{128 0 0 0-22025 {}} {128 0 0 0-22026 {}} {128 0 0 0-22027 {}} {128 0 0 0-22028 {}} {259 0 0 0-22030 {}}} CYCLES {}}
set a(0-22030) {AREA_SCORE {} NAME COMP_LOOP-17:mult.return TYPE {C-CORE PORT} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1108 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22029 {}}} SUCCS {{259 0 3.750 0-22031 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22031) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#33 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1109 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22031 {}} {259 0 3.750 0-22030 {}} {258 0 0 0-22018 {}} {256 0 0 0-22009 {}} {258 0 3.750 0-22008 {}} {256 0 0 0-22000 {}}} SUCCS {{774 0 3.750 0-22000 {}} {774 0 3.750 0-22009 {}} {774 0 0 0-22018 {}} {774 0 0 0-22031 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22032) {AREA_SCORE {} NAME VEC_LOOP:j:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1110 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22037 {}}} SUCCS {{259 0 0 0-22033 {}} {130 0 0 0-22036 {}} {256 0 0 0-22037 {}}} CYCLES {}}
set a(0-22033) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1111 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22032 {}}} SUCCS {{259 0 0 0-22034 {}} {130 0 0 0-22036 {}}} CYCLES {}}
set a(0-22034) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-17:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1112 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22033 {}}} SUCCS {{259 0 0 0-22035 {}} {130 0 0 0-22036 {}} {258 0 0 0-22037 {}}} CYCLES {}}
set a(0-22035) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1113 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22034 {}}} SUCCS {{259 0 0 0-22036 {}}} CYCLES {}}
set a(0-22036) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20954 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1114 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22035 {}} {130 0 0 0-22034 {}} {130 0 0 0-22033 {}} {130 0 0 0-22032 {}} {130 0 0 0-22031 {}} {130 0 0 0-22030 {}} {130 0 0 0-22028 {}} {130 0 0 0-22027 {}} {130 0 0 0-22026 {}} {130 0 0 0-22025 {}} {130 0 0 0-22024 {}} {130 0 0 0-22022 {}} {130 0 0 0-22021 {}} {130 0 0 0-22020 {}} {130 0 0 0-22019 {}} {130 0 0 0-22018 {}} {130 0 0 0-22017 {}} {130 0 0 0-22016 {}} {130 0 0 0-22015 {}} {130 0 0 0-22014 {}} {130 0 0 0-22012 {}} {130 0 0 0-22011 {}} {130 0 0 0-22010 {}} {130 0 0 0-22009 {}} {130 0 0 0-22008 {}} {130 0 0 0-22007 {}} {130 0 0 0-22006 {}} {130 0 0 0-22005 {}} {130 0 0 0-22004 {}} {130 0 0 0-22003 {}} {130 0 0 0-22002 {}} {130 0 0 0-22001 {}} {130 0 0 0-22000 {}} {130 0 0 0-21999 {}} {130 0 0 0-21998 {}} {130 0 0 0-21997 {}} {130 0 0 0-21996 {}} {130 0 0 0-21995 {}} {130 0 0 0-21994 {}} {130 0 0 0-21993 {}} {130 0 0 0-21992 {}} {130 0 0 0-21991 {}}} SUCCS {{129 0 0 0-22037 {}}} CYCLES {}}
set a(0-22037) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#17.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20954 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22037 {}} {129 0 0 0-22036 {}} {258 0 0 0-22034 {}} {256 0 0 0-22032 {}} {256 0 0 0-22015 {}} {256 0 0 0-22006 {}} {256 0 0 0-21997 {}} {256 0 0 0-21991 {}}} SUCCS {{774 0 0 0-21991 {}} {774 0 0 0-21997 {}} {774 0 0 0-22006 {}} {774 0 0 0-22015 {}} {774 0 0 0-22032 {}} {772 0 0 0-22037 {}}} CYCLES {}}
set a(0-20954) {CHI {0-21991 0-21992 0-21993 0-21994 0-21995 0-21996 0-21997 0-21998 0-21999 0-22000 0-22001 0-22002 0-22003 0-22004 0-22005 0-22006 0-22007 0-22008 0-22009 0-22010 0-22011 0-22012 0-22013 0-22014 0-22015 0-22016 0-22017 0-22018 0-22019 0-22020 0-22021 0-22022 0-22023 0-22024 0-22025 0-22026 0-22027 0-22028 0-22029 0-22030 0-22031 0-22032 0-22033 0-22034 0-22035 0-22036 0-22037} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-17:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1115 LOC {19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-21990 {}} {258 0 0 0-21989 {}} {130 0 0 0-21988 {}} {258 0 0 0-21987 {}} {130 0 0 0-21986 {}} {130 0 0 0-21985 {}} {130 0 0 0-21984 {}} {130 0 0 0-21983 {}} {130 0 0 0-21982 {}} {130 0 0 0-21981 {}} {64 0 0 0-21980 {}} {64 0 0 0-20953 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-21990 {}} {131 0 0 0-22038 {}} {130 0 0 0-22039 {}} {130 0 0 0-22040 {}} {130 0 0 0-22041 {}} {130 0 0 0-22042 {}} {130 0 0 0-22043 {}} {130 0 0 0-22044 {}} {130 0 0 0-22045 {}} {130 0 0 0-22046 {}} {130 0 0 0-22047 {}} {64 0 0 0-20955 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22038) {AREA_SCORE {} NAME COMP_LOOP-18:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1116 LOC {19 1.0 20 0.8650000499999999 20 0.8650000499999999 20 0.8650000499999999} PREDS {{131 0 0 0-20954 {}}} SUCCS {{259 0 0 0-22039 {}} {130 0 0 0-22047 {}}} CYCLES {}}
set a(0-22039) {AREA_SCORE {} NAME COMP_LOOP-18:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1117 LOC {19 1.0 20 0.8650000499999999 20 0.8650000499999999 20 0.8650000499999999} PREDS {{259 0 0 0-22038 {}} {130 0 0 0-20954 {}}} SUCCS {{259 0 0 0-22040 {}} {130 0 0 0-22047 {}}} CYCLES {}}
set a(0-22040) {AREA_SCORE {} NAME COMP_LOOP-18:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1118 LOC {19 1.0 20 0.8650000499999999 20 0.8650000499999999 20 0.8650000499999999} PREDS {{259 0 0 0-22039 {}} {130 0 0 0-20954 {}}} SUCCS {{258 0 0 0-22044 {}} {130 0 0 0-22047 {}}} CYCLES {}}
set a(0-22041) {AREA_SCORE {} NAME COMP_LOOP:k:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1119 LOC {19 1.0 20 0.0 20 0.0 20 0.0 20 0.8650000499999999} PREDS {{130 0 0 0-20954 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22042 {}} {130 0 0 0-22047 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22042) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#68 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1120 LOC {19 1.0 20 0.0 20 0.0 20 0.8650000499999999} PREDS {{259 0 0 0-22041 {}} {130 0 0 0-20954 {}}} SUCCS {{259 0 0 0-22043 {}} {130 0 0 0-22047 {}}} CYCLES {}}
set a(0-22043) {AREA_SCORE {} NAME COMP_LOOP:conc#51 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1121 LOC {19 1.0 20 0.8650000499999999 20 0.8650000499999999 20 0.8650000499999999} PREDS {{259 0 0 0-22042 {}} {130 0 0 0-20954 {}}} SUCCS {{259 0 0 0-22044 {}} {130 0 0 0-22047 {}}} CYCLES {}}
set a(0-22044) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-18:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1122 LOC {20 0.0 20 0.8650000499999999 20 0.8650000499999999 20 0.9999999249999999 20 0.9999999249999999} PREDS {{259 0 0 0-22043 {}} {258 0 0 0-22040 {}} {130 0 0 0-20954 {}}} SUCCS {{259 0 0 0-22045 {}} {130 0 0 0-22047 {}}} CYCLES {}}
set a(0-22045) {AREA_SCORE {} NAME COMP_LOOP-18:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1123 LOC {20 0.13499995 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-22044 {}} {130 0 0 0-20954 {}}} SUCCS {{259 0 0 0-22046 {}} {130 0 0 0-22047 {}}} CYCLES {}}
set a(0-22046) {AREA_SCORE {} NAME COMP_LOOP-18:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1124 LOC {20 0.13499995 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-22045 {}} {130 0 0 0-20954 {}}} SUCCS {{259 0 0 0-22047 {}}} CYCLES {}}
set a(0-22047) {AREA_SCORE {} NAME COMP_LOOP-18:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1125 LOC {20 0.13499995 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-22046 {}} {130 0 0 0-22045 {}} {130 0 0 0-22044 {}} {130 0 0 0-22043 {}} {130 0 0 0-22042 {}} {130 0 0 0-22041 {}} {130 0 0 0-22040 {}} {130 0 0 0-22039 {}} {130 0 0 0-22038 {}} {130 0 0 0-20954 {}}} SUCCS {{128 0 0 0-22054 {}} {64 0 0 0-20955 {}}} CYCLES {}}
set a(0-22048) {AREA_SCORE {} NAME COMP_LOOP:k:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1126 LOC {0 1.0 17 0.0 17 0.0 17 0.0 19 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22049 {}} {130 0 0 0-20955 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22049) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#69 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1127 LOC {0 1.0 17 0.0 17 0.0 19 0.08854614999999999} PREDS {{259 0 0 0-22048 {}}} SUCCS {{259 0 0 0-22050 {}} {130 0 0 0-20955 {}}} CYCLES {}}
set a(0-22050) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1128 LOC {0 1.0 17 0.08854614999999999 17 0.08854614999999999 19 0.08854614999999999} PREDS {{259 0 0 0-22049 {}}} SUCCS {{259 0 0 0-22051 {}} {130 0 0 0-20955 {}}} CYCLES {}}
set a(0-22051) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-18:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1129 LOC {1 0.18687499999999999 17 0.08854614999999999 17 0.08854614999999999 17 0.5624999104999999 19 0.5624999104999999} PREDS {{259 0 0 0-22050 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-22052 {}} {258 0 3.000 0-22053 {}} {130 0 0 0-20955 {}}} CYCLES {}}
set a(0-22052) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1130 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 20 0.2999998749999999} PREDS {{259 0 3.000 0-22051 {}}} SUCCS {{258 0 0 0-20955 {}}} CYCLES {}}
set a(0-22053) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1131 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 20 0.2999998749999999} PREDS {{258 0 3.000 0-22051 {}}} SUCCS {{258 0 0 0-20955 {}}} CYCLES {}}
set a(0-22054) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1132 LOC {20 0.0 20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{128 0 0 0-22047 {}} {772 0 0 0-20955 {}}} SUCCS {{259 0 0 0-20955 {}}} CYCLES {}}
set a(0-22055) {AREA_SCORE {} NAME VEC_LOOP:j:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22095 {}}} SUCCS {{259 0 0 0-22056 {}} {130 0 0 0-22094 {}} {256 0 0 0-22095 {}}} CYCLES {}}
set a(0-22056) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1134 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22055 {}}} SUCCS {{258 0 0 0-22060 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22057) {AREA_SCORE {} NAME COMP_LOOP:k:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1135 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-22058 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22058) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#70 TYPE READSLICE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1136 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22057 {}}} SUCCS {{259 0 0 0-22059 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22059) {AREA_SCORE {} NAME VEC_LOOP:conc#34 TYPE CONCATENATE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1137 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-22058 {}}} SUCCS {{259 0 0 0-22060 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22060) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1138 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22059 {}} {258 0 0 0-22056 {}}} SUCCS {{259 0 3.750 0-22061 {}} {258 0 3.750 0-22076 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22061) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#34 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1139 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22060 {}} {774 0 3.750 0-22089 {}} {774 0 3.750 0-22076 {}}} SUCCS {{258 0 0 0-22071 {}} {256 0 0 0-22076 {}} {258 0 0 0-22078 {}} {256 0 0 0-22089 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22062) {AREA_SCORE {} NAME COMP_LOOP:k:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1140 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22063 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22063) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#71 TYPE READSLICE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1141 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22062 {}}} SUCCS {{259 0 0 0-22064 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22064) {AREA_SCORE {} NAME VEC_LOOP:conc#35 TYPE CONCATENATE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1142 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22063 {}}} SUCCS {{258 0 0 0-22066 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22065) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1143 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22066 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22066) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#43 TYPE ACCU DELAY {1.07 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1144 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22065 {}} {258 0 0 0-22064 {}}} SUCCS {{258 0 0 0-22069 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22067) {AREA_SCORE {} NAME VEC_LOOP:j:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1145 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22095 {}}} SUCCS {{259 0 0 0-22068 {}} {130 0 0 0-22094 {}} {256 0 0 0-22095 {}}} CYCLES {}}
set a(0-22068) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1146 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22067 {}}} SUCCS {{259 0 0 0-22069 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22069) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1147 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22068 {}} {258 0 0 0-22066 {}}} SUCCS {{259 0 3.750 0-22070 {}} {258 0 3.750 0-22089 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22070) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#35 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1148 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22069 {}} {774 0 3.750 0-22089 {}} {774 0 3.750 0-22076 {}}} SUCCS {{259 0 0 0-22071 {}} {256 0 0 0-22076 {}} {258 0 0 0-22077 {}} {256 0 0 0-22089 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22071) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-18:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1149 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22070 {}} {258 0 0 0-22061 {}}} SUCCS {{259 0 0 0-22072 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22072) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.base TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1150 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22071 {}} {128 0 0 0-22074 {}}} SUCCS {{258 0 0 0-22074 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22073) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.m TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1151 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22074 {}}} SUCCS {{259 0 0 0-22074 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22074) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1152 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22073 {}} {258 0 0 0-22072 {}}} SUCCS {{128 0 0 0-22072 {}} {128 0 0 0-22073 {}} {259 0 0 0-22075 {}}} CYCLES {}}
set a(0-22075) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.return TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1153 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22074 {}}} SUCCS {{259 0 3.750 0-22076 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22076) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#34 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1154 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22076 {}} {259 0 3.750 0-22075 {}} {256 0 0 0-22070 {}} {256 0 0 0-22061 {}} {258 0 3.750 0-22060 {}} {774 0 0 0-22089 {}}} SUCCS {{774 0 3.750 0-22061 {}} {774 0 3.750 0-22070 {}} {774 0 0 0-22076 {}} {258 0 0 0-22089 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22077) {AREA_SCORE {} NAME COMP_LOOP-18:factor2:not TYPE NOT PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1155 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22070 {}}} SUCCS {{259 0 0 0-22078 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22078) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-18:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1156 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22077 {}} {258 0 0 0-22061 {}}} SUCCS {{259 0 0 0-22079 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22079) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1157 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22078 {}} {128 0 0 0-22081 {}}} SUCCS {{258 0 0 0-22081 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22080) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1158 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22081 {}}} SUCCS {{259 0 0 0-22081 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22081) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1159 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22080 {}} {258 0 0 0-22079 {}}} SUCCS {{128 0 0 0-22079 {}} {128 0 0 0-22080 {}} {259 0 0 0-22082 {}}} CYCLES {}}
set a(0-22082) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1160 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22081 {}}} SUCCS {{259 0 0 0-22083 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22083) {AREA_SCORE {} NAME COMP_LOOP-18:mult.x TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1161 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22082 {}} {128 0 0 0-22087 {}}} SUCCS {{258 0 0 0-22087 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22084) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1162 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22087 {}}} SUCCS {{258 0 0 0-22087 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22085) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y_ TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1163 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22087 {}}} SUCCS {{258 0 0 0-22087 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22086) {AREA_SCORE {} NAME COMP_LOOP-18:mult.p TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1164 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22087 {}}} SUCCS {{259 0 0 0-22087 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22087) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-18:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1165 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22086 {}} {258 0 0 0-22085 {}} {258 0 0 0-22084 {}} {258 0 0 0-22083 {}}} SUCCS {{128 0 0 0-22083 {}} {128 0 0 0-22084 {}} {128 0 0 0-22085 {}} {128 0 0 0-22086 {}} {259 0 0 0-22088 {}}} CYCLES {}}
set a(0-22088) {AREA_SCORE {} NAME COMP_LOOP-18:mult.return TYPE {C-CORE PORT} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1166 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22087 {}}} SUCCS {{259 0 3.750 0-22089 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22089) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#35 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1167 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22089 {}} {259 0 3.750 0-22088 {}} {258 0 0 0-22076 {}} {256 0 0 0-22070 {}} {258 0 3.750 0-22069 {}} {256 0 0 0-22061 {}}} SUCCS {{774 0 3.750 0-22061 {}} {774 0 3.750 0-22070 {}} {774 0 0 0-22076 {}} {774 0 0 0-22089 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22090) {AREA_SCORE {} NAME VEC_LOOP:j:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1168 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22095 {}}} SUCCS {{259 0 0 0-22091 {}} {130 0 0 0-22094 {}} {256 0 0 0-22095 {}}} CYCLES {}}
set a(0-22091) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1169 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22090 {}}} SUCCS {{259 0 0 0-22092 {}} {130 0 0 0-22094 {}}} CYCLES {}}
set a(0-22092) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-18:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1170 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22091 {}}} SUCCS {{259 0 0 0-22093 {}} {130 0 0 0-22094 {}} {258 0 0 0-22095 {}}} CYCLES {}}
set a(0-22093) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1171 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22092 {}}} SUCCS {{259 0 0 0-22094 {}}} CYCLES {}}
set a(0-22094) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20955 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1172 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22093 {}} {130 0 0 0-22092 {}} {130 0 0 0-22091 {}} {130 0 0 0-22090 {}} {130 0 0 0-22089 {}} {130 0 0 0-22088 {}} {130 0 0 0-22086 {}} {130 0 0 0-22085 {}} {130 0 0 0-22084 {}} {130 0 0 0-22083 {}} {130 0 0 0-22082 {}} {130 0 0 0-22080 {}} {130 0 0 0-22079 {}} {130 0 0 0-22078 {}} {130 0 0 0-22077 {}} {130 0 0 0-22076 {}} {130 0 0 0-22075 {}} {130 0 0 0-22073 {}} {130 0 0 0-22072 {}} {130 0 0 0-22071 {}} {130 0 0 0-22070 {}} {130 0 0 0-22069 {}} {130 0 0 0-22068 {}} {130 0 0 0-22067 {}} {130 0 0 0-22066 {}} {130 0 0 0-22065 {}} {130 0 0 0-22064 {}} {130 0 0 0-22063 {}} {130 0 0 0-22062 {}} {130 0 0 0-22061 {}} {130 0 0 0-22060 {}} {130 0 0 0-22059 {}} {130 0 0 0-22058 {}} {130 0 0 0-22057 {}} {130 0 0 0-22056 {}} {130 0 0 0-22055 {}}} SUCCS {{129 0 0 0-22095 {}}} CYCLES {}}
set a(0-22095) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#18.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20955 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22095 {}} {129 0 0 0-22094 {}} {258 0 0 0-22092 {}} {256 0 0 0-22090 {}} {256 0 0 0-22067 {}} {256 0 0 0-22055 {}}} SUCCS {{774 0 0 0-22055 {}} {774 0 0 0-22067 {}} {774 0 0 0-22090 {}} {772 0 0 0-22095 {}}} CYCLES {}}
set a(0-20955) {CHI {0-22055 0-22056 0-22057 0-22058 0-22059 0-22060 0-22061 0-22062 0-22063 0-22064 0-22065 0-22066 0-22067 0-22068 0-22069 0-22070 0-22071 0-22072 0-22073 0-22074 0-22075 0-22076 0-22077 0-22078 0-22079 0-22080 0-22081 0-22082 0-22083 0-22084 0-22085 0-22086 0-22087 0-22088 0-22089 0-22090 0-22091 0-22092 0-22093 0-22094 0-22095} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-18:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1173 LOC {20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-22054 {}} {258 0 0 0-22053 {}} {258 0 0 0-22052 {}} {130 0 0 0-22051 {}} {130 0 0 0-22050 {}} {130 0 0 0-22049 {}} {130 0 0 0-22048 {}} {64 0 0 0-22047 {}} {64 0 0 0-20954 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22054 {}} {131 0 0 0-22096 {}} {130 0 0 0-22097 {}} {130 0 0 0-22098 {}} {130 0 0 0-22099 {}} {130 0 0 0-22100 {}} {130 0 0 0-22101 {}} {130 0 0 0-22102 {}} {130 0 0 0-22103 {}} {130 0 0 0-22104 {}} {130 0 0 0-22105 {}} {64 0 0 0-20956 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22096) {AREA_SCORE {} NAME COMP_LOOP-19:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1174 LOC {20 1.0 21 0.8650000499999999 21 0.8650000499999999 21 0.8650000499999999} PREDS {{131 0 0 0-20955 {}}} SUCCS {{259 0 0 0-22097 {}} {130 0 0 0-22105 {}}} CYCLES {}}
set a(0-22097) {AREA_SCORE {} NAME COMP_LOOP-19:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1175 LOC {20 1.0 21 0.8650000499999999 21 0.8650000499999999 21 0.8650000499999999} PREDS {{259 0 0 0-22096 {}} {130 0 0 0-20955 {}}} SUCCS {{259 0 0 0-22098 {}} {130 0 0 0-22105 {}}} CYCLES {}}
set a(0-22098) {AREA_SCORE {} NAME COMP_LOOP-19:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1176 LOC {20 1.0 21 0.8650000499999999 21 0.8650000499999999 21 0.8650000499999999} PREDS {{259 0 0 0-22097 {}} {130 0 0 0-20955 {}}} SUCCS {{258 0 0 0-22102 {}} {130 0 0 0-22105 {}}} CYCLES {}}
set a(0-22099) {AREA_SCORE {} NAME COMP_LOOP:k:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1177 LOC {20 1.0 21 0.0 21 0.0 21 0.0 21 0.8650000499999999} PREDS {{130 0 0 0-20955 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22100 {}} {130 0 0 0-22105 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22100) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#72 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1178 LOC {20 1.0 21 0.0 21 0.0 21 0.8650000499999999} PREDS {{259 0 0 0-22099 {}} {130 0 0 0-20955 {}}} SUCCS {{259 0 0 0-22101 {}} {130 0 0 0-22105 {}}} CYCLES {}}
set a(0-22101) {AREA_SCORE {} NAME COMP_LOOP:conc#54 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1179 LOC {20 1.0 21 0.8650000499999999 21 0.8650000499999999 21 0.8650000499999999} PREDS {{259 0 0 0-22100 {}} {130 0 0 0-20955 {}}} SUCCS {{259 0 0 0-22102 {}} {130 0 0 0-22105 {}}} CYCLES {}}
set a(0-22102) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-19:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1180 LOC {21 0.0 21 0.8650000499999999 21 0.8650000499999999 21 0.9999999249999999 21 0.9999999249999999} PREDS {{259 0 0 0-22101 {}} {258 0 0 0-22098 {}} {130 0 0 0-20955 {}}} SUCCS {{259 0 0 0-22103 {}} {130 0 0 0-22105 {}}} CYCLES {}}
set a(0-22103) {AREA_SCORE {} NAME COMP_LOOP-19:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1181 LOC {21 0.13499995 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-22102 {}} {130 0 0 0-20955 {}}} SUCCS {{259 0 0 0-22104 {}} {130 0 0 0-22105 {}}} CYCLES {}}
set a(0-22104) {AREA_SCORE {} NAME COMP_LOOP-19:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1182 LOC {21 0.13499995 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-22103 {}} {130 0 0 0-20955 {}}} SUCCS {{259 0 0 0-22105 {}}} CYCLES {}}
set a(0-22105) {AREA_SCORE {} NAME COMP_LOOP-19:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1183 LOC {21 0.13499995 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-22104 {}} {130 0 0 0-22103 {}} {130 0 0 0-22102 {}} {130 0 0 0-22101 {}} {130 0 0 0-22100 {}} {130 0 0 0-22099 {}} {130 0 0 0-22098 {}} {130 0 0 0-22097 {}} {130 0 0 0-22096 {}} {130 0 0 0-20955 {}}} SUCCS {{128 0 0 0-22114 {}} {64 0 0 0-20956 {}}} CYCLES {}}
set a(0-22106) {AREA_SCORE {} NAME COMP_LOOP:k:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1184 LOC {0 1.0 18 0.0 18 0.0 18 0.0 20 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22107 {}} {130 0 0 0-20956 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22107) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#73 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1185 LOC {0 1.0 18 0.0 18 0.0 20 0.08854614999999999} PREDS {{259 0 0 0-22106 {}}} SUCCS {{259 0 0 0-22108 {}} {130 0 0 0-20956 {}}} CYCLES {}}
set a(0-22108) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#18 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1186 LOC {0 1.0 18 0.08854614999999999 18 0.08854614999999999 20 0.08854614999999999} PREDS {{259 0 0 0-22107 {}}} SUCCS {{259 0 0 0-22109 {}} {130 0 0 0-20956 {}}} CYCLES {}}
set a(0-22109) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-19:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1187 LOC {1 0.18687499999999999 18 0.08854614999999999 18 0.08854614999999999 18 0.5624999104999999 20 0.5624999104999999} PREDS {{259 0 0 0-22108 {}} {258 0 0 0-21110 {}}} SUCCS {{259 0 0 0-22110 {}} {258 0 0 0-22112 {}} {130 0 0 0-20956 {}}} CYCLES {}}
set a(0-22110) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#71 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1188 LOC {1 0.66082885 18 0.5625 18 0.5625 20 0.5625} PREDS {{259 0 0 0-22109 {}}} SUCCS {{259 0 3.000 0-22111 {}} {130 0 0 0-20956 {}}} CYCLES {}}
set a(0-22111) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1189 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.000 0-22110 {}}} SUCCS {{258 0 0 0-20956 {}}} CYCLES {}}
set a(0-22112) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#9 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1190 LOC {1 0.66082885 18 0.5625 18 0.5625 20 0.5625} PREDS {{258 0 0 0-22109 {}}} SUCCS {{259 0 3.000 0-22113 {}} {130 0 0 0-20956 {}}} CYCLES {}}
set a(0-22113) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1191 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.000 0-22112 {}}} SUCCS {{258 0 0 0-20956 {}}} CYCLES {}}
set a(0-22114) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1192 LOC {21 0.0 21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{128 0 0 0-22105 {}} {772 0 0 0-20956 {}}} SUCCS {{259 0 0 0-20956 {}}} CYCLES {}}
set a(0-22115) {AREA_SCORE {} NAME VEC_LOOP:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1193 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{774 0 0 0-22161 {}}} SUCCS {{259 0 0 0-22116 {}} {130 0 0 0-22160 {}} {256 0 0 0-22161 {}}} CYCLES {}}
set a(0-22116) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#19)(11-1) TYPE READSLICE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1194 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-22115 {}}} SUCCS {{258 0 0 0-22120 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22117) {AREA_SCORE {} NAME COMP_LOOP:k:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1195 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-22118 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22118) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#74 TYPE READSLICE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1196 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-22117 {}}} SUCCS {{259 0 0 0-22119 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22119) {AREA_SCORE {} NAME VEC_LOOP:conc#36 TYPE CONCATENATE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1197 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 1 0.33749999999999997} PREDS {{259 0 0 0-22118 {}}} SUCCS {{259 0 0 0-22120 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22120) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.05 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1198 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-22119 {}} {258 0 0 0-22116 {}}} SUCCS {{258 0 0 0-22123 {}} {258 0 0 0-22141 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22121) {AREA_SCORE {} NAME VEC_LOOP:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1199 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-22161 {}}} SUCCS {{259 0 0 0-22122 {}} {130 0 0 0-22160 {}} {256 0 0 0-22161 {}}} CYCLES {}}
set a(0-22122) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#19)(0)#1 TYPE READSLICE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1200 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-22121 {}}} SUCCS {{259 0 0 0-22123 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22123) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1201 LOC {1 0.13125 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-22122 {}} {258 0 0 0-22120 {}}} SUCCS {{259 0 3.750 0-22124 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22124) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#36 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1202 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22123 {}} {774 0 3.750 0-22155 {}} {774 0 3.750 0-22142 {}}} SUCCS {{258 0 0 0-22134 {}} {256 0 0 0-22142 {}} {258 0 0 0-22144 {}} {256 0 0 0-22155 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22125) {AREA_SCORE {} NAME COMP_LOOP:k:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1203 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22126 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22126) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#75 TYPE READSLICE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1204 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22125 {}}} SUCCS {{259 0 0 0-22127 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22127) {AREA_SCORE {} NAME VEC_LOOP:conc#37 TYPE CONCATENATE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1205 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22126 {}}} SUCCS {{258 0 0 0-22129 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22128) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1206 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22129 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22129) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#44 TYPE ACCU DELAY {1.07 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1207 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22128 {}} {258 0 0 0-22127 {}}} SUCCS {{258 0 0 0-22132 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22130) {AREA_SCORE {} NAME VEC_LOOP:j:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1208 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22161 {}}} SUCCS {{259 0 0 0-22131 {}} {130 0 0 0-22160 {}} {256 0 0 0-22161 {}}} CYCLES {}}
set a(0-22131) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1209 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22130 {}}} SUCCS {{259 0 0 0-22132 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22132) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1210 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22131 {}} {258 0 0 0-22129 {}}} SUCCS {{259 0 3.750 0-22133 {}} {258 0 3.750 0-22155 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22133) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#37 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1211 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22132 {}} {774 0 3.750 0-22155 {}} {774 0 3.750 0-22142 {}}} SUCCS {{259 0 0 0-22134 {}} {256 0 0 0-22142 {}} {258 0 0 0-22143 {}} {256 0 0 0-22155 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22134) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-19:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1212 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22133 {}} {258 0 0 0-22124 {}}} SUCCS {{259 0 0 0-22135 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22135) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.base TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1213 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22134 {}} {128 0 0 0-22137 {}}} SUCCS {{258 0 0 0-22137 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22136) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.m TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1214 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22137 {}}} SUCCS {{259 0 0 0-22137 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22137) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1215 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22136 {}} {258 0 0 0-22135 {}}} SUCCS {{128 0 0 0-22135 {}} {128 0 0 0-22136 {}} {259 0 0 0-22138 {}}} CYCLES {}}
set a(0-22138) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.return TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1216 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22137 {}}} SUCCS {{258 0 3.750 0-22142 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22139) {AREA_SCORE {} NAME VEC_LOOP:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1217 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-22161 {}}} SUCCS {{259 0 0 0-22140 {}} {130 0 0 0-22160 {}} {256 0 0 0-22161 {}}} CYCLES {}}
set a(0-22140) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#19)(0) TYPE READSLICE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1218 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-22139 {}}} SUCCS {{259 0 0 0-22141 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22141) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1219 LOC {1 0.13125 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22140 {}} {258 0 0 0-22120 {}}} SUCCS {{259 0 3.750 0-22142 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22142) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#36 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1220 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22142 {}} {259 0 3.750 0-22141 {}} {258 0 3.750 0-22138 {}} {256 0 0 0-22133 {}} {256 0 0 0-22124 {}} {774 0 0 0-22155 {}}} SUCCS {{774 0 3.750 0-22124 {}} {774 0 3.750 0-22133 {}} {774 0 0 0-22142 {}} {258 0 0 0-22155 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22143) {AREA_SCORE {} NAME COMP_LOOP-19:factor2:not TYPE NOT PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1221 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22133 {}}} SUCCS {{259 0 0 0-22144 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22144) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-19:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1222 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22143 {}} {258 0 0 0-22124 {}}} SUCCS {{259 0 0 0-22145 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22145) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1223 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22144 {}} {128 0 0 0-22147 {}}} SUCCS {{258 0 0 0-22147 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22146) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1224 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22147 {}}} SUCCS {{259 0 0 0-22147 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22147) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1225 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22146 {}} {258 0 0 0-22145 {}}} SUCCS {{128 0 0 0-22145 {}} {128 0 0 0-22146 {}} {259 0 0 0-22148 {}}} CYCLES {}}
set a(0-22148) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1226 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22147 {}}} SUCCS {{259 0 0 0-22149 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22149) {AREA_SCORE {} NAME COMP_LOOP-19:mult.x TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1227 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22148 {}} {128 0 0 0-22153 {}}} SUCCS {{258 0 0 0-22153 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22150) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1228 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22153 {}}} SUCCS {{258 0 0 0-22153 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22151) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y_ TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1229 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22153 {}}} SUCCS {{258 0 0 0-22153 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22152) {AREA_SCORE {} NAME COMP_LOOP-19:mult.p TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1230 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22153 {}}} SUCCS {{259 0 0 0-22153 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22153) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-19:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1231 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22152 {}} {258 0 0 0-22151 {}} {258 0 0 0-22150 {}} {258 0 0 0-22149 {}}} SUCCS {{128 0 0 0-22149 {}} {128 0 0 0-22150 {}} {128 0 0 0-22151 {}} {128 0 0 0-22152 {}} {259 0 0 0-22154 {}}} CYCLES {}}
set a(0-22154) {AREA_SCORE {} NAME COMP_LOOP-19:mult.return TYPE {C-CORE PORT} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1232 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22153 {}}} SUCCS {{259 0 3.750 0-22155 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22155) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#37 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1233 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22155 {}} {259 0 3.750 0-22154 {}} {258 0 0 0-22142 {}} {256 0 0 0-22133 {}} {258 0 3.750 0-22132 {}} {256 0 0 0-22124 {}}} SUCCS {{774 0 3.750 0-22124 {}} {774 0 3.750 0-22133 {}} {774 0 0 0-22142 {}} {774 0 0 0-22155 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22156) {AREA_SCORE {} NAME VEC_LOOP:j:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1234 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22161 {}}} SUCCS {{259 0 0 0-22157 {}} {130 0 0 0-22160 {}} {256 0 0 0-22161 {}}} CYCLES {}}
set a(0-22157) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1235 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22156 {}}} SUCCS {{259 0 0 0-22158 {}} {130 0 0 0-22160 {}}} CYCLES {}}
set a(0-22158) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-19:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1236 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22157 {}}} SUCCS {{259 0 0 0-22159 {}} {130 0 0 0-22160 {}} {258 0 0 0-22161 {}}} CYCLES {}}
set a(0-22159) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1237 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22158 {}}} SUCCS {{259 0 0 0-22160 {}}} CYCLES {}}
set a(0-22160) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20956 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1238 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22159 {}} {130 0 0 0-22158 {}} {130 0 0 0-22157 {}} {130 0 0 0-22156 {}} {130 0 0 0-22155 {}} {130 0 0 0-22154 {}} {130 0 0 0-22152 {}} {130 0 0 0-22151 {}} {130 0 0 0-22150 {}} {130 0 0 0-22149 {}} {130 0 0 0-22148 {}} {130 0 0 0-22146 {}} {130 0 0 0-22145 {}} {130 0 0 0-22144 {}} {130 0 0 0-22143 {}} {130 0 0 0-22142 {}} {130 0 0 0-22141 {}} {130 0 0 0-22140 {}} {130 0 0 0-22139 {}} {130 0 0 0-22138 {}} {130 0 0 0-22136 {}} {130 0 0 0-22135 {}} {130 0 0 0-22134 {}} {130 0 0 0-22133 {}} {130 0 0 0-22132 {}} {130 0 0 0-22131 {}} {130 0 0 0-22130 {}} {130 0 0 0-22129 {}} {130 0 0 0-22128 {}} {130 0 0 0-22127 {}} {130 0 0 0-22126 {}} {130 0 0 0-22125 {}} {130 0 0 0-22124 {}} {130 0 0 0-22123 {}} {130 0 0 0-22122 {}} {130 0 0 0-22121 {}} {130 0 0 0-22120 {}} {130 0 0 0-22119 {}} {130 0 0 0-22118 {}} {130 0 0 0-22117 {}} {130 0 0 0-22116 {}} {130 0 0 0-22115 {}}} SUCCS {{129 0 0 0-22161 {}}} CYCLES {}}
set a(0-22161) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#19.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20956 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22161 {}} {129 0 0 0-22160 {}} {258 0 0 0-22158 {}} {256 0 0 0-22156 {}} {256 0 0 0-22139 {}} {256 0 0 0-22130 {}} {256 0 0 0-22121 {}} {256 0 0 0-22115 {}}} SUCCS {{774 0 0 0-22115 {}} {774 0 0 0-22121 {}} {774 0 0 0-22130 {}} {774 0 0 0-22139 {}} {774 0 0 0-22156 {}} {772 0 0 0-22161 {}}} CYCLES {}}
set a(0-20956) {CHI {0-22115 0-22116 0-22117 0-22118 0-22119 0-22120 0-22121 0-22122 0-22123 0-22124 0-22125 0-22126 0-22127 0-22128 0-22129 0-22130 0-22131 0-22132 0-22133 0-22134 0-22135 0-22136 0-22137 0-22138 0-22139 0-22140 0-22141 0-22142 0-22143 0-22144 0-22145 0-22146 0-22147 0-22148 0-22149 0-22150 0-22151 0-22152 0-22153 0-22154 0-22155 0-22156 0-22157 0-22158 0-22159 0-22160 0-22161} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-19:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1239 LOC {21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-22114 {}} {258 0 0 0-22113 {}} {130 0 0 0-22112 {}} {258 0 0 0-22111 {}} {130 0 0 0-22110 {}} {130 0 0 0-22109 {}} {130 0 0 0-22108 {}} {130 0 0 0-22107 {}} {130 0 0 0-22106 {}} {64 0 0 0-22105 {}} {64 0 0 0-20955 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22114 {}} {131 0 0 0-22162 {}} {130 0 0 0-22163 {}} {130 0 0 0-22164 {}} {130 0 0 0-22165 {}} {130 0 0 0-22166 {}} {130 0 0 0-22167 {}} {130 0 0 0-22168 {}} {130 0 0 0-22169 {}} {130 0 0 0-22170 {}} {130 0 0 0-22171 {}} {64 0 0 0-20957 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22162) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3)#2 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1240 LOC {21 1.0 22 0.8687499999999999 22 0.8687499999999999 22 0.8687499999999999} PREDS {{131 0 0 0-20956 {}}} SUCCS {{259 0 0 0-22163 {}} {130 0 0 0-22171 {}}} CYCLES {}}
set a(0-22163) {AREA_SCORE {} NAME COMP_LOOP-20:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1241 LOC {21 1.0 22 0.8687499999999999 22 0.8687499999999999 22 0.8687499999999999} PREDS {{259 0 0 0-22162 {}} {130 0 0 0-20956 {}}} SUCCS {{259 0 0 0-22164 {}} {130 0 0 0-22171 {}}} CYCLES {}}
set a(0-22164) {AREA_SCORE {} NAME COMP_LOOP-20:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1242 LOC {21 1.0 22 0.8687499999999999 22 0.8687499999999999 22 0.8687499999999999} PREDS {{259 0 0 0-22163 {}} {130 0 0 0-20956 {}}} SUCCS {{258 0 0 0-22168 {}} {130 0 0 0-22171 {}}} CYCLES {}}
set a(0-22165) {AREA_SCORE {} NAME COMP_LOOP:k:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1243 LOC {21 1.0 22 0.0 22 0.0 22 0.0 22 0.8687499999999999} PREDS {{130 0 0 0-20956 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22166 {}} {130 0 0 0-22171 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22166) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#76 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1244 LOC {21 1.0 22 0.0 22 0.0 22 0.8687499999999999} PREDS {{259 0 0 0-22165 {}} {130 0 0 0-20956 {}}} SUCCS {{259 0 0 0-22167 {}} {130 0 0 0-22171 {}}} CYCLES {}}
set a(0-22167) {AREA_SCORE {} NAME COMP_LOOP:conc#57 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1245 LOC {21 1.0 22 0.8687499999999999 22 0.8687499999999999 22 0.8687499999999999} PREDS {{259 0 0 0-22166 {}} {130 0 0 0-20956 {}}} SUCCS {{259 0 0 0-22168 {}} {130 0 0 0-22171 {}}} CYCLES {}}
set a(0-22168) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.05 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1246 LOC {22 0.0 22 0.8687499999999999 22 0.8687499999999999 22 0.9999998749999999 22 0.9999998749999999} PREDS {{259 0 0 0-22167 {}} {258 0 0 0-22164 {}} {130 0 0 0-20956 {}}} SUCCS {{259 0 0 0-22169 {}} {130 0 0 0-22171 {}}} CYCLES {}}
set a(0-22169) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#5)(10) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1247 LOC {22 0.13125 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-22168 {}} {130 0 0 0-20956 {}}} SUCCS {{259 0 0 0-22170 {}} {130 0 0 0-22171 {}}} CYCLES {}}
set a(0-22170) {AREA_SCORE {} NAME COMP_LOOP-20:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1248 LOC {22 0.13125 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-22169 {}} {130 0 0 0-20956 {}}} SUCCS {{259 0 0 0-22171 {}}} CYCLES {}}
set a(0-22171) {AREA_SCORE {} NAME COMP_LOOP-20:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1249 LOC {22 0.13125 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-22170 {}} {130 0 0 0-22169 {}} {130 0 0 0-22168 {}} {130 0 0 0-22167 {}} {130 0 0 0-22166 {}} {130 0 0 0-22165 {}} {130 0 0 0-22164 {}} {130 0 0 0-22163 {}} {130 0 0 0-22162 {}} {130 0 0 0-20956 {}}} SUCCS {{128 0 0 0-22178 {}} {64 0 0 0-20957 {}}} CYCLES {}}
set a(0-22172) {AREA_SCORE {} NAME COMP_LOOP:k:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1250 LOC {0 1.0 19 0.0 19 0.0 19 0.0 21 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22173 {}} {130 0 0 0-20957 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22173) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#77 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1251 LOC {0 1.0 19 0.0 19 0.0 21 0.08854614999999999} PREDS {{259 0 0 0-22172 {}}} SUCCS {{259 0 0 0-22174 {}} {130 0 0 0-20957 {}}} CYCLES {}}
set a(0-22174) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#19 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1252 LOC {0 1.0 19 0.08854614999999999 19 0.08854614999999999 21 0.08854614999999999} PREDS {{259 0 0 0-22173 {}}} SUCCS {{259 0 0 0-22175 {}} {130 0 0 0-20957 {}}} CYCLES {}}
set a(0-22175) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-20:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1253 LOC {1 0.18687499999999999 19 0.08854614999999999 19 0.08854614999999999 19 0.5624999104999999 21 0.5624999104999999} PREDS {{259 0 0 0-22174 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-22176 {}} {258 0 3.000 0-22177 {}} {130 0 0 0-20957 {}}} CYCLES {}}
set a(0-22176) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1254 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 22 0.2999998749999999} PREDS {{259 0 3.000 0-22175 {}}} SUCCS {{258 0 0 0-20957 {}}} CYCLES {}}
set a(0-22177) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1255 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 22 0.2999998749999999} PREDS {{258 0 3.000 0-22175 {}}} SUCCS {{258 0 0 0-20957 {}}} CYCLES {}}
set a(0-22178) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1256 LOC {22 0.0 22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{128 0 0 0-22171 {}} {772 0 0 0-20957 {}}} SUCCS {{259 0 0 0-20957 {}}} CYCLES {}}
set a(0-22179) {AREA_SCORE {} NAME VEC_LOOP:j:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1257 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22219 {}}} SUCCS {{259 0 0 0-22180 {}} {130 0 0 0-22218 {}} {256 0 0 0-22219 {}}} CYCLES {}}
set a(0-22180) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1258 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22179 {}}} SUCCS {{258 0 0 0-22184 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22181) {AREA_SCORE {} NAME COMP_LOOP:k:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-22182 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22182) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#78 TYPE READSLICE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1260 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22181 {}}} SUCCS {{259 0 0 0-22183 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22183) {AREA_SCORE {} NAME VEC_LOOP:conc#38 TYPE CONCATENATE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1261 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-22182 {}}} SUCCS {{259 0 0 0-22184 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22184) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1262 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22183 {}} {258 0 0 0-22180 {}}} SUCCS {{259 0 3.750 0-22185 {}} {258 0 3.750 0-22200 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22185) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#38 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1263 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22184 {}} {774 0 3.750 0-22213 {}} {774 0 3.750 0-22200 {}}} SUCCS {{258 0 0 0-22195 {}} {256 0 0 0-22200 {}} {258 0 0 0-22202 {}} {256 0 0 0-22213 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22186) {AREA_SCORE {} NAME COMP_LOOP:k:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22187 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22187) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#79 TYPE READSLICE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1265 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22186 {}}} SUCCS {{259 0 0 0-22188 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22188) {AREA_SCORE {} NAME VEC_LOOP:conc#39 TYPE CONCATENATE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1266 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22187 {}}} SUCCS {{258 0 0 0-22190 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22189) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1267 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22190 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22190) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#45 TYPE ACCU DELAY {1.07 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1268 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22189 {}} {258 0 0 0-22188 {}}} SUCCS {{258 0 0 0-22193 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22191) {AREA_SCORE {} NAME VEC_LOOP:j:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1269 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22219 {}}} SUCCS {{259 0 0 0-22192 {}} {130 0 0 0-22218 {}} {256 0 0 0-22219 {}}} CYCLES {}}
set a(0-22192) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1270 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22191 {}}} SUCCS {{259 0 0 0-22193 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22193) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1271 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22192 {}} {258 0 0 0-22190 {}}} SUCCS {{259 0 3.750 0-22194 {}} {258 0 3.750 0-22213 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22194) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#39 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1272 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22193 {}} {774 0 3.750 0-22213 {}} {774 0 3.750 0-22200 {}}} SUCCS {{259 0 0 0-22195 {}} {256 0 0 0-22200 {}} {258 0 0 0-22201 {}} {256 0 0 0-22213 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22195) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-20:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1273 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22194 {}} {258 0 0 0-22185 {}}} SUCCS {{259 0 0 0-22196 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22196) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.base TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1274 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22195 {}} {128 0 0 0-22198 {}}} SUCCS {{258 0 0 0-22198 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22197) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.m TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1275 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22198 {}}} SUCCS {{259 0 0 0-22198 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22198) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1276 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22197 {}} {258 0 0 0-22196 {}}} SUCCS {{128 0 0 0-22196 {}} {128 0 0 0-22197 {}} {259 0 0 0-22199 {}}} CYCLES {}}
set a(0-22199) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.return TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1277 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22198 {}}} SUCCS {{259 0 3.750 0-22200 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22200) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#38 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1278 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22200 {}} {259 0 3.750 0-22199 {}} {256 0 0 0-22194 {}} {256 0 0 0-22185 {}} {258 0 3.750 0-22184 {}} {774 0 0 0-22213 {}}} SUCCS {{774 0 3.750 0-22185 {}} {774 0 3.750 0-22194 {}} {774 0 0 0-22200 {}} {258 0 0 0-22213 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22201) {AREA_SCORE {} NAME COMP_LOOP-20:factor2:not TYPE NOT PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1279 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22194 {}}} SUCCS {{259 0 0 0-22202 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22202) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-20:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1280 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22201 {}} {258 0 0 0-22185 {}}} SUCCS {{259 0 0 0-22203 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22203) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1281 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22202 {}} {128 0 0 0-22205 {}}} SUCCS {{258 0 0 0-22205 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22204) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1282 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22205 {}}} SUCCS {{259 0 0 0-22205 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22205) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1283 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22204 {}} {258 0 0 0-22203 {}}} SUCCS {{128 0 0 0-22203 {}} {128 0 0 0-22204 {}} {259 0 0 0-22206 {}}} CYCLES {}}
set a(0-22206) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1284 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22205 {}}} SUCCS {{259 0 0 0-22207 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22207) {AREA_SCORE {} NAME COMP_LOOP-20:mult.x TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1285 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22206 {}} {128 0 0 0-22211 {}}} SUCCS {{258 0 0 0-22211 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22208) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1286 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22211 {}}} SUCCS {{258 0 0 0-22211 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22209) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y_ TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1287 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22211 {}}} SUCCS {{258 0 0 0-22211 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22210) {AREA_SCORE {} NAME COMP_LOOP-20:mult.p TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1288 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22211 {}}} SUCCS {{259 0 0 0-22211 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22211) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-20:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1289 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22210 {}} {258 0 0 0-22209 {}} {258 0 0 0-22208 {}} {258 0 0 0-22207 {}}} SUCCS {{128 0 0 0-22207 {}} {128 0 0 0-22208 {}} {128 0 0 0-22209 {}} {128 0 0 0-22210 {}} {259 0 0 0-22212 {}}} CYCLES {}}
set a(0-22212) {AREA_SCORE {} NAME COMP_LOOP-20:mult.return TYPE {C-CORE PORT} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1290 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22211 {}}} SUCCS {{259 0 3.750 0-22213 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22213) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#39 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1291 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22213 {}} {259 0 3.750 0-22212 {}} {258 0 0 0-22200 {}} {256 0 0 0-22194 {}} {258 0 3.750 0-22193 {}} {256 0 0 0-22185 {}}} SUCCS {{774 0 3.750 0-22185 {}} {774 0 3.750 0-22194 {}} {774 0 0 0-22200 {}} {774 0 0 0-22213 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22214) {AREA_SCORE {} NAME VEC_LOOP:j:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1292 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22219 {}}} SUCCS {{259 0 0 0-22215 {}} {130 0 0 0-22218 {}} {256 0 0 0-22219 {}}} CYCLES {}}
set a(0-22215) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1293 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22214 {}}} SUCCS {{259 0 0 0-22216 {}} {130 0 0 0-22218 {}}} CYCLES {}}
set a(0-22216) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-20:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1294 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22215 {}}} SUCCS {{259 0 0 0-22217 {}} {130 0 0 0-22218 {}} {258 0 0 0-22219 {}}} CYCLES {}}
set a(0-22217) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1295 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22216 {}}} SUCCS {{259 0 0 0-22218 {}}} CYCLES {}}
set a(0-22218) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20957 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1296 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22217 {}} {130 0 0 0-22216 {}} {130 0 0 0-22215 {}} {130 0 0 0-22214 {}} {130 0 0 0-22213 {}} {130 0 0 0-22212 {}} {130 0 0 0-22210 {}} {130 0 0 0-22209 {}} {130 0 0 0-22208 {}} {130 0 0 0-22207 {}} {130 0 0 0-22206 {}} {130 0 0 0-22204 {}} {130 0 0 0-22203 {}} {130 0 0 0-22202 {}} {130 0 0 0-22201 {}} {130 0 0 0-22200 {}} {130 0 0 0-22199 {}} {130 0 0 0-22197 {}} {130 0 0 0-22196 {}} {130 0 0 0-22195 {}} {130 0 0 0-22194 {}} {130 0 0 0-22193 {}} {130 0 0 0-22192 {}} {130 0 0 0-22191 {}} {130 0 0 0-22190 {}} {130 0 0 0-22189 {}} {130 0 0 0-22188 {}} {130 0 0 0-22187 {}} {130 0 0 0-22186 {}} {130 0 0 0-22185 {}} {130 0 0 0-22184 {}} {130 0 0 0-22183 {}} {130 0 0 0-22182 {}} {130 0 0 0-22181 {}} {130 0 0 0-22180 {}} {130 0 0 0-22179 {}}} SUCCS {{129 0 0 0-22219 {}}} CYCLES {}}
set a(0-22219) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#20.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20957 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22219 {}} {129 0 0 0-22218 {}} {258 0 0 0-22216 {}} {256 0 0 0-22214 {}} {256 0 0 0-22191 {}} {256 0 0 0-22179 {}}} SUCCS {{774 0 0 0-22179 {}} {774 0 0 0-22191 {}} {774 0 0 0-22214 {}} {772 0 0 0-22219 {}}} CYCLES {}}
set a(0-20957) {CHI {0-22179 0-22180 0-22181 0-22182 0-22183 0-22184 0-22185 0-22186 0-22187 0-22188 0-22189 0-22190 0-22191 0-22192 0-22193 0-22194 0-22195 0-22196 0-22197 0-22198 0-22199 0-22200 0-22201 0-22202 0-22203 0-22204 0-22205 0-22206 0-22207 0-22208 0-22209 0-22210 0-22211 0-22212 0-22213 0-22214 0-22215 0-22216 0-22217 0-22218 0-22219} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-20:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1297 LOC {22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-22178 {}} {258 0 0 0-22177 {}} {258 0 0 0-22176 {}} {130 0 0 0-22175 {}} {130 0 0 0-22174 {}} {130 0 0 0-22173 {}} {130 0 0 0-22172 {}} {64 0 0 0-22171 {}} {64 0 0 0-20956 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22178 {}} {131 0 0 0-22220 {}} {130 0 0 0-22221 {}} {130 0 0 0-22222 {}} {130 0 0 0-22223 {}} {130 0 0 0-22224 {}} {130 0 0 0-22225 {}} {130 0 0 0-22226 {}} {130 0 0 0-22227 {}} {130 0 0 0-22228 {}} {130 0 0 0-22229 {}} {64 0 0 0-20958 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22220) {AREA_SCORE {} NAME COMP_LOOP-21:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1298 LOC {22 1.0 23 0.8650000499999999 23 0.8650000499999999 23 0.8650000499999999} PREDS {{131 0 0 0-20957 {}}} SUCCS {{259 0 0 0-22221 {}} {130 0 0 0-22229 {}}} CYCLES {}}
set a(0-22221) {AREA_SCORE {} NAME COMP_LOOP-21:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1299 LOC {22 1.0 23 0.8650000499999999 23 0.8650000499999999 23 0.8650000499999999} PREDS {{259 0 0 0-22220 {}} {130 0 0 0-20957 {}}} SUCCS {{259 0 0 0-22222 {}} {130 0 0 0-22229 {}}} CYCLES {}}
set a(0-22222) {AREA_SCORE {} NAME COMP_LOOP-21:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1300 LOC {22 1.0 23 0.8650000499999999 23 0.8650000499999999 23 0.8650000499999999} PREDS {{259 0 0 0-22221 {}} {130 0 0 0-20957 {}}} SUCCS {{258 0 0 0-22226 {}} {130 0 0 0-22229 {}}} CYCLES {}}
set a(0-22223) {AREA_SCORE {} NAME COMP_LOOP:k:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1301 LOC {22 1.0 23 0.0 23 0.0 23 0.0 23 0.8650000499999999} PREDS {{130 0 0 0-20957 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22224 {}} {130 0 0 0-22229 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22224) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#80 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1302 LOC {22 1.0 23 0.0 23 0.0 23 0.8650000499999999} PREDS {{259 0 0 0-22223 {}} {130 0 0 0-20957 {}}} SUCCS {{259 0 0 0-22225 {}} {130 0 0 0-22229 {}}} CYCLES {}}
set a(0-22225) {AREA_SCORE {} NAME COMP_LOOP:conc#60 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1303 LOC {22 1.0 23 0.8650000499999999 23 0.8650000499999999 23 0.8650000499999999} PREDS {{259 0 0 0-22224 {}} {130 0 0 0-20957 {}}} SUCCS {{259 0 0 0-22226 {}} {130 0 0 0-22229 {}}} CYCLES {}}
set a(0-22226) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-21:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1304 LOC {23 0.0 23 0.8650000499999999 23 0.8650000499999999 23 0.9999999249999999 23 0.9999999249999999} PREDS {{259 0 0 0-22225 {}} {258 0 0 0-22222 {}} {130 0 0 0-20957 {}}} SUCCS {{259 0 0 0-22227 {}} {130 0 0 0-22229 {}}} CYCLES {}}
set a(0-22227) {AREA_SCORE {} NAME COMP_LOOP-21:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1305 LOC {23 0.13499995 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-22226 {}} {130 0 0 0-20957 {}}} SUCCS {{259 0 0 0-22228 {}} {130 0 0 0-22229 {}}} CYCLES {}}
set a(0-22228) {AREA_SCORE {} NAME COMP_LOOP-21:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1306 LOC {23 0.13499995 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-22227 {}} {130 0 0 0-20957 {}}} SUCCS {{259 0 0 0-22229 {}}} CYCLES {}}
set a(0-22229) {AREA_SCORE {} NAME COMP_LOOP-21:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1307 LOC {23 0.13499995 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-22228 {}} {130 0 0 0-22227 {}} {130 0 0 0-22226 {}} {130 0 0 0-22225 {}} {130 0 0 0-22224 {}} {130 0 0 0-22223 {}} {130 0 0 0-22222 {}} {130 0 0 0-22221 {}} {130 0 0 0-22220 {}} {130 0 0 0-20957 {}}} SUCCS {{128 0 0 0-22238 {}} {64 0 0 0-20958 {}}} CYCLES {}}
set a(0-22230) {AREA_SCORE {} NAME COMP_LOOP:k:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1308 LOC {0 1.0 20 0.0 20 0.0 20 0.0 22 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22231 {}} {130 0 0 0-20958 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22231) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#81 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1309 LOC {0 1.0 20 0.0 20 0.0 22 0.08854614999999999} PREDS {{259 0 0 0-22230 {}}} SUCCS {{259 0 0 0-22232 {}} {130 0 0 0-20958 {}}} CYCLES {}}
set a(0-22232) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#20 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1310 LOC {0 1.0 20 0.08854614999999999 20 0.08854614999999999 22 0.08854614999999999} PREDS {{259 0 0 0-22231 {}}} SUCCS {{259 0 0 0-22233 {}} {130 0 0 0-20958 {}}} CYCLES {}}
set a(0-22233) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-21:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1311 LOC {1 0.18687499999999999 20 0.08854614999999999 20 0.08854614999999999 20 0.5624999104999999 22 0.5624999104999999} PREDS {{259 0 0 0-22232 {}} {258 0 0 0-21235 {}}} SUCCS {{259 0 0 0-22234 {}} {258 0 0 0-22236 {}} {130 0 0 0-20958 {}}} CYCLES {}}
set a(0-22234) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#72 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1312 LOC {1 0.66082885 20 0.5625 20 0.5625 22 0.5625} PREDS {{259 0 0 0-22233 {}}} SUCCS {{259 0 3.000 0-22235 {}} {130 0 0 0-20958 {}}} CYCLES {}}
set a(0-22235) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1313 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.000 0-22234 {}}} SUCCS {{258 0 0 0-20958 {}}} CYCLES {}}
set a(0-22236) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#10 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1314 LOC {1 0.66082885 20 0.5625 20 0.5625 22 0.5625} PREDS {{258 0 0 0-22233 {}}} SUCCS {{259 0 3.000 0-22237 {}} {130 0 0 0-20958 {}}} CYCLES {}}
set a(0-22237) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1315 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.000 0-22236 {}}} SUCCS {{258 0 0 0-20958 {}}} CYCLES {}}
set a(0-22238) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1316 LOC {23 0.0 23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{128 0 0 0-22229 {}} {772 0 0 0-20958 {}}} SUCCS {{259 0 0 0-20958 {}}} CYCLES {}}
set a(0-22239) {AREA_SCORE {} NAME VEC_LOOP:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1317 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-22285 {}}} SUCCS {{259 0 0 0-22240 {}} {130 0 0 0-22284 {}} {256 0 0 0-22285 {}}} CYCLES {}}
set a(0-22240) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#21)(11-2) TYPE READSLICE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1318 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-22239 {}}} SUCCS {{258 0 0 0-22244 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22241) {AREA_SCORE {} NAME COMP_LOOP:k:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-22242 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22242) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#82 TYPE READSLICE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1320 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-22241 {}}} SUCCS {{259 0 0 0-22243 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22243) {AREA_SCORE {} NAME VEC_LOOP:conc#40 TYPE CONCATENATE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1321 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-22242 {}}} SUCCS {{259 0 0 0-22244 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22244) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.03 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1322 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-22243 {}} {258 0 0 0-22240 {}}} SUCCS {{258 0 0 0-22247 {}} {258 0 0 0-22265 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22245) {AREA_SCORE {} NAME VEC_LOOP:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-22285 {}}} SUCCS {{259 0 0 0-22246 {}} {130 0 0 0-22284 {}} {256 0 0 0-22285 {}}} CYCLES {}}
set a(0-22246) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#21)(1-0)#1 TYPE READSLICE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1324 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-22245 {}}} SUCCS {{259 0 0 0-22247 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22247) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1325 LOC {1 0.129375 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-22246 {}} {258 0 0 0-22244 {}}} SUCCS {{259 0 3.750 0-22248 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22248) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#40 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1326 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22247 {}} {774 0 3.750 0-22279 {}} {774 0 3.750 0-22266 {}}} SUCCS {{258 0 0 0-22258 {}} {256 0 0 0-22266 {}} {258 0 0 0-22268 {}} {256 0 0 0-22279 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22249) {AREA_SCORE {} NAME COMP_LOOP:k:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1327 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22250 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22250) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#83 TYPE READSLICE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1328 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22249 {}}} SUCCS {{259 0 0 0-22251 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22251) {AREA_SCORE {} NAME VEC_LOOP:conc#41 TYPE CONCATENATE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1329 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22250 {}}} SUCCS {{258 0 0 0-22253 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22252) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1330 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22253 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22253) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#46 TYPE ACCU DELAY {1.07 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1331 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22252 {}} {258 0 0 0-22251 {}}} SUCCS {{258 0 0 0-22256 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22254) {AREA_SCORE {} NAME VEC_LOOP:j:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1332 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22285 {}}} SUCCS {{259 0 0 0-22255 {}} {130 0 0 0-22284 {}} {256 0 0 0-22285 {}}} CYCLES {}}
set a(0-22255) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1333 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22254 {}}} SUCCS {{259 0 0 0-22256 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22256) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1334 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22255 {}} {258 0 0 0-22253 {}}} SUCCS {{259 0 3.750 0-22257 {}} {258 0 3.750 0-22279 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22257) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#41 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1335 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22256 {}} {774 0 3.750 0-22279 {}} {774 0 3.750 0-22266 {}}} SUCCS {{259 0 0 0-22258 {}} {256 0 0 0-22266 {}} {258 0 0 0-22267 {}} {256 0 0 0-22279 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22258) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-21:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1336 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22257 {}} {258 0 0 0-22248 {}}} SUCCS {{259 0 0 0-22259 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22259) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.base TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1337 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22258 {}} {128 0 0 0-22261 {}}} SUCCS {{258 0 0 0-22261 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22260) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.m TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1338 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22261 {}}} SUCCS {{259 0 0 0-22261 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22261) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1339 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22260 {}} {258 0 0 0-22259 {}}} SUCCS {{128 0 0 0-22259 {}} {128 0 0 0-22260 {}} {259 0 0 0-22262 {}}} CYCLES {}}
set a(0-22262) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.return TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1340 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22261 {}}} SUCCS {{258 0 3.750 0-22266 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22263) {AREA_SCORE {} NAME VEC_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1341 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-22285 {}}} SUCCS {{259 0 0 0-22264 {}} {130 0 0 0-22284 {}} {256 0 0 0-22285 {}}} CYCLES {}}
set a(0-22264) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#21)(1-0) TYPE READSLICE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1342 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-22263 {}}} SUCCS {{259 0 0 0-22265 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22265) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1343 LOC {1 0.129375 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22264 {}} {258 0 0 0-22244 {}}} SUCCS {{259 0 3.750 0-22266 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22266) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#40 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1344 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22266 {}} {259 0 3.750 0-22265 {}} {258 0 3.750 0-22262 {}} {256 0 0 0-22257 {}} {256 0 0 0-22248 {}} {774 0 0 0-22279 {}}} SUCCS {{774 0 3.750 0-22248 {}} {774 0 3.750 0-22257 {}} {774 0 0 0-22266 {}} {258 0 0 0-22279 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22267) {AREA_SCORE {} NAME COMP_LOOP-21:factor2:not TYPE NOT PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1345 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22257 {}}} SUCCS {{259 0 0 0-22268 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22268) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-21:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1346 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22267 {}} {258 0 0 0-22248 {}}} SUCCS {{259 0 0 0-22269 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22269) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1347 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22268 {}} {128 0 0 0-22271 {}}} SUCCS {{258 0 0 0-22271 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22270) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1348 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22271 {}}} SUCCS {{259 0 0 0-22271 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22271) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1349 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22270 {}} {258 0 0 0-22269 {}}} SUCCS {{128 0 0 0-22269 {}} {128 0 0 0-22270 {}} {259 0 0 0-22272 {}}} CYCLES {}}
set a(0-22272) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1350 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22271 {}}} SUCCS {{259 0 0 0-22273 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22273) {AREA_SCORE {} NAME COMP_LOOP-21:mult.x TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1351 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22272 {}} {128 0 0 0-22277 {}}} SUCCS {{258 0 0 0-22277 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22274) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1352 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22277 {}}} SUCCS {{258 0 0 0-22277 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22275) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y_ TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1353 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22277 {}}} SUCCS {{258 0 0 0-22277 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22276) {AREA_SCORE {} NAME COMP_LOOP-21:mult.p TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1354 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22277 {}}} SUCCS {{259 0 0 0-22277 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22277) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-21:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1355 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22276 {}} {258 0 0 0-22275 {}} {258 0 0 0-22274 {}} {258 0 0 0-22273 {}}} SUCCS {{128 0 0 0-22273 {}} {128 0 0 0-22274 {}} {128 0 0 0-22275 {}} {128 0 0 0-22276 {}} {259 0 0 0-22278 {}}} CYCLES {}}
set a(0-22278) {AREA_SCORE {} NAME COMP_LOOP-21:mult.return TYPE {C-CORE PORT} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1356 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22277 {}}} SUCCS {{259 0 3.750 0-22279 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22279) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#41 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1357 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22279 {}} {259 0 3.750 0-22278 {}} {258 0 0 0-22266 {}} {256 0 0 0-22257 {}} {258 0 3.750 0-22256 {}} {256 0 0 0-22248 {}}} SUCCS {{774 0 3.750 0-22248 {}} {774 0 3.750 0-22257 {}} {774 0 0 0-22266 {}} {774 0 0 0-22279 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22280) {AREA_SCORE {} NAME VEC_LOOP:j:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1358 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22285 {}}} SUCCS {{259 0 0 0-22281 {}} {130 0 0 0-22284 {}} {256 0 0 0-22285 {}}} CYCLES {}}
set a(0-22281) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1359 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22280 {}}} SUCCS {{259 0 0 0-22282 {}} {130 0 0 0-22284 {}}} CYCLES {}}
set a(0-22282) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-21:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1360 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22281 {}}} SUCCS {{259 0 0 0-22283 {}} {130 0 0 0-22284 {}} {258 0 0 0-22285 {}}} CYCLES {}}
set a(0-22283) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1361 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22282 {}}} SUCCS {{259 0 0 0-22284 {}}} CYCLES {}}
set a(0-22284) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20958 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1362 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22283 {}} {130 0 0 0-22282 {}} {130 0 0 0-22281 {}} {130 0 0 0-22280 {}} {130 0 0 0-22279 {}} {130 0 0 0-22278 {}} {130 0 0 0-22276 {}} {130 0 0 0-22275 {}} {130 0 0 0-22274 {}} {130 0 0 0-22273 {}} {130 0 0 0-22272 {}} {130 0 0 0-22270 {}} {130 0 0 0-22269 {}} {130 0 0 0-22268 {}} {130 0 0 0-22267 {}} {130 0 0 0-22266 {}} {130 0 0 0-22265 {}} {130 0 0 0-22264 {}} {130 0 0 0-22263 {}} {130 0 0 0-22262 {}} {130 0 0 0-22260 {}} {130 0 0 0-22259 {}} {130 0 0 0-22258 {}} {130 0 0 0-22257 {}} {130 0 0 0-22256 {}} {130 0 0 0-22255 {}} {130 0 0 0-22254 {}} {130 0 0 0-22253 {}} {130 0 0 0-22252 {}} {130 0 0 0-22251 {}} {130 0 0 0-22250 {}} {130 0 0 0-22249 {}} {130 0 0 0-22248 {}} {130 0 0 0-22247 {}} {130 0 0 0-22246 {}} {130 0 0 0-22245 {}} {130 0 0 0-22244 {}} {130 0 0 0-22243 {}} {130 0 0 0-22242 {}} {130 0 0 0-22241 {}} {130 0 0 0-22240 {}} {130 0 0 0-22239 {}}} SUCCS {{129 0 0 0-22285 {}}} CYCLES {}}
set a(0-22285) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#21.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20958 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22285 {}} {129 0 0 0-22284 {}} {258 0 0 0-22282 {}} {256 0 0 0-22280 {}} {256 0 0 0-22263 {}} {256 0 0 0-22254 {}} {256 0 0 0-22245 {}} {256 0 0 0-22239 {}}} SUCCS {{774 0 0 0-22239 {}} {774 0 0 0-22245 {}} {774 0 0 0-22254 {}} {774 0 0 0-22263 {}} {774 0 0 0-22280 {}} {772 0 0 0-22285 {}}} CYCLES {}}
set a(0-20958) {CHI {0-22239 0-22240 0-22241 0-22242 0-22243 0-22244 0-22245 0-22246 0-22247 0-22248 0-22249 0-22250 0-22251 0-22252 0-22253 0-22254 0-22255 0-22256 0-22257 0-22258 0-22259 0-22260 0-22261 0-22262 0-22263 0-22264 0-22265 0-22266 0-22267 0-22268 0-22269 0-22270 0-22271 0-22272 0-22273 0-22274 0-22275 0-22276 0-22277 0-22278 0-22279 0-22280 0-22281 0-22282 0-22283 0-22284 0-22285} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-21:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1363 LOC {23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-22238 {}} {258 0 0 0-22237 {}} {130 0 0 0-22236 {}} {258 0 0 0-22235 {}} {130 0 0 0-22234 {}} {130 0 0 0-22233 {}} {130 0 0 0-22232 {}} {130 0 0 0-22231 {}} {130 0 0 0-22230 {}} {64 0 0 0-22229 {}} {64 0 0 0-20957 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22238 {}} {131 0 0 0-22286 {}} {130 0 0 0-22287 {}} {130 0 0 0-22288 {}} {130 0 0 0-22289 {}} {130 0 0 0-22290 {}} {130 0 0 0-22291 {}} {130 0 0 0-22292 {}} {130 0 0 0-22293 {}} {130 0 0 0-22294 {}} {130 0 0 0-22295 {}} {64 0 0 0-20959 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22286) {AREA_SCORE {} NAME COMP_LOOP-22:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1364 LOC {23 1.0 24 0.8650000499999999 24 0.8650000499999999 24 0.8650000499999999} PREDS {{131 0 0 0-20958 {}}} SUCCS {{259 0 0 0-22287 {}} {130 0 0 0-22295 {}}} CYCLES {}}
set a(0-22287) {AREA_SCORE {} NAME COMP_LOOP-22:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1365 LOC {23 1.0 24 0.8650000499999999 24 0.8650000499999999 24 0.8650000499999999} PREDS {{259 0 0 0-22286 {}} {130 0 0 0-20958 {}}} SUCCS {{259 0 0 0-22288 {}} {130 0 0 0-22295 {}}} CYCLES {}}
set a(0-22288) {AREA_SCORE {} NAME COMP_LOOP-22:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1366 LOC {23 1.0 24 0.8650000499999999 24 0.8650000499999999 24 0.8650000499999999} PREDS {{259 0 0 0-22287 {}} {130 0 0 0-20958 {}}} SUCCS {{258 0 0 0-22292 {}} {130 0 0 0-22295 {}}} CYCLES {}}
set a(0-22289) {AREA_SCORE {} NAME COMP_LOOP:k:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1367 LOC {23 1.0 24 0.0 24 0.0 24 0.0 24 0.8650000499999999} PREDS {{130 0 0 0-20958 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22290 {}} {130 0 0 0-22295 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22290) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#84 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1368 LOC {23 1.0 24 0.0 24 0.0 24 0.8650000499999999} PREDS {{259 0 0 0-22289 {}} {130 0 0 0-20958 {}}} SUCCS {{259 0 0 0-22291 {}} {130 0 0 0-22295 {}}} CYCLES {}}
set a(0-22291) {AREA_SCORE {} NAME COMP_LOOP:conc#63 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1369 LOC {23 1.0 24 0.8650000499999999 24 0.8650000499999999 24 0.8650000499999999} PREDS {{259 0 0 0-22290 {}} {130 0 0 0-20958 {}}} SUCCS {{259 0 0 0-22292 {}} {130 0 0 0-22295 {}}} CYCLES {}}
set a(0-22292) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-22:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1370 LOC {24 0.0 24 0.8650000499999999 24 0.8650000499999999 24 0.9999999249999999 24 0.9999999249999999} PREDS {{259 0 0 0-22291 {}} {258 0 0 0-22288 {}} {130 0 0 0-20958 {}}} SUCCS {{259 0 0 0-22293 {}} {130 0 0 0-22295 {}}} CYCLES {}}
set a(0-22293) {AREA_SCORE {} NAME COMP_LOOP-22:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1371 LOC {24 0.13499995 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-22292 {}} {130 0 0 0-20958 {}}} SUCCS {{259 0 0 0-22294 {}} {130 0 0 0-22295 {}}} CYCLES {}}
set a(0-22294) {AREA_SCORE {} NAME COMP_LOOP-22:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1372 LOC {24 0.13499995 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-22293 {}} {130 0 0 0-20958 {}}} SUCCS {{259 0 0 0-22295 {}}} CYCLES {}}
set a(0-22295) {AREA_SCORE {} NAME COMP_LOOP-22:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1373 LOC {24 0.13499995 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-22294 {}} {130 0 0 0-22293 {}} {130 0 0 0-22292 {}} {130 0 0 0-22291 {}} {130 0 0 0-22290 {}} {130 0 0 0-22289 {}} {130 0 0 0-22288 {}} {130 0 0 0-22287 {}} {130 0 0 0-22286 {}} {130 0 0 0-20958 {}}} SUCCS {{128 0 0 0-22302 {}} {64 0 0 0-20959 {}}} CYCLES {}}
set a(0-22296) {AREA_SCORE {} NAME COMP_LOOP:k:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1374 LOC {0 1.0 21 0.0 21 0.0 21 0.0 23 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22297 {}} {130 0 0 0-20959 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22297) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#85 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1375 LOC {0 1.0 21 0.0 21 0.0 23 0.08854614999999999} PREDS {{259 0 0 0-22296 {}}} SUCCS {{259 0 0 0-22298 {}} {130 0 0 0-20959 {}}} CYCLES {}}
set a(0-22298) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#21 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1376 LOC {0 1.0 21 0.08854614999999999 21 0.08854614999999999 23 0.08854614999999999} PREDS {{259 0 0 0-22297 {}}} SUCCS {{259 0 0 0-22299 {}} {130 0 0 0-20959 {}}} CYCLES {}}
set a(0-22299) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-22:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1377 LOC {1 0.18687499999999999 21 0.08854614999999999 21 0.08854614999999999 21 0.5624999104999999 23 0.5624999104999999} PREDS {{259 0 0 0-22298 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-22300 {}} {258 0 3.000 0-22301 {}} {130 0 0 0-20959 {}}} CYCLES {}}
set a(0-22300) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1378 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 24 0.2999998749999999} PREDS {{259 0 3.000 0-22299 {}}} SUCCS {{258 0 0 0-20959 {}}} CYCLES {}}
set a(0-22301) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1379 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 24 0.2999998749999999} PREDS {{258 0 3.000 0-22299 {}}} SUCCS {{258 0 0 0-20959 {}}} CYCLES {}}
set a(0-22302) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1380 LOC {24 0.0 24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{128 0 0 0-22295 {}} {772 0 0 0-20959 {}}} SUCCS {{259 0 0 0-20959 {}}} CYCLES {}}
set a(0-22303) {AREA_SCORE {} NAME VEC_LOOP:j:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1381 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22343 {}}} SUCCS {{259 0 0 0-22304 {}} {130 0 0 0-22342 {}} {256 0 0 0-22343 {}}} CYCLES {}}
set a(0-22304) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1382 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22303 {}}} SUCCS {{258 0 0 0-22308 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22305) {AREA_SCORE {} NAME COMP_LOOP:k:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1383 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-22306 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22306) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#86 TYPE READSLICE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1384 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22305 {}}} SUCCS {{259 0 0 0-22307 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22307) {AREA_SCORE {} NAME VEC_LOOP:conc#42 TYPE CONCATENATE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1385 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-22306 {}}} SUCCS {{259 0 0 0-22308 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22308) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1386 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22307 {}} {258 0 0 0-22304 {}}} SUCCS {{259 0 3.750 0-22309 {}} {258 0 3.750 0-22324 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22309) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#42 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1387 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22308 {}} {774 0 3.750 0-22337 {}} {774 0 3.750 0-22324 {}}} SUCCS {{258 0 0 0-22319 {}} {256 0 0 0-22324 {}} {258 0 0 0-22326 {}} {256 0 0 0-22337 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22310) {AREA_SCORE {} NAME COMP_LOOP:k:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1388 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22311 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22311) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#87 TYPE READSLICE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1389 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22310 {}}} SUCCS {{259 0 0 0-22312 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22312) {AREA_SCORE {} NAME VEC_LOOP:conc#43 TYPE CONCATENATE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1390 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22311 {}}} SUCCS {{258 0 0 0-22314 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22313) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1391 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22314 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22314) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#47 TYPE ACCU DELAY {1.07 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1392 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22313 {}} {258 0 0 0-22312 {}}} SUCCS {{258 0 0 0-22317 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22315) {AREA_SCORE {} NAME VEC_LOOP:j:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1393 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22343 {}}} SUCCS {{259 0 0 0-22316 {}} {130 0 0 0-22342 {}} {256 0 0 0-22343 {}}} CYCLES {}}
set a(0-22316) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1394 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22315 {}}} SUCCS {{259 0 0 0-22317 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22317) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1395 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22316 {}} {258 0 0 0-22314 {}}} SUCCS {{259 0 3.750 0-22318 {}} {258 0 3.750 0-22337 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22318) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#43 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1396 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22317 {}} {774 0 3.750 0-22337 {}} {774 0 3.750 0-22324 {}}} SUCCS {{259 0 0 0-22319 {}} {256 0 0 0-22324 {}} {258 0 0 0-22325 {}} {256 0 0 0-22337 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22319) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-22:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1397 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22318 {}} {258 0 0 0-22309 {}}} SUCCS {{259 0 0 0-22320 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22320) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.base TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1398 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22319 {}} {128 0 0 0-22322 {}}} SUCCS {{258 0 0 0-22322 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22321) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.m TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1399 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22322 {}}} SUCCS {{259 0 0 0-22322 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22322) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1400 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22321 {}} {258 0 0 0-22320 {}}} SUCCS {{128 0 0 0-22320 {}} {128 0 0 0-22321 {}} {259 0 0 0-22323 {}}} CYCLES {}}
set a(0-22323) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.return TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1401 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22322 {}}} SUCCS {{259 0 3.750 0-22324 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22324) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#42 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1402 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22324 {}} {259 0 3.750 0-22323 {}} {256 0 0 0-22318 {}} {256 0 0 0-22309 {}} {258 0 3.750 0-22308 {}} {774 0 0 0-22337 {}}} SUCCS {{774 0 3.750 0-22309 {}} {774 0 3.750 0-22318 {}} {774 0 0 0-22324 {}} {258 0 0 0-22337 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22325) {AREA_SCORE {} NAME COMP_LOOP-22:factor2:not TYPE NOT PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1403 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22318 {}}} SUCCS {{259 0 0 0-22326 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22326) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-22:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1404 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22325 {}} {258 0 0 0-22309 {}}} SUCCS {{259 0 0 0-22327 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22327) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1405 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22326 {}} {128 0 0 0-22329 {}}} SUCCS {{258 0 0 0-22329 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22328) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1406 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22329 {}}} SUCCS {{259 0 0 0-22329 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22329) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1407 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22328 {}} {258 0 0 0-22327 {}}} SUCCS {{128 0 0 0-22327 {}} {128 0 0 0-22328 {}} {259 0 0 0-22330 {}}} CYCLES {}}
set a(0-22330) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1408 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22329 {}}} SUCCS {{259 0 0 0-22331 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22331) {AREA_SCORE {} NAME COMP_LOOP-22:mult.x TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1409 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22330 {}} {128 0 0 0-22335 {}}} SUCCS {{258 0 0 0-22335 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22332) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1410 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22335 {}}} SUCCS {{258 0 0 0-22335 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22333) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y_ TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1411 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22335 {}}} SUCCS {{258 0 0 0-22335 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22334) {AREA_SCORE {} NAME COMP_LOOP-22:mult.p TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1412 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22335 {}}} SUCCS {{259 0 0 0-22335 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22335) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-22:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1413 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22334 {}} {258 0 0 0-22333 {}} {258 0 0 0-22332 {}} {258 0 0 0-22331 {}}} SUCCS {{128 0 0 0-22331 {}} {128 0 0 0-22332 {}} {128 0 0 0-22333 {}} {128 0 0 0-22334 {}} {259 0 0 0-22336 {}}} CYCLES {}}
set a(0-22336) {AREA_SCORE {} NAME COMP_LOOP-22:mult.return TYPE {C-CORE PORT} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1414 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22335 {}}} SUCCS {{259 0 3.750 0-22337 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22337) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#43 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1415 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22337 {}} {259 0 3.750 0-22336 {}} {258 0 0 0-22324 {}} {256 0 0 0-22318 {}} {258 0 3.750 0-22317 {}} {256 0 0 0-22309 {}}} SUCCS {{774 0 3.750 0-22309 {}} {774 0 3.750 0-22318 {}} {774 0 0 0-22324 {}} {774 0 0 0-22337 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22338) {AREA_SCORE {} NAME VEC_LOOP:j:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1416 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22343 {}}} SUCCS {{259 0 0 0-22339 {}} {130 0 0 0-22342 {}} {256 0 0 0-22343 {}}} CYCLES {}}
set a(0-22339) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1417 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22338 {}}} SUCCS {{259 0 0 0-22340 {}} {130 0 0 0-22342 {}}} CYCLES {}}
set a(0-22340) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-22:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1418 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22339 {}}} SUCCS {{259 0 0 0-22341 {}} {130 0 0 0-22342 {}} {258 0 0 0-22343 {}}} CYCLES {}}
set a(0-22341) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1419 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22340 {}}} SUCCS {{259 0 0 0-22342 {}}} CYCLES {}}
set a(0-22342) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20959 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1420 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22341 {}} {130 0 0 0-22340 {}} {130 0 0 0-22339 {}} {130 0 0 0-22338 {}} {130 0 0 0-22337 {}} {130 0 0 0-22336 {}} {130 0 0 0-22334 {}} {130 0 0 0-22333 {}} {130 0 0 0-22332 {}} {130 0 0 0-22331 {}} {130 0 0 0-22330 {}} {130 0 0 0-22328 {}} {130 0 0 0-22327 {}} {130 0 0 0-22326 {}} {130 0 0 0-22325 {}} {130 0 0 0-22324 {}} {130 0 0 0-22323 {}} {130 0 0 0-22321 {}} {130 0 0 0-22320 {}} {130 0 0 0-22319 {}} {130 0 0 0-22318 {}} {130 0 0 0-22317 {}} {130 0 0 0-22316 {}} {130 0 0 0-22315 {}} {130 0 0 0-22314 {}} {130 0 0 0-22313 {}} {130 0 0 0-22312 {}} {130 0 0 0-22311 {}} {130 0 0 0-22310 {}} {130 0 0 0-22309 {}} {130 0 0 0-22308 {}} {130 0 0 0-22307 {}} {130 0 0 0-22306 {}} {130 0 0 0-22305 {}} {130 0 0 0-22304 {}} {130 0 0 0-22303 {}}} SUCCS {{129 0 0 0-22343 {}}} CYCLES {}}
set a(0-22343) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#22.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20959 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22343 {}} {129 0 0 0-22342 {}} {258 0 0 0-22340 {}} {256 0 0 0-22338 {}} {256 0 0 0-22315 {}} {256 0 0 0-22303 {}}} SUCCS {{774 0 0 0-22303 {}} {774 0 0 0-22315 {}} {774 0 0 0-22338 {}} {772 0 0 0-22343 {}}} CYCLES {}}
set a(0-20959) {CHI {0-22303 0-22304 0-22305 0-22306 0-22307 0-22308 0-22309 0-22310 0-22311 0-22312 0-22313 0-22314 0-22315 0-22316 0-22317 0-22318 0-22319 0-22320 0-22321 0-22322 0-22323 0-22324 0-22325 0-22326 0-22327 0-22328 0-22329 0-22330 0-22331 0-22332 0-22333 0-22334 0-22335 0-22336 0-22337 0-22338 0-22339 0-22340 0-22341 0-22342 0-22343} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-22:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1421 LOC {24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-22302 {}} {258 0 0 0-22301 {}} {258 0 0 0-22300 {}} {130 0 0 0-22299 {}} {130 0 0 0-22298 {}} {130 0 0 0-22297 {}} {130 0 0 0-22296 {}} {64 0 0 0-22295 {}} {64 0 0 0-20958 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22302 {}} {131 0 0 0-22344 {}} {130 0 0 0-22345 {}} {130 0 0 0-22346 {}} {130 0 0 0-22347 {}} {130 0 0 0-22348 {}} {130 0 0 0-22349 {}} {130 0 0 0-22350 {}} {130 0 0 0-22351 {}} {130 0 0 0-22352 {}} {130 0 0 0-22353 {}} {64 0 0 0-20960 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22344) {AREA_SCORE {} NAME COMP_LOOP-23:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1422 LOC {24 1.0 25 0.8650000499999999 25 0.8650000499999999 25 0.8650000499999999} PREDS {{131 0 0 0-20959 {}}} SUCCS {{259 0 0 0-22345 {}} {130 0 0 0-22353 {}}} CYCLES {}}
set a(0-22345) {AREA_SCORE {} NAME COMP_LOOP-23:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1423 LOC {24 1.0 25 0.8650000499999999 25 0.8650000499999999 25 0.8650000499999999} PREDS {{259 0 0 0-22344 {}} {130 0 0 0-20959 {}}} SUCCS {{259 0 0 0-22346 {}} {130 0 0 0-22353 {}}} CYCLES {}}
set a(0-22346) {AREA_SCORE {} NAME COMP_LOOP-23:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1424 LOC {24 1.0 25 0.8650000499999999 25 0.8650000499999999 25 0.8650000499999999} PREDS {{259 0 0 0-22345 {}} {130 0 0 0-20959 {}}} SUCCS {{258 0 0 0-22350 {}} {130 0 0 0-22353 {}}} CYCLES {}}
set a(0-22347) {AREA_SCORE {} NAME COMP_LOOP:k:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1425 LOC {24 1.0 25 0.0 25 0.0 25 0.0 25 0.8650000499999999} PREDS {{130 0 0 0-20959 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22348 {}} {130 0 0 0-22353 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22348) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#89 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1426 LOC {24 1.0 25 0.0 25 0.0 25 0.8650000499999999} PREDS {{259 0 0 0-22347 {}} {130 0 0 0-20959 {}}} SUCCS {{259 0 0 0-22349 {}} {130 0 0 0-22353 {}}} CYCLES {}}
set a(0-22349) {AREA_SCORE {} NAME COMP_LOOP:conc#66 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1427 LOC {24 1.0 25 0.8650000499999999 25 0.8650000499999999 25 0.8650000499999999} PREDS {{259 0 0 0-22348 {}} {130 0 0 0-20959 {}}} SUCCS {{259 0 0 0-22350 {}} {130 0 0 0-22353 {}}} CYCLES {}}
set a(0-22350) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-23:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1428 LOC {25 0.0 25 0.8650000499999999 25 0.8650000499999999 25 0.9999999249999999 25 0.9999999249999999} PREDS {{259 0 0 0-22349 {}} {258 0 0 0-22346 {}} {130 0 0 0-20959 {}}} SUCCS {{259 0 0 0-22351 {}} {130 0 0 0-22353 {}}} CYCLES {}}
set a(0-22351) {AREA_SCORE {} NAME COMP_LOOP-23:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1429 LOC {25 0.13499995 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-22350 {}} {130 0 0 0-20959 {}}} SUCCS {{259 0 0 0-22352 {}} {130 0 0 0-22353 {}}} CYCLES {}}
set a(0-22352) {AREA_SCORE {} NAME COMP_LOOP-23:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1430 LOC {25 0.13499995 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-22351 {}} {130 0 0 0-20959 {}}} SUCCS {{259 0 0 0-22353 {}}} CYCLES {}}
set a(0-22353) {AREA_SCORE {} NAME COMP_LOOP-23:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1431 LOC {25 0.13499995 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-22352 {}} {130 0 0 0-22351 {}} {130 0 0 0-22350 {}} {130 0 0 0-22349 {}} {130 0 0 0-22348 {}} {130 0 0 0-22347 {}} {130 0 0 0-22346 {}} {130 0 0 0-22345 {}} {130 0 0 0-22344 {}} {130 0 0 0-20959 {}}} SUCCS {{128 0 0 0-22362 {}} {64 0 0 0-20960 {}}} CYCLES {}}
set a(0-22354) {AREA_SCORE {} NAME COMP_LOOP:k:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1432 LOC {0 1.0 22 0.0 22 0.0 22 0.0 24 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22355 {}} {130 0 0 0-20960 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22355) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#44 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1433 LOC {0 1.0 22 0.0 22 0.0 24 0.08854614999999999} PREDS {{259 0 0 0-22354 {}}} SUCCS {{259 0 0 0-22356 {}} {130 0 0 0-20960 {}}} CYCLES {}}
set a(0-22356) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#22 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1434 LOC {0 1.0 22 0.08854614999999999 22 0.08854614999999999 24 0.08854614999999999} PREDS {{259 0 0 0-22355 {}}} SUCCS {{259 0 0 0-22357 {}} {130 0 0 0-20960 {}}} CYCLES {}}
set a(0-22357) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-23:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1435 LOC {1 0.18687499999999999 22 0.08854614999999999 22 0.08854614999999999 22 0.5624999104999999 24 0.5624999104999999} PREDS {{259 0 0 0-22356 {}} {258 0 0 0-21110 {}}} SUCCS {{259 0 0 0-22358 {}} {258 0 0 0-22360 {}} {130 0 0 0-20960 {}}} CYCLES {}}
set a(0-22358) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#73 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1436 LOC {1 0.66082885 22 0.5625 22 0.5625 24 0.5625} PREDS {{259 0 0 0-22357 {}}} SUCCS {{259 0 3.000 0-22359 {}} {130 0 0 0-20960 {}}} CYCLES {}}
set a(0-22359) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1437 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.000 0-22358 {}}} SUCCS {{258 0 0 0-20960 {}}} CYCLES {}}
set a(0-22360) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#11 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1438 LOC {1 0.66082885 22 0.5625 22 0.5625 24 0.5625} PREDS {{258 0 0 0-22357 {}}} SUCCS {{259 0 3.000 0-22361 {}} {130 0 0 0-20960 {}}} CYCLES {}}
set a(0-22361) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1439 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.000 0-22360 {}}} SUCCS {{258 0 0 0-20960 {}}} CYCLES {}}
set a(0-22362) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1440 LOC {25 0.0 25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{128 0 0 0-22353 {}} {772 0 0 0-20960 {}}} SUCCS {{259 0 0 0-20960 {}}} CYCLES {}}
set a(0-22363) {AREA_SCORE {} NAME VEC_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1441 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{774 0 0 0-22409 {}}} SUCCS {{259 0 0 0-22364 {}} {130 0 0 0-22408 {}} {256 0 0 0-22409 {}}} CYCLES {}}
set a(0-22364) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#23)(11-1) TYPE READSLICE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1442 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-22363 {}}} SUCCS {{258 0 0 0-22368 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22365) {AREA_SCORE {} NAME COMP_LOOP:k:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1443 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-22366 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22366) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#90 TYPE READSLICE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1444 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-22365 {}}} SUCCS {{259 0 0 0-22367 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22367) {AREA_SCORE {} NAME VEC_LOOP:conc#44 TYPE CONCATENATE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1445 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 1 0.33749999999999997} PREDS {{259 0 0 0-22366 {}}} SUCCS {{259 0 0 0-22368 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22368) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.05 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1446 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-22367 {}} {258 0 0 0-22364 {}}} SUCCS {{258 0 0 0-22371 {}} {258 0 0 0-22389 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22369) {AREA_SCORE {} NAME VEC_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-22409 {}}} SUCCS {{259 0 0 0-22370 {}} {130 0 0 0-22408 {}} {256 0 0 0-22409 {}}} CYCLES {}}
set a(0-22370) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#23)(0)#1 TYPE READSLICE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1448 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-22369 {}}} SUCCS {{259 0 0 0-22371 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22371) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1449 LOC {1 0.13125 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-22370 {}} {258 0 0 0-22368 {}}} SUCCS {{259 0 3.750 0-22372 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22372) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#44 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1450 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22371 {}} {774 0 3.750 0-22403 {}} {774 0 3.750 0-22390 {}}} SUCCS {{258 0 0 0-22382 {}} {256 0 0 0-22390 {}} {258 0 0 0-22392 {}} {256 0 0 0-22403 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22373) {AREA_SCORE {} NAME COMP_LOOP:k:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22374 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22374) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#91 TYPE READSLICE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1452 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22373 {}}} SUCCS {{259 0 0 0-22375 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22375) {AREA_SCORE {} NAME VEC_LOOP:conc#45 TYPE CONCATENATE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1453 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22374 {}}} SUCCS {{258 0 0 0-22377 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22376) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1454 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22377 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22377) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#48 TYPE ACCU DELAY {1.07 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1455 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22376 {}} {258 0 0 0-22375 {}}} SUCCS {{258 0 0 0-22380 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22378) {AREA_SCORE {} NAME VEC_LOOP:j:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1456 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22409 {}}} SUCCS {{259 0 0 0-22379 {}} {130 0 0 0-22408 {}} {256 0 0 0-22409 {}}} CYCLES {}}
set a(0-22379) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1457 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22378 {}}} SUCCS {{259 0 0 0-22380 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22380) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1458 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22379 {}} {258 0 0 0-22377 {}}} SUCCS {{259 0 3.750 0-22381 {}} {258 0 3.750 0-22403 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22381) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#45 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1459 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22380 {}} {774 0 3.750 0-22403 {}} {774 0 3.750 0-22390 {}}} SUCCS {{259 0 0 0-22382 {}} {256 0 0 0-22390 {}} {258 0 0 0-22391 {}} {256 0 0 0-22403 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22382) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-23:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1460 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22381 {}} {258 0 0 0-22372 {}}} SUCCS {{259 0 0 0-22383 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22383) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.base TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1461 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22382 {}} {128 0 0 0-22385 {}}} SUCCS {{258 0 0 0-22385 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22384) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.m TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1462 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22385 {}}} SUCCS {{259 0 0 0-22385 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22385) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1463 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22384 {}} {258 0 0 0-22383 {}}} SUCCS {{128 0 0 0-22383 {}} {128 0 0 0-22384 {}} {259 0 0 0-22386 {}}} CYCLES {}}
set a(0-22386) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.return TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1464 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22385 {}}} SUCCS {{258 0 3.750 0-22390 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22387) {AREA_SCORE {} NAME VEC_LOOP:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1465 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-22409 {}}} SUCCS {{259 0 0 0-22388 {}} {130 0 0 0-22408 {}} {256 0 0 0-22409 {}}} CYCLES {}}
set a(0-22388) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#23)(0) TYPE READSLICE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1466 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-22387 {}}} SUCCS {{259 0 0 0-22389 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22389) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1467 LOC {1 0.13125 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22388 {}} {258 0 0 0-22368 {}}} SUCCS {{259 0 3.750 0-22390 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22390) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#44 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1468 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22390 {}} {259 0 3.750 0-22389 {}} {258 0 3.750 0-22386 {}} {256 0 0 0-22381 {}} {256 0 0 0-22372 {}} {774 0 0 0-22403 {}}} SUCCS {{774 0 3.750 0-22372 {}} {774 0 3.750 0-22381 {}} {774 0 0 0-22390 {}} {258 0 0 0-22403 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22391) {AREA_SCORE {} NAME COMP_LOOP-23:factor2:not TYPE NOT PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1469 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22381 {}}} SUCCS {{259 0 0 0-22392 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22392) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-23:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1470 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22391 {}} {258 0 0 0-22372 {}}} SUCCS {{259 0 0 0-22393 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22393) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1471 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22392 {}} {128 0 0 0-22395 {}}} SUCCS {{258 0 0 0-22395 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22394) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1472 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22395 {}}} SUCCS {{259 0 0 0-22395 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22395) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1473 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22394 {}} {258 0 0 0-22393 {}}} SUCCS {{128 0 0 0-22393 {}} {128 0 0 0-22394 {}} {259 0 0 0-22396 {}}} CYCLES {}}
set a(0-22396) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1474 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22395 {}}} SUCCS {{259 0 0 0-22397 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22397) {AREA_SCORE {} NAME COMP_LOOP-23:mult.x TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1475 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22396 {}} {128 0 0 0-22401 {}}} SUCCS {{258 0 0 0-22401 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22398) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1476 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22401 {}}} SUCCS {{258 0 0 0-22401 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22399) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y_ TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1477 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22401 {}}} SUCCS {{258 0 0 0-22401 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22400) {AREA_SCORE {} NAME COMP_LOOP-23:mult.p TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1478 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22401 {}}} SUCCS {{259 0 0 0-22401 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22401) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-23:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1479 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22400 {}} {258 0 0 0-22399 {}} {258 0 0 0-22398 {}} {258 0 0 0-22397 {}}} SUCCS {{128 0 0 0-22397 {}} {128 0 0 0-22398 {}} {128 0 0 0-22399 {}} {128 0 0 0-22400 {}} {259 0 0 0-22402 {}}} CYCLES {}}
set a(0-22402) {AREA_SCORE {} NAME COMP_LOOP-23:mult.return TYPE {C-CORE PORT} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1480 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22401 {}}} SUCCS {{259 0 3.750 0-22403 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22403) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#45 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1481 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22403 {}} {259 0 3.750 0-22402 {}} {258 0 0 0-22390 {}} {256 0 0 0-22381 {}} {258 0 3.750 0-22380 {}} {256 0 0 0-22372 {}}} SUCCS {{774 0 3.750 0-22372 {}} {774 0 3.750 0-22381 {}} {774 0 0 0-22390 {}} {774 0 0 0-22403 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22404) {AREA_SCORE {} NAME VEC_LOOP:j:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1482 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22409 {}}} SUCCS {{259 0 0 0-22405 {}} {130 0 0 0-22408 {}} {256 0 0 0-22409 {}}} CYCLES {}}
set a(0-22405) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1483 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22404 {}}} SUCCS {{259 0 0 0-22406 {}} {130 0 0 0-22408 {}}} CYCLES {}}
set a(0-22406) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-23:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1484 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22405 {}}} SUCCS {{259 0 0 0-22407 {}} {130 0 0 0-22408 {}} {258 0 0 0-22409 {}}} CYCLES {}}
set a(0-22407) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1485 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22406 {}}} SUCCS {{259 0 0 0-22408 {}}} CYCLES {}}
set a(0-22408) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20960 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1486 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22407 {}} {130 0 0 0-22406 {}} {130 0 0 0-22405 {}} {130 0 0 0-22404 {}} {130 0 0 0-22403 {}} {130 0 0 0-22402 {}} {130 0 0 0-22400 {}} {130 0 0 0-22399 {}} {130 0 0 0-22398 {}} {130 0 0 0-22397 {}} {130 0 0 0-22396 {}} {130 0 0 0-22394 {}} {130 0 0 0-22393 {}} {130 0 0 0-22392 {}} {130 0 0 0-22391 {}} {130 0 0 0-22390 {}} {130 0 0 0-22389 {}} {130 0 0 0-22388 {}} {130 0 0 0-22387 {}} {130 0 0 0-22386 {}} {130 0 0 0-22384 {}} {130 0 0 0-22383 {}} {130 0 0 0-22382 {}} {130 0 0 0-22381 {}} {130 0 0 0-22380 {}} {130 0 0 0-22379 {}} {130 0 0 0-22378 {}} {130 0 0 0-22377 {}} {130 0 0 0-22376 {}} {130 0 0 0-22375 {}} {130 0 0 0-22374 {}} {130 0 0 0-22373 {}} {130 0 0 0-22372 {}} {130 0 0 0-22371 {}} {130 0 0 0-22370 {}} {130 0 0 0-22369 {}} {130 0 0 0-22368 {}} {130 0 0 0-22367 {}} {130 0 0 0-22366 {}} {130 0 0 0-22365 {}} {130 0 0 0-22364 {}} {130 0 0 0-22363 {}}} SUCCS {{129 0 0 0-22409 {}}} CYCLES {}}
set a(0-22409) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#23.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20960 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22409 {}} {129 0 0 0-22408 {}} {258 0 0 0-22406 {}} {256 0 0 0-22404 {}} {256 0 0 0-22387 {}} {256 0 0 0-22378 {}} {256 0 0 0-22369 {}} {256 0 0 0-22363 {}}} SUCCS {{774 0 0 0-22363 {}} {774 0 0 0-22369 {}} {774 0 0 0-22378 {}} {774 0 0 0-22387 {}} {774 0 0 0-22404 {}} {772 0 0 0-22409 {}}} CYCLES {}}
set a(0-20960) {CHI {0-22363 0-22364 0-22365 0-22366 0-22367 0-22368 0-22369 0-22370 0-22371 0-22372 0-22373 0-22374 0-22375 0-22376 0-22377 0-22378 0-22379 0-22380 0-22381 0-22382 0-22383 0-22384 0-22385 0-22386 0-22387 0-22388 0-22389 0-22390 0-22391 0-22392 0-22393 0-22394 0-22395 0-22396 0-22397 0-22398 0-22399 0-22400 0-22401 0-22402 0-22403 0-22404 0-22405 0-22406 0-22407 0-22408 0-22409} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-23:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1487 LOC {25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-22362 {}} {258 0 0 0-22361 {}} {130 0 0 0-22360 {}} {258 0 0 0-22359 {}} {130 0 0 0-22358 {}} {130 0 0 0-22357 {}} {130 0 0 0-22356 {}} {130 0 0 0-22355 {}} {130 0 0 0-22354 {}} {64 0 0 0-22353 {}} {64 0 0 0-20959 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22362 {}} {131 0 0 0-22410 {}} {130 0 0 0-22411 {}} {130 0 0 0-22412 {}} {130 0 0 0-22413 {}} {130 0 0 0-22414 {}} {130 0 0 0-22415 {}} {130 0 0 0-22416 {}} {130 0 0 0-22417 {}} {130 0 0 0-22418 {}} {130 0 0 0-22419 {}} {64 0 0 0-20961 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22410) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-4)#1 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1488 LOC {25 1.0 26 0.870625 26 0.870625 26 0.870625} PREDS {{131 0 0 0-20960 {}}} SUCCS {{259 0 0 0-22411 {}} {130 0 0 0-22419 {}}} CYCLES {}}
set a(0-22411) {AREA_SCORE {} NAME COMP_LOOP-24:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1489 LOC {25 1.0 26 0.870625 26 0.870625 26 0.870625} PREDS {{259 0 0 0-22410 {}} {130 0 0 0-20960 {}}} SUCCS {{259 0 0 0-22412 {}} {130 0 0 0-22419 {}}} CYCLES {}}
set a(0-22412) {AREA_SCORE {} NAME COMP_LOOP-24:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1490 LOC {25 1.0 26 0.870625 26 0.870625 26 0.870625} PREDS {{259 0 0 0-22411 {}} {130 0 0 0-20960 {}}} SUCCS {{258 0 0 0-22416 {}} {130 0 0 0-22419 {}}} CYCLES {}}
set a(0-22413) {AREA_SCORE {} NAME COMP_LOOP:k:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1491 LOC {25 1.0 26 0.0 26 0.0 26 0.0 26 0.870625} PREDS {{130 0 0 0-20960 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22414 {}} {130 0 0 0-22419 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22414) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#92 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1492 LOC {25 1.0 26 0.0 26 0.0 26 0.870625} PREDS {{259 0 0 0-22413 {}} {130 0 0 0-20960 {}}} SUCCS {{259 0 0 0-22415 {}} {130 0 0 0-22419 {}}} CYCLES {}}
set a(0-22415) {AREA_SCORE {} NAME COMP_LOOP:conc#69 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1493 LOC {25 1.0 26 0.870625 26 0.870625 26 0.870625} PREDS {{259 0 0 0-22414 {}} {130 0 0 0-20960 {}}} SUCCS {{259 0 0 0-22416 {}} {130 0 0 0-22419 {}}} CYCLES {}}
set a(0-22416) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {1.03 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1494 LOC {26 0.0 26 0.870625 26 0.870625 26 0.999999875 26 0.999999875} PREDS {{259 0 0 0-22415 {}} {258 0 0 0-22412 {}} {130 0 0 0-20960 {}}} SUCCS {{259 0 0 0-22417 {}} {130 0 0 0-22419 {}}} CYCLES {}}
set a(0-22417) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#6)(9) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1495 LOC {26 0.129375 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-22416 {}} {130 0 0 0-20960 {}}} SUCCS {{259 0 0 0-22418 {}} {130 0 0 0-22419 {}}} CYCLES {}}
set a(0-22418) {AREA_SCORE {} NAME COMP_LOOP-24:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1496 LOC {26 0.129375 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-22417 {}} {130 0 0 0-20960 {}}} SUCCS {{259 0 0 0-22419 {}}} CYCLES {}}
set a(0-22419) {AREA_SCORE {} NAME COMP_LOOP-24:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1497 LOC {26 0.129375 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-22418 {}} {130 0 0 0-22417 {}} {130 0 0 0-22416 {}} {130 0 0 0-22415 {}} {130 0 0 0-22414 {}} {130 0 0 0-22413 {}} {130 0 0 0-22412 {}} {130 0 0 0-22411 {}} {130 0 0 0-22410 {}} {130 0 0 0-20960 {}}} SUCCS {{128 0 0 0-22426 {}} {64 0 0 0-20961 {}}} CYCLES {}}
set a(0-22420) {AREA_SCORE {} NAME COMP_LOOP:k:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1498 LOC {0 1.0 23 0.0 23 0.0 23 0.0 25 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22421 {}} {130 0 0 0-20961 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22421) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#93 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1499 LOC {0 1.0 23 0.0 23 0.0 25 0.08854614999999999} PREDS {{259 0 0 0-22420 {}}} SUCCS {{259 0 0 0-22422 {}} {130 0 0 0-20961 {}}} CYCLES {}}
set a(0-22422) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#23 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1500 LOC {0 1.0 23 0.08854614999999999 23 0.08854614999999999 25 0.08854614999999999} PREDS {{259 0 0 0-22421 {}}} SUCCS {{259 0 0 0-22423 {}} {130 0 0 0-20961 {}}} CYCLES {}}
set a(0-22423) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-24:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1501 LOC {1 0.18687499999999999 23 0.08854614999999999 23 0.08854614999999999 23 0.5624999104999999 25 0.5624999104999999} PREDS {{259 0 0 0-22422 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-22424 {}} {258 0 3.000 0-22425 {}} {130 0 0 0-20961 {}}} CYCLES {}}
set a(0-22424) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1502 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 26 0.2999998749999999} PREDS {{259 0 3.000 0-22423 {}}} SUCCS {{258 0 0 0-20961 {}}} CYCLES {}}
set a(0-22425) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1503 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 26 0.2999998749999999} PREDS {{258 0 3.000 0-22423 {}}} SUCCS {{258 0 0 0-20961 {}}} CYCLES {}}
set a(0-22426) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1504 LOC {26 0.0 26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{128 0 0 0-22419 {}} {772 0 0 0-20961 {}}} SUCCS {{259 0 0 0-20961 {}}} CYCLES {}}
set a(0-22427) {AREA_SCORE {} NAME VEC_LOOP:j:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1505 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22467 {}}} SUCCS {{259 0 0 0-22428 {}} {130 0 0 0-22466 {}} {256 0 0 0-22467 {}}} CYCLES {}}
set a(0-22428) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1506 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22427 {}}} SUCCS {{258 0 0 0-22432 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22429) {AREA_SCORE {} NAME COMP_LOOP:k:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1507 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-22430 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22430) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#94 TYPE READSLICE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1508 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22429 {}}} SUCCS {{259 0 0 0-22431 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22431) {AREA_SCORE {} NAME VEC_LOOP:conc#46 TYPE CONCATENATE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1509 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-22430 {}}} SUCCS {{259 0 0 0-22432 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22432) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1510 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22431 {}} {258 0 0 0-22428 {}}} SUCCS {{259 0 3.750 0-22433 {}} {258 0 3.750 0-22448 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22433) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#46 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1511 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22432 {}} {774 0 3.750 0-22461 {}} {774 0 3.750 0-22448 {}}} SUCCS {{258 0 0 0-22443 {}} {256 0 0 0-22448 {}} {258 0 0 0-22450 {}} {256 0 0 0-22461 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22434) {AREA_SCORE {} NAME COMP_LOOP:k:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1512 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22435 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22435) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#95 TYPE READSLICE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1513 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22434 {}}} SUCCS {{259 0 0 0-22436 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22436) {AREA_SCORE {} NAME VEC_LOOP:conc#47 TYPE CONCATENATE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1514 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22435 {}}} SUCCS {{258 0 0 0-22438 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22437) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1515 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22438 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22438) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#49 TYPE ACCU DELAY {1.07 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1516 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22437 {}} {258 0 0 0-22436 {}}} SUCCS {{258 0 0 0-22441 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22439) {AREA_SCORE {} NAME VEC_LOOP:j:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1517 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22467 {}}} SUCCS {{259 0 0 0-22440 {}} {130 0 0 0-22466 {}} {256 0 0 0-22467 {}}} CYCLES {}}
set a(0-22440) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1518 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22439 {}}} SUCCS {{259 0 0 0-22441 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22441) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1519 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22440 {}} {258 0 0 0-22438 {}}} SUCCS {{259 0 3.750 0-22442 {}} {258 0 3.750 0-22461 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22442) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#47 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1520 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22441 {}} {774 0 3.750 0-22461 {}} {774 0 3.750 0-22448 {}}} SUCCS {{259 0 0 0-22443 {}} {256 0 0 0-22448 {}} {258 0 0 0-22449 {}} {256 0 0 0-22461 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22443) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-24:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1521 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22442 {}} {258 0 0 0-22433 {}}} SUCCS {{259 0 0 0-22444 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22444) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.base TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1522 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22443 {}} {128 0 0 0-22446 {}}} SUCCS {{258 0 0 0-22446 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22445) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.m TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1523 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22446 {}}} SUCCS {{259 0 0 0-22446 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22446) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1524 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22445 {}} {258 0 0 0-22444 {}}} SUCCS {{128 0 0 0-22444 {}} {128 0 0 0-22445 {}} {259 0 0 0-22447 {}}} CYCLES {}}
set a(0-22447) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.return TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1525 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22446 {}}} SUCCS {{259 0 3.750 0-22448 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22448) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#46 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1526 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22448 {}} {259 0 3.750 0-22447 {}} {256 0 0 0-22442 {}} {256 0 0 0-22433 {}} {258 0 3.750 0-22432 {}} {774 0 0 0-22461 {}}} SUCCS {{774 0 3.750 0-22433 {}} {774 0 3.750 0-22442 {}} {774 0 0 0-22448 {}} {258 0 0 0-22461 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22449) {AREA_SCORE {} NAME COMP_LOOP-24:factor2:not TYPE NOT PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1527 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22442 {}}} SUCCS {{259 0 0 0-22450 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22450) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-24:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1528 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22449 {}} {258 0 0 0-22433 {}}} SUCCS {{259 0 0 0-22451 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22451) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1529 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22450 {}} {128 0 0 0-22453 {}}} SUCCS {{258 0 0 0-22453 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22452) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1530 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22453 {}}} SUCCS {{259 0 0 0-22453 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22453) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1531 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22452 {}} {258 0 0 0-22451 {}}} SUCCS {{128 0 0 0-22451 {}} {128 0 0 0-22452 {}} {259 0 0 0-22454 {}}} CYCLES {}}
set a(0-22454) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1532 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22453 {}}} SUCCS {{259 0 0 0-22455 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22455) {AREA_SCORE {} NAME COMP_LOOP-24:mult.x TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1533 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22454 {}} {128 0 0 0-22459 {}}} SUCCS {{258 0 0 0-22459 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22456) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1534 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22459 {}}} SUCCS {{258 0 0 0-22459 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22457) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y_ TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1535 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22459 {}}} SUCCS {{258 0 0 0-22459 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22458) {AREA_SCORE {} NAME COMP_LOOP-24:mult.p TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1536 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22459 {}}} SUCCS {{259 0 0 0-22459 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22459) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-24:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1537 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22458 {}} {258 0 0 0-22457 {}} {258 0 0 0-22456 {}} {258 0 0 0-22455 {}}} SUCCS {{128 0 0 0-22455 {}} {128 0 0 0-22456 {}} {128 0 0 0-22457 {}} {128 0 0 0-22458 {}} {259 0 0 0-22460 {}}} CYCLES {}}
set a(0-22460) {AREA_SCORE {} NAME COMP_LOOP-24:mult.return TYPE {C-CORE PORT} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1538 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22459 {}}} SUCCS {{259 0 3.750 0-22461 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22461) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#47 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1539 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22461 {}} {259 0 3.750 0-22460 {}} {258 0 0 0-22448 {}} {256 0 0 0-22442 {}} {258 0 3.750 0-22441 {}} {256 0 0 0-22433 {}}} SUCCS {{774 0 3.750 0-22433 {}} {774 0 3.750 0-22442 {}} {774 0 0 0-22448 {}} {774 0 0 0-22461 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22462) {AREA_SCORE {} NAME VEC_LOOP:j:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1540 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22467 {}}} SUCCS {{259 0 0 0-22463 {}} {130 0 0 0-22466 {}} {256 0 0 0-22467 {}}} CYCLES {}}
set a(0-22463) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1541 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22462 {}}} SUCCS {{259 0 0 0-22464 {}} {130 0 0 0-22466 {}}} CYCLES {}}
set a(0-22464) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-24:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1542 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22463 {}}} SUCCS {{259 0 0 0-22465 {}} {130 0 0 0-22466 {}} {258 0 0 0-22467 {}}} CYCLES {}}
set a(0-22465) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1543 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22464 {}}} SUCCS {{259 0 0 0-22466 {}}} CYCLES {}}
set a(0-22466) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20961 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1544 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22465 {}} {130 0 0 0-22464 {}} {130 0 0 0-22463 {}} {130 0 0 0-22462 {}} {130 0 0 0-22461 {}} {130 0 0 0-22460 {}} {130 0 0 0-22458 {}} {130 0 0 0-22457 {}} {130 0 0 0-22456 {}} {130 0 0 0-22455 {}} {130 0 0 0-22454 {}} {130 0 0 0-22452 {}} {130 0 0 0-22451 {}} {130 0 0 0-22450 {}} {130 0 0 0-22449 {}} {130 0 0 0-22448 {}} {130 0 0 0-22447 {}} {130 0 0 0-22445 {}} {130 0 0 0-22444 {}} {130 0 0 0-22443 {}} {130 0 0 0-22442 {}} {130 0 0 0-22441 {}} {130 0 0 0-22440 {}} {130 0 0 0-22439 {}} {130 0 0 0-22438 {}} {130 0 0 0-22437 {}} {130 0 0 0-22436 {}} {130 0 0 0-22435 {}} {130 0 0 0-22434 {}} {130 0 0 0-22433 {}} {130 0 0 0-22432 {}} {130 0 0 0-22431 {}} {130 0 0 0-22430 {}} {130 0 0 0-22429 {}} {130 0 0 0-22428 {}} {130 0 0 0-22427 {}}} SUCCS {{129 0 0 0-22467 {}}} CYCLES {}}
set a(0-22467) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#24.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20961 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22467 {}} {129 0 0 0-22466 {}} {258 0 0 0-22464 {}} {256 0 0 0-22462 {}} {256 0 0 0-22439 {}} {256 0 0 0-22427 {}}} SUCCS {{774 0 0 0-22427 {}} {774 0 0 0-22439 {}} {774 0 0 0-22462 {}} {772 0 0 0-22467 {}}} CYCLES {}}
set a(0-20961) {CHI {0-22427 0-22428 0-22429 0-22430 0-22431 0-22432 0-22433 0-22434 0-22435 0-22436 0-22437 0-22438 0-22439 0-22440 0-22441 0-22442 0-22443 0-22444 0-22445 0-22446 0-22447 0-22448 0-22449 0-22450 0-22451 0-22452 0-22453 0-22454 0-22455 0-22456 0-22457 0-22458 0-22459 0-22460 0-22461 0-22462 0-22463 0-22464 0-22465 0-22466 0-22467} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-24:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1545 LOC {26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-22426 {}} {258 0 0 0-22425 {}} {258 0 0 0-22424 {}} {130 0 0 0-22423 {}} {130 0 0 0-22422 {}} {130 0 0 0-22421 {}} {130 0 0 0-22420 {}} {64 0 0 0-22419 {}} {64 0 0 0-20960 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22426 {}} {131 0 0 0-22468 {}} {130 0 0 0-22469 {}} {130 0 0 0-22470 {}} {130 0 0 0-22471 {}} {130 0 0 0-22472 {}} {130 0 0 0-22473 {}} {130 0 0 0-22474 {}} {130 0 0 0-22475 {}} {130 0 0 0-22476 {}} {130 0 0 0-22477 {}} {64 0 0 0-20962 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22468) {AREA_SCORE {} NAME COMP_LOOP-25:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1546 LOC {26 1.0 27 0.8650000499999999 27 0.8650000499999999 27 0.8650000499999999} PREDS {{131 0 0 0-20961 {}}} SUCCS {{259 0 0 0-22469 {}} {130 0 0 0-22477 {}}} CYCLES {}}
set a(0-22469) {AREA_SCORE {} NAME COMP_LOOP-25:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1547 LOC {26 1.0 27 0.8650000499999999 27 0.8650000499999999 27 0.8650000499999999} PREDS {{259 0 0 0-22468 {}} {130 0 0 0-20961 {}}} SUCCS {{259 0 0 0-22470 {}} {130 0 0 0-22477 {}}} CYCLES {}}
set a(0-22470) {AREA_SCORE {} NAME COMP_LOOP-25:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1548 LOC {26 1.0 27 0.8650000499999999 27 0.8650000499999999 27 0.8650000499999999} PREDS {{259 0 0 0-22469 {}} {130 0 0 0-20961 {}}} SUCCS {{258 0 0 0-22474 {}} {130 0 0 0-22477 {}}} CYCLES {}}
set a(0-22471) {AREA_SCORE {} NAME COMP_LOOP:k:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1549 LOC {26 1.0 27 0.0 27 0.0 27 0.0 27 0.8650000499999999} PREDS {{130 0 0 0-20961 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22472 {}} {130 0 0 0-22477 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22472) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#96 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1550 LOC {26 1.0 27 0.0 27 0.0 27 0.8650000499999999} PREDS {{259 0 0 0-22471 {}} {130 0 0 0-20961 {}}} SUCCS {{259 0 0 0-22473 {}} {130 0 0 0-22477 {}}} CYCLES {}}
set a(0-22473) {AREA_SCORE {} NAME COMP_LOOP:conc#72 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1551 LOC {26 1.0 27 0.8650000499999999 27 0.8650000499999999 27 0.8650000499999999} PREDS {{259 0 0 0-22472 {}} {130 0 0 0-20961 {}}} SUCCS {{259 0 0 0-22474 {}} {130 0 0 0-22477 {}}} CYCLES {}}
set a(0-22474) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-25:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1552 LOC {27 0.0 27 0.8650000499999999 27 0.8650000499999999 27 0.9999999249999999 27 0.9999999249999999} PREDS {{259 0 0 0-22473 {}} {258 0 0 0-22470 {}} {130 0 0 0-20961 {}}} SUCCS {{259 0 0 0-22475 {}} {130 0 0 0-22477 {}}} CYCLES {}}
set a(0-22475) {AREA_SCORE {} NAME COMP_LOOP-25:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1553 LOC {27 0.13499995 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-22474 {}} {130 0 0 0-20961 {}}} SUCCS {{259 0 0 0-22476 {}} {130 0 0 0-22477 {}}} CYCLES {}}
set a(0-22476) {AREA_SCORE {} NAME COMP_LOOP-25:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1554 LOC {27 0.13499995 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-22475 {}} {130 0 0 0-20961 {}}} SUCCS {{259 0 0 0-22477 {}}} CYCLES {}}
set a(0-22477) {AREA_SCORE {} NAME COMP_LOOP-25:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1555 LOC {27 0.13499995 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-22476 {}} {130 0 0 0-22475 {}} {130 0 0 0-22474 {}} {130 0 0 0-22473 {}} {130 0 0 0-22472 {}} {130 0 0 0-22471 {}} {130 0 0 0-22470 {}} {130 0 0 0-22469 {}} {130 0 0 0-22468 {}} {130 0 0 0-20961 {}}} SUCCS {{128 0 0 0-22486 {}} {64 0 0 0-20962 {}}} CYCLES {}}
set a(0-22478) {AREA_SCORE {} NAME COMP_LOOP:k:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1556 LOC {0 1.0 24 0.0 24 0.0 24 0.0 26 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22479 {}} {130 0 0 0-20962 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22479) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#97 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1557 LOC {0 1.0 24 0.0 24 0.0 26 0.08854614999999999} PREDS {{259 0 0 0-22478 {}}} SUCCS {{259 0 0 0-22480 {}} {130 0 0 0-20962 {}}} CYCLES {}}
set a(0-22480) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#24 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1558 LOC {0 1.0 24 0.08854614999999999 24 0.08854614999999999 26 0.08854614999999999} PREDS {{259 0 0 0-22479 {}}} SUCCS {{259 0 0 0-22481 {}} {130 0 0 0-20962 {}}} CYCLES {}}
set a(0-22481) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-25:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1559 LOC {1 0.18687499999999999 24 0.08854614999999999 24 0.08854614999999999 24 0.5624999104999999 26 0.5624999104999999} PREDS {{259 0 0 0-22480 {}} {258 0 0 0-21484 {}}} SUCCS {{259 0 0 0-22482 {}} {258 0 0 0-22484 {}} {130 0 0 0-20962 {}}} CYCLES {}}
set a(0-22482) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#74 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1560 LOC {1 0.66082885 24 0.5625 24 0.5625 26 0.5625} PREDS {{259 0 0 0-22481 {}}} SUCCS {{259 0 3.000 0-22483 {}} {130 0 0 0-20962 {}}} CYCLES {}}
set a(0-22483) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1561 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.000 0-22482 {}}} SUCCS {{258 0 0 0-20962 {}}} CYCLES {}}
set a(0-22484) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#12 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1562 LOC {1 0.66082885 24 0.5625 24 0.5625 26 0.5625} PREDS {{258 0 0 0-22481 {}}} SUCCS {{259 0 3.000 0-22485 {}} {130 0 0 0-20962 {}}} CYCLES {}}
set a(0-22485) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1563 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.000 0-22484 {}}} SUCCS {{258 0 0 0-20962 {}}} CYCLES {}}
set a(0-22486) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1564 LOC {27 0.0 27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{128 0 0 0-22477 {}} {772 0 0 0-20962 {}}} SUCCS {{259 0 0 0-20962 {}}} CYCLES {}}
set a(0-22487) {AREA_SCORE {} NAME VEC_LOOP:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1565 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-22533 {}}} SUCCS {{259 0 0 0-22488 {}} {130 0 0 0-22532 {}} {256 0 0 0-22533 {}}} CYCLES {}}
set a(0-22488) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#25)(11-3) TYPE READSLICE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1566 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-22487 {}}} SUCCS {{258 0 0 0-22492 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22489) {AREA_SCORE {} NAME COMP_LOOP:k:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1567 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-22490 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22490) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#98 TYPE READSLICE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1568 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-22489 {}}} SUCCS {{259 0 0 0-22491 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22491) {AREA_SCORE {} NAME VEC_LOOP:conc#48 TYPE CONCATENATE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1569 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-22490 {}}} SUCCS {{259 0 0 0-22492 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22492) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {1.02 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1570 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-22491 {}} {258 0 0 0-22488 {}}} SUCCS {{258 0 0 0-22495 {}} {258 0 0 0-22513 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22493) {AREA_SCORE {} NAME VEC_LOOP:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1571 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-22533 {}}} SUCCS {{259 0 0 0-22494 {}} {130 0 0 0-22532 {}} {256 0 0 0-22533 {}}} CYCLES {}}
set a(0-22494) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#25)(2-0)#1 TYPE READSLICE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1572 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-22493 {}}} SUCCS {{259 0 0 0-22495 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22495) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1573 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-22494 {}} {258 0 0 0-22492 {}}} SUCCS {{259 0 3.750 0-22496 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22496) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#48 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1574 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22495 {}} {774 0 3.750 0-22527 {}} {774 0 3.750 0-22514 {}}} SUCCS {{258 0 0 0-22506 {}} {256 0 0 0-22514 {}} {258 0 0 0-22516 {}} {256 0 0 0-22527 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22497) {AREA_SCORE {} NAME COMP_LOOP:k:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22498 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22498) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#99 TYPE READSLICE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1576 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22497 {}}} SUCCS {{259 0 0 0-22499 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22499) {AREA_SCORE {} NAME VEC_LOOP:conc#49 TYPE CONCATENATE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1577 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22498 {}}} SUCCS {{258 0 0 0-22501 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22500) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1578 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22501 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22501) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#50 TYPE ACCU DELAY {1.07 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1579 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22500 {}} {258 0 0 0-22499 {}}} SUCCS {{258 0 0 0-22504 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22502) {AREA_SCORE {} NAME VEC_LOOP:j:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1580 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22533 {}}} SUCCS {{259 0 0 0-22503 {}} {130 0 0 0-22532 {}} {256 0 0 0-22533 {}}} CYCLES {}}
set a(0-22503) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1581 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22502 {}}} SUCCS {{259 0 0 0-22504 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22504) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1582 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22503 {}} {258 0 0 0-22501 {}}} SUCCS {{259 0 3.750 0-22505 {}} {258 0 3.750 0-22527 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22505) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#49 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1583 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22504 {}} {774 0 3.750 0-22527 {}} {774 0 3.750 0-22514 {}}} SUCCS {{259 0 0 0-22506 {}} {256 0 0 0-22514 {}} {258 0 0 0-22515 {}} {256 0 0 0-22527 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22506) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-25:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1584 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22505 {}} {258 0 0 0-22496 {}}} SUCCS {{259 0 0 0-22507 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22507) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.base TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1585 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22506 {}} {128 0 0 0-22509 {}}} SUCCS {{258 0 0 0-22509 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22508) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.m TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1586 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22509 {}}} SUCCS {{259 0 0 0-22509 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22509) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1587 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22508 {}} {258 0 0 0-22507 {}}} SUCCS {{128 0 0 0-22507 {}} {128 0 0 0-22508 {}} {259 0 0 0-22510 {}}} CYCLES {}}
set a(0-22510) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.return TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1588 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22509 {}}} SUCCS {{258 0 3.750 0-22514 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22511) {AREA_SCORE {} NAME VEC_LOOP:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1589 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-22533 {}}} SUCCS {{259 0 0 0-22512 {}} {130 0 0 0-22532 {}} {256 0 0 0-22533 {}}} CYCLES {}}
set a(0-22512) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#25)(2-0) TYPE READSLICE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1590 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-22511 {}}} SUCCS {{259 0 0 0-22513 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22513) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1591 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22512 {}} {258 0 0 0-22492 {}}} SUCCS {{259 0 3.750 0-22514 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22514) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#48 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1592 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22514 {}} {259 0 3.750 0-22513 {}} {258 0 3.750 0-22510 {}} {256 0 0 0-22505 {}} {256 0 0 0-22496 {}} {774 0 0 0-22527 {}}} SUCCS {{774 0 3.750 0-22496 {}} {774 0 3.750 0-22505 {}} {774 0 0 0-22514 {}} {258 0 0 0-22527 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22515) {AREA_SCORE {} NAME COMP_LOOP-25:factor2:not TYPE NOT PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1593 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22505 {}}} SUCCS {{259 0 0 0-22516 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22516) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-25:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1594 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22515 {}} {258 0 0 0-22496 {}}} SUCCS {{259 0 0 0-22517 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22517) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1595 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22516 {}} {128 0 0 0-22519 {}}} SUCCS {{258 0 0 0-22519 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22518) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1596 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22519 {}}} SUCCS {{259 0 0 0-22519 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22519) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1597 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22518 {}} {258 0 0 0-22517 {}}} SUCCS {{128 0 0 0-22517 {}} {128 0 0 0-22518 {}} {259 0 0 0-22520 {}}} CYCLES {}}
set a(0-22520) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1598 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22519 {}}} SUCCS {{259 0 0 0-22521 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22521) {AREA_SCORE {} NAME COMP_LOOP-25:mult.x TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1599 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22520 {}} {128 0 0 0-22525 {}}} SUCCS {{258 0 0 0-22525 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22522) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1600 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22525 {}}} SUCCS {{258 0 0 0-22525 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22523) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y_ TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1601 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22525 {}}} SUCCS {{258 0 0 0-22525 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22524) {AREA_SCORE {} NAME COMP_LOOP-25:mult.p TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1602 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22525 {}}} SUCCS {{259 0 0 0-22525 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22525) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-25:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1603 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22524 {}} {258 0 0 0-22523 {}} {258 0 0 0-22522 {}} {258 0 0 0-22521 {}}} SUCCS {{128 0 0 0-22521 {}} {128 0 0 0-22522 {}} {128 0 0 0-22523 {}} {128 0 0 0-22524 {}} {259 0 0 0-22526 {}}} CYCLES {}}
set a(0-22526) {AREA_SCORE {} NAME COMP_LOOP-25:mult.return TYPE {C-CORE PORT} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1604 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22525 {}}} SUCCS {{259 0 3.750 0-22527 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22527) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#49 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1605 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22527 {}} {259 0 3.750 0-22526 {}} {258 0 0 0-22514 {}} {256 0 0 0-22505 {}} {258 0 3.750 0-22504 {}} {256 0 0 0-22496 {}}} SUCCS {{774 0 3.750 0-22496 {}} {774 0 3.750 0-22505 {}} {774 0 0 0-22514 {}} {774 0 0 0-22527 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22528) {AREA_SCORE {} NAME VEC_LOOP:j:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1606 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22533 {}}} SUCCS {{259 0 0 0-22529 {}} {130 0 0 0-22532 {}} {256 0 0 0-22533 {}}} CYCLES {}}
set a(0-22529) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1607 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22528 {}}} SUCCS {{259 0 0 0-22530 {}} {130 0 0 0-22532 {}}} CYCLES {}}
set a(0-22530) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-25:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1608 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22529 {}}} SUCCS {{259 0 0 0-22531 {}} {130 0 0 0-22532 {}} {258 0 0 0-22533 {}}} CYCLES {}}
set a(0-22531) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1609 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22530 {}}} SUCCS {{259 0 0 0-22532 {}}} CYCLES {}}
set a(0-22532) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20962 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1610 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22531 {}} {130 0 0 0-22530 {}} {130 0 0 0-22529 {}} {130 0 0 0-22528 {}} {130 0 0 0-22527 {}} {130 0 0 0-22526 {}} {130 0 0 0-22524 {}} {130 0 0 0-22523 {}} {130 0 0 0-22522 {}} {130 0 0 0-22521 {}} {130 0 0 0-22520 {}} {130 0 0 0-22518 {}} {130 0 0 0-22517 {}} {130 0 0 0-22516 {}} {130 0 0 0-22515 {}} {130 0 0 0-22514 {}} {130 0 0 0-22513 {}} {130 0 0 0-22512 {}} {130 0 0 0-22511 {}} {130 0 0 0-22510 {}} {130 0 0 0-22508 {}} {130 0 0 0-22507 {}} {130 0 0 0-22506 {}} {130 0 0 0-22505 {}} {130 0 0 0-22504 {}} {130 0 0 0-22503 {}} {130 0 0 0-22502 {}} {130 0 0 0-22501 {}} {130 0 0 0-22500 {}} {130 0 0 0-22499 {}} {130 0 0 0-22498 {}} {130 0 0 0-22497 {}} {130 0 0 0-22496 {}} {130 0 0 0-22495 {}} {130 0 0 0-22494 {}} {130 0 0 0-22493 {}} {130 0 0 0-22492 {}} {130 0 0 0-22491 {}} {130 0 0 0-22490 {}} {130 0 0 0-22489 {}} {130 0 0 0-22488 {}} {130 0 0 0-22487 {}}} SUCCS {{129 0 0 0-22533 {}}} CYCLES {}}
set a(0-22533) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#25.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20962 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22533 {}} {129 0 0 0-22532 {}} {258 0 0 0-22530 {}} {256 0 0 0-22528 {}} {256 0 0 0-22511 {}} {256 0 0 0-22502 {}} {256 0 0 0-22493 {}} {256 0 0 0-22487 {}}} SUCCS {{774 0 0 0-22487 {}} {774 0 0 0-22493 {}} {774 0 0 0-22502 {}} {774 0 0 0-22511 {}} {774 0 0 0-22528 {}} {772 0 0 0-22533 {}}} CYCLES {}}
set a(0-20962) {CHI {0-22487 0-22488 0-22489 0-22490 0-22491 0-22492 0-22493 0-22494 0-22495 0-22496 0-22497 0-22498 0-22499 0-22500 0-22501 0-22502 0-22503 0-22504 0-22505 0-22506 0-22507 0-22508 0-22509 0-22510 0-22511 0-22512 0-22513 0-22514 0-22515 0-22516 0-22517 0-22518 0-22519 0-22520 0-22521 0-22522 0-22523 0-22524 0-22525 0-22526 0-22527 0-22528 0-22529 0-22530 0-22531 0-22532 0-22533} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-25:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1611 LOC {27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-22486 {}} {258 0 0 0-22485 {}} {130 0 0 0-22484 {}} {258 0 0 0-22483 {}} {130 0 0 0-22482 {}} {130 0 0 0-22481 {}} {130 0 0 0-22480 {}} {130 0 0 0-22479 {}} {130 0 0 0-22478 {}} {64 0 0 0-22477 {}} {64 0 0 0-20961 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22486 {}} {131 0 0 0-22534 {}} {130 0 0 0-22535 {}} {130 0 0 0-22536 {}} {130 0 0 0-22537 {}} {130 0 0 0-22538 {}} {130 0 0 0-22539 {}} {130 0 0 0-22540 {}} {130 0 0 0-22541 {}} {130 0 0 0-22542 {}} {130 0 0 0-22543 {}} {64 0 0 0-20963 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22534) {AREA_SCORE {} NAME COMP_LOOP-26:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1612 LOC {27 1.0 28 0.8650000499999999 28 0.8650000499999999 28 0.8650000499999999} PREDS {{131 0 0 0-20962 {}}} SUCCS {{259 0 0 0-22535 {}} {130 0 0 0-22543 {}}} CYCLES {}}
set a(0-22535) {AREA_SCORE {} NAME COMP_LOOP-26:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1613 LOC {27 1.0 28 0.8650000499999999 28 0.8650000499999999 28 0.8650000499999999} PREDS {{259 0 0 0-22534 {}} {130 0 0 0-20962 {}}} SUCCS {{259 0 0 0-22536 {}} {130 0 0 0-22543 {}}} CYCLES {}}
set a(0-22536) {AREA_SCORE {} NAME COMP_LOOP-26:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1614 LOC {27 1.0 28 0.8650000499999999 28 0.8650000499999999 28 0.8650000499999999} PREDS {{259 0 0 0-22535 {}} {130 0 0 0-20962 {}}} SUCCS {{258 0 0 0-22540 {}} {130 0 0 0-22543 {}}} CYCLES {}}
set a(0-22537) {AREA_SCORE {} NAME COMP_LOOP:k:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1615 LOC {27 1.0 28 0.0 28 0.0 28 0.0 28 0.8650000499999999} PREDS {{130 0 0 0-20962 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22538 {}} {130 0 0 0-22543 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22538) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#100 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1616 LOC {27 1.0 28 0.0 28 0.0 28 0.8650000499999999} PREDS {{259 0 0 0-22537 {}} {130 0 0 0-20962 {}}} SUCCS {{259 0 0 0-22539 {}} {130 0 0 0-22543 {}}} CYCLES {}}
set a(0-22539) {AREA_SCORE {} NAME COMP_LOOP:conc#75 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1617 LOC {27 1.0 28 0.8650000499999999 28 0.8650000499999999 28 0.8650000499999999} PREDS {{259 0 0 0-22538 {}} {130 0 0 0-20962 {}}} SUCCS {{259 0 0 0-22540 {}} {130 0 0 0-22543 {}}} CYCLES {}}
set a(0-22540) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-26:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1618 LOC {28 0.0 28 0.8650000499999999 28 0.8650000499999999 28 0.9999999249999999 28 0.9999999249999999} PREDS {{259 0 0 0-22539 {}} {258 0 0 0-22536 {}} {130 0 0 0-20962 {}}} SUCCS {{259 0 0 0-22541 {}} {130 0 0 0-22543 {}}} CYCLES {}}
set a(0-22541) {AREA_SCORE {} NAME COMP_LOOP-26:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1619 LOC {28 0.13499995 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-22540 {}} {130 0 0 0-20962 {}}} SUCCS {{259 0 0 0-22542 {}} {130 0 0 0-22543 {}}} CYCLES {}}
set a(0-22542) {AREA_SCORE {} NAME COMP_LOOP-26:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1620 LOC {28 0.13499995 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-22541 {}} {130 0 0 0-20962 {}}} SUCCS {{259 0 0 0-22543 {}}} CYCLES {}}
set a(0-22543) {AREA_SCORE {} NAME COMP_LOOP-26:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1621 LOC {28 0.13499995 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-22542 {}} {130 0 0 0-22541 {}} {130 0 0 0-22540 {}} {130 0 0 0-22539 {}} {130 0 0 0-22538 {}} {130 0 0 0-22537 {}} {130 0 0 0-22536 {}} {130 0 0 0-22535 {}} {130 0 0 0-22534 {}} {130 0 0 0-20962 {}}} SUCCS {{128 0 0 0-22550 {}} {64 0 0 0-20963 {}}} CYCLES {}}
set a(0-22544) {AREA_SCORE {} NAME COMP_LOOP:k:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1622 LOC {0 1.0 25 0.0 25 0.0 25 0.0 27 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22545 {}} {130 0 0 0-20963 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22545) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#101 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1623 LOC {0 1.0 25 0.0 25 0.0 27 0.08854614999999999} PREDS {{259 0 0 0-22544 {}}} SUCCS {{259 0 0 0-22546 {}} {130 0 0 0-20963 {}}} CYCLES {}}
set a(0-22546) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#25 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1624 LOC {0 1.0 25 0.08854614999999999 25 0.08854614999999999 27 0.08854614999999999} PREDS {{259 0 0 0-22545 {}}} SUCCS {{259 0 0 0-22547 {}} {130 0 0 0-20963 {}}} CYCLES {}}
set a(0-22547) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-26:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1625 LOC {1 0.18687499999999999 25 0.08854614999999999 25 0.08854614999999999 25 0.5624999104999999 27 0.5624999104999999} PREDS {{259 0 0 0-22546 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-22548 {}} {258 0 3.000 0-22549 {}} {130 0 0 0-20963 {}}} CYCLES {}}
set a(0-22548) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1626 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 28 0.2999998749999999} PREDS {{259 0 3.000 0-22547 {}}} SUCCS {{258 0 0 0-20963 {}}} CYCLES {}}
set a(0-22549) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1627 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 28 0.2999998749999999} PREDS {{258 0 3.000 0-22547 {}}} SUCCS {{258 0 0 0-20963 {}}} CYCLES {}}
set a(0-22550) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1628 LOC {28 0.0 28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{128 0 0 0-22543 {}} {772 0 0 0-20963 {}}} SUCCS {{259 0 0 0-20963 {}}} CYCLES {}}
set a(0-22551) {AREA_SCORE {} NAME VEC_LOOP:j:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1629 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22591 {}}} SUCCS {{259 0 0 0-22552 {}} {130 0 0 0-22590 {}} {256 0 0 0-22591 {}}} CYCLES {}}
set a(0-22552) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1630 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22551 {}}} SUCCS {{258 0 0 0-22556 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22553) {AREA_SCORE {} NAME COMP_LOOP:k:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1631 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-22554 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22554) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#102 TYPE READSLICE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1632 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22553 {}}} SUCCS {{259 0 0 0-22555 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22555) {AREA_SCORE {} NAME VEC_LOOP:conc#50 TYPE CONCATENATE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1633 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-22554 {}}} SUCCS {{259 0 0 0-22556 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22556) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1634 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22555 {}} {258 0 0 0-22552 {}}} SUCCS {{259 0 3.750 0-22557 {}} {258 0 3.750 0-22572 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22557) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#50 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1635 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22556 {}} {774 0 3.750 0-22585 {}} {774 0 3.750 0-22572 {}}} SUCCS {{258 0 0 0-22567 {}} {256 0 0 0-22572 {}} {258 0 0 0-22574 {}} {256 0 0 0-22585 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22558) {AREA_SCORE {} NAME COMP_LOOP:k:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1636 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22559 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22559) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#103 TYPE READSLICE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1637 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22558 {}}} SUCCS {{259 0 0 0-22560 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22560) {AREA_SCORE {} NAME VEC_LOOP:conc#51 TYPE CONCATENATE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1638 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22559 {}}} SUCCS {{258 0 0 0-22562 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22561) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1639 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22562 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22562) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#51 TYPE ACCU DELAY {1.07 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1640 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22561 {}} {258 0 0 0-22560 {}}} SUCCS {{258 0 0 0-22565 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22563) {AREA_SCORE {} NAME VEC_LOOP:j:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1641 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22591 {}}} SUCCS {{259 0 0 0-22564 {}} {130 0 0 0-22590 {}} {256 0 0 0-22591 {}}} CYCLES {}}
set a(0-22564) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1642 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22563 {}}} SUCCS {{259 0 0 0-22565 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22565) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1643 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22564 {}} {258 0 0 0-22562 {}}} SUCCS {{259 0 3.750 0-22566 {}} {258 0 3.750 0-22585 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22566) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#51 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1644 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22565 {}} {774 0 3.750 0-22585 {}} {774 0 3.750 0-22572 {}}} SUCCS {{259 0 0 0-22567 {}} {256 0 0 0-22572 {}} {258 0 0 0-22573 {}} {256 0 0 0-22585 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22567) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-26:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1645 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22566 {}} {258 0 0 0-22557 {}}} SUCCS {{259 0 0 0-22568 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22568) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.base TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1646 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22567 {}} {128 0 0 0-22570 {}}} SUCCS {{258 0 0 0-22570 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22569) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.m TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1647 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22570 {}}} SUCCS {{259 0 0 0-22570 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22570) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1648 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22569 {}} {258 0 0 0-22568 {}}} SUCCS {{128 0 0 0-22568 {}} {128 0 0 0-22569 {}} {259 0 0 0-22571 {}}} CYCLES {}}
set a(0-22571) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.return TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1649 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22570 {}}} SUCCS {{259 0 3.750 0-22572 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22572) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#50 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1650 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22572 {}} {259 0 3.750 0-22571 {}} {256 0 0 0-22566 {}} {256 0 0 0-22557 {}} {258 0 3.750 0-22556 {}} {774 0 0 0-22585 {}}} SUCCS {{774 0 3.750 0-22557 {}} {774 0 3.750 0-22566 {}} {774 0 0 0-22572 {}} {258 0 0 0-22585 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22573) {AREA_SCORE {} NAME COMP_LOOP-26:factor2:not TYPE NOT PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1651 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22566 {}}} SUCCS {{259 0 0 0-22574 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22574) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-26:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1652 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22573 {}} {258 0 0 0-22557 {}}} SUCCS {{259 0 0 0-22575 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22575) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1653 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22574 {}} {128 0 0 0-22577 {}}} SUCCS {{258 0 0 0-22577 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22576) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1654 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22577 {}}} SUCCS {{259 0 0 0-22577 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22577) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1655 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22576 {}} {258 0 0 0-22575 {}}} SUCCS {{128 0 0 0-22575 {}} {128 0 0 0-22576 {}} {259 0 0 0-22578 {}}} CYCLES {}}
set a(0-22578) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1656 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22577 {}}} SUCCS {{259 0 0 0-22579 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22579) {AREA_SCORE {} NAME COMP_LOOP-26:mult.x TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1657 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22578 {}} {128 0 0 0-22583 {}}} SUCCS {{258 0 0 0-22583 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22580) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1658 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22583 {}}} SUCCS {{258 0 0 0-22583 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22581) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y_ TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1659 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22583 {}}} SUCCS {{258 0 0 0-22583 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22582) {AREA_SCORE {} NAME COMP_LOOP-26:mult.p TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1660 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22583 {}}} SUCCS {{259 0 0 0-22583 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22583) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-26:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1661 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22582 {}} {258 0 0 0-22581 {}} {258 0 0 0-22580 {}} {258 0 0 0-22579 {}}} SUCCS {{128 0 0 0-22579 {}} {128 0 0 0-22580 {}} {128 0 0 0-22581 {}} {128 0 0 0-22582 {}} {259 0 0 0-22584 {}}} CYCLES {}}
set a(0-22584) {AREA_SCORE {} NAME COMP_LOOP-26:mult.return TYPE {C-CORE PORT} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1662 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22583 {}}} SUCCS {{259 0 3.750 0-22585 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#51 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1663 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22585 {}} {259 0 3.750 0-22584 {}} {258 0 0 0-22572 {}} {256 0 0 0-22566 {}} {258 0 3.750 0-22565 {}} {256 0 0 0-22557 {}}} SUCCS {{774 0 3.750 0-22557 {}} {774 0 3.750 0-22566 {}} {774 0 0 0-22572 {}} {774 0 0 0-22585 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22586) {AREA_SCORE {} NAME VEC_LOOP:j:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1664 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22591 {}}} SUCCS {{259 0 0 0-22587 {}} {130 0 0 0-22590 {}} {256 0 0 0-22591 {}}} CYCLES {}}
set a(0-22587) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1665 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22586 {}}} SUCCS {{259 0 0 0-22588 {}} {130 0 0 0-22590 {}}} CYCLES {}}
set a(0-22588) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-26:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1666 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22587 {}}} SUCCS {{259 0 0 0-22589 {}} {130 0 0 0-22590 {}} {258 0 0 0-22591 {}}} CYCLES {}}
set a(0-22589) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1667 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22588 {}}} SUCCS {{259 0 0 0-22590 {}}} CYCLES {}}
set a(0-22590) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20963 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1668 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22589 {}} {130 0 0 0-22588 {}} {130 0 0 0-22587 {}} {130 0 0 0-22586 {}} {130 0 0 0-22585 {}} {130 0 0 0-22584 {}} {130 0 0 0-22582 {}} {130 0 0 0-22581 {}} {130 0 0 0-22580 {}} {130 0 0 0-22579 {}} {130 0 0 0-22578 {}} {130 0 0 0-22576 {}} {130 0 0 0-22575 {}} {130 0 0 0-22574 {}} {130 0 0 0-22573 {}} {130 0 0 0-22572 {}} {130 0 0 0-22571 {}} {130 0 0 0-22569 {}} {130 0 0 0-22568 {}} {130 0 0 0-22567 {}} {130 0 0 0-22566 {}} {130 0 0 0-22565 {}} {130 0 0 0-22564 {}} {130 0 0 0-22563 {}} {130 0 0 0-22562 {}} {130 0 0 0-22561 {}} {130 0 0 0-22560 {}} {130 0 0 0-22559 {}} {130 0 0 0-22558 {}} {130 0 0 0-22557 {}} {130 0 0 0-22556 {}} {130 0 0 0-22555 {}} {130 0 0 0-22554 {}} {130 0 0 0-22553 {}} {130 0 0 0-22552 {}} {130 0 0 0-22551 {}}} SUCCS {{129 0 0 0-22591 {}}} CYCLES {}}
set a(0-22591) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#26.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20963 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22591 {}} {129 0 0 0-22590 {}} {258 0 0 0-22588 {}} {256 0 0 0-22586 {}} {256 0 0 0-22563 {}} {256 0 0 0-22551 {}}} SUCCS {{774 0 0 0-22551 {}} {774 0 0 0-22563 {}} {774 0 0 0-22586 {}} {772 0 0 0-22591 {}}} CYCLES {}}
set a(0-20963) {CHI {0-22551 0-22552 0-22553 0-22554 0-22555 0-22556 0-22557 0-22558 0-22559 0-22560 0-22561 0-22562 0-22563 0-22564 0-22565 0-22566 0-22567 0-22568 0-22569 0-22570 0-22571 0-22572 0-22573 0-22574 0-22575 0-22576 0-22577 0-22578 0-22579 0-22580 0-22581 0-22582 0-22583 0-22584 0-22585 0-22586 0-22587 0-22588 0-22589 0-22590 0-22591} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-26:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1669 LOC {28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-22550 {}} {258 0 0 0-22549 {}} {258 0 0 0-22548 {}} {130 0 0 0-22547 {}} {130 0 0 0-22546 {}} {130 0 0 0-22545 {}} {130 0 0 0-22544 {}} {64 0 0 0-22543 {}} {64 0 0 0-20962 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22550 {}} {131 0 0 0-22592 {}} {130 0 0 0-22593 {}} {130 0 0 0-22594 {}} {130 0 0 0-22595 {}} {130 0 0 0-22596 {}} {130 0 0 0-22597 {}} {130 0 0 0-22598 {}} {130 0 0 0-22599 {}} {130 0 0 0-22600 {}} {130 0 0 0-22601 {}} {64 0 0 0-20964 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22592) {AREA_SCORE {} NAME COMP_LOOP-27:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1670 LOC {28 1.0 29 0.8650000499999999 29 0.8650000499999999 29 0.8650000499999999} PREDS {{131 0 0 0-20963 {}}} SUCCS {{259 0 0 0-22593 {}} {130 0 0 0-22601 {}}} CYCLES {}}
set a(0-22593) {AREA_SCORE {} NAME COMP_LOOP-27:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1671 LOC {28 1.0 29 0.8650000499999999 29 0.8650000499999999 29 0.8650000499999999} PREDS {{259 0 0 0-22592 {}} {130 0 0 0-20963 {}}} SUCCS {{259 0 0 0-22594 {}} {130 0 0 0-22601 {}}} CYCLES {}}
set a(0-22594) {AREA_SCORE {} NAME COMP_LOOP-27:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1672 LOC {28 1.0 29 0.8650000499999999 29 0.8650000499999999 29 0.8650000499999999} PREDS {{259 0 0 0-22593 {}} {130 0 0 0-20963 {}}} SUCCS {{258 0 0 0-22598 {}} {130 0 0 0-22601 {}}} CYCLES {}}
set a(0-22595) {AREA_SCORE {} NAME COMP_LOOP:k:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1673 LOC {28 1.0 29 0.0 29 0.0 29 0.0 29 0.8650000499999999} PREDS {{130 0 0 0-20963 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22596 {}} {130 0 0 0-22601 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22596) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#104 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1674 LOC {28 1.0 29 0.0 29 0.0 29 0.8650000499999999} PREDS {{259 0 0 0-22595 {}} {130 0 0 0-20963 {}}} SUCCS {{259 0 0 0-22597 {}} {130 0 0 0-22601 {}}} CYCLES {}}
set a(0-22597) {AREA_SCORE {} NAME COMP_LOOP:conc#78 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1675 LOC {28 1.0 29 0.8650000499999999 29 0.8650000499999999 29 0.8650000499999999} PREDS {{259 0 0 0-22596 {}} {130 0 0 0-20963 {}}} SUCCS {{259 0 0 0-22598 {}} {130 0 0 0-22601 {}}} CYCLES {}}
set a(0-22598) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-27:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1676 LOC {29 0.0 29 0.8650000499999999 29 0.8650000499999999 29 0.9999999249999999 29 0.9999999249999999} PREDS {{259 0 0 0-22597 {}} {258 0 0 0-22594 {}} {130 0 0 0-20963 {}}} SUCCS {{259 0 0 0-22599 {}} {130 0 0 0-22601 {}}} CYCLES {}}
set a(0-22599) {AREA_SCORE {} NAME COMP_LOOP-27:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1677 LOC {29 0.13499995 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-22598 {}} {130 0 0 0-20963 {}}} SUCCS {{259 0 0 0-22600 {}} {130 0 0 0-22601 {}}} CYCLES {}}
set a(0-22600) {AREA_SCORE {} NAME COMP_LOOP-27:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1678 LOC {29 0.13499995 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-22599 {}} {130 0 0 0-20963 {}}} SUCCS {{259 0 0 0-22601 {}}} CYCLES {}}
set a(0-22601) {AREA_SCORE {} NAME COMP_LOOP-27:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1679 LOC {29 0.13499995 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-22600 {}} {130 0 0 0-22599 {}} {130 0 0 0-22598 {}} {130 0 0 0-22597 {}} {130 0 0 0-22596 {}} {130 0 0 0-22595 {}} {130 0 0 0-22594 {}} {130 0 0 0-22593 {}} {130 0 0 0-22592 {}} {130 0 0 0-20963 {}}} SUCCS {{128 0 0 0-22610 {}} {64 0 0 0-20964 {}}} CYCLES {}}
set a(0-22602) {AREA_SCORE {} NAME COMP_LOOP:k:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1680 LOC {0 1.0 26 0.0 26 0.0 26 0.0 28 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22603 {}} {130 0 0 0-20964 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22603) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#105 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1681 LOC {0 1.0 26 0.0 26 0.0 28 0.08854614999999999} PREDS {{259 0 0 0-22602 {}}} SUCCS {{259 0 0 0-22604 {}} {130 0 0 0-20964 {}}} CYCLES {}}
set a(0-22604) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#26 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1682 LOC {0 1.0 26 0.08854614999999999 26 0.08854614999999999 28 0.08854614999999999} PREDS {{259 0 0 0-22603 {}}} SUCCS {{259 0 0 0-22605 {}} {130 0 0 0-20964 {}}} CYCLES {}}
set a(0-22605) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-27:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1683 LOC {1 0.18687499999999999 26 0.08854614999999999 26 0.08854614999999999 26 0.5624999104999999 28 0.5624999104999999} PREDS {{259 0 0 0-22604 {}} {258 0 0 0-21110 {}}} SUCCS {{259 0 0 0-22606 {}} {258 0 0 0-22608 {}} {130 0 0 0-20964 {}}} CYCLES {}}
set a(0-22606) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#75 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1684 LOC {1 0.66082885 26 0.5625 26 0.5625 28 0.5625} PREDS {{259 0 0 0-22605 {}}} SUCCS {{259 0 3.000 0-22607 {}} {130 0 0 0-20964 {}}} CYCLES {}}
set a(0-22607) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1685 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.000 0-22606 {}}} SUCCS {{258 0 0 0-20964 {}}} CYCLES {}}
set a(0-22608) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#13 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1686 LOC {1 0.66082885 26 0.5625 26 0.5625 28 0.5625} PREDS {{258 0 0 0-22605 {}}} SUCCS {{259 0 3.000 0-22609 {}} {130 0 0 0-20964 {}}} CYCLES {}}
set a(0-22609) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1687 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.000 0-22608 {}}} SUCCS {{258 0 0 0-20964 {}}} CYCLES {}}
set a(0-22610) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1688 LOC {29 0.0 29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{128 0 0 0-22601 {}} {772 0 0 0-20964 {}}} SUCCS {{259 0 0 0-20964 {}}} CYCLES {}}
set a(0-22611) {AREA_SCORE {} NAME VEC_LOOP:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1689 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{774 0 0 0-22657 {}}} SUCCS {{259 0 0 0-22612 {}} {130 0 0 0-22656 {}} {256 0 0 0-22657 {}}} CYCLES {}}
set a(0-22612) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#27)(11-1) TYPE READSLICE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1690 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-22611 {}}} SUCCS {{258 0 0 0-22616 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22613) {AREA_SCORE {} NAME COMP_LOOP:k:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1691 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-22614 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22614) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#106 TYPE READSLICE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1692 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-22613 {}}} SUCCS {{259 0 0 0-22615 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22615) {AREA_SCORE {} NAME VEC_LOOP:conc#52 TYPE CONCATENATE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1693 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 1 0.33749999999999997} PREDS {{259 0 0 0-22614 {}}} SUCCS {{259 0 0 0-22616 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22616) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.05 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1694 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-22615 {}} {258 0 0 0-22612 {}}} SUCCS {{258 0 0 0-22619 {}} {258 0 0 0-22637 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22617) {AREA_SCORE {} NAME VEC_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1695 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-22657 {}}} SUCCS {{259 0 0 0-22618 {}} {130 0 0 0-22656 {}} {256 0 0 0-22657 {}}} CYCLES {}}
set a(0-22618) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#27)(0)#1 TYPE READSLICE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1696 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-22617 {}}} SUCCS {{259 0 0 0-22619 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22619) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1697 LOC {1 0.13125 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-22618 {}} {258 0 0 0-22616 {}}} SUCCS {{259 0 3.750 0-22620 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22620) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#52 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1698 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22619 {}} {774 0 3.750 0-22651 {}} {774 0 3.750 0-22638 {}}} SUCCS {{258 0 0 0-22630 {}} {256 0 0 0-22638 {}} {258 0 0 0-22640 {}} {256 0 0 0-22651 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22621) {AREA_SCORE {} NAME COMP_LOOP:k:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1699 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22622 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22622) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#107 TYPE READSLICE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1700 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22621 {}}} SUCCS {{259 0 0 0-22623 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22623) {AREA_SCORE {} NAME VEC_LOOP:conc#53 TYPE CONCATENATE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1701 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22622 {}}} SUCCS {{258 0 0 0-22625 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22624) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1702 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22625 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22625) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#52 TYPE ACCU DELAY {1.07 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1703 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22624 {}} {258 0 0 0-22623 {}}} SUCCS {{258 0 0 0-22628 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22626) {AREA_SCORE {} NAME VEC_LOOP:j:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1704 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22657 {}}} SUCCS {{259 0 0 0-22627 {}} {130 0 0 0-22656 {}} {256 0 0 0-22657 {}}} CYCLES {}}
set a(0-22627) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1705 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22626 {}}} SUCCS {{259 0 0 0-22628 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22628) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1706 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22627 {}} {258 0 0 0-22625 {}}} SUCCS {{259 0 3.750 0-22629 {}} {258 0 3.750 0-22651 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22629) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#53 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1707 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22628 {}} {774 0 3.750 0-22651 {}} {774 0 3.750 0-22638 {}}} SUCCS {{259 0 0 0-22630 {}} {256 0 0 0-22638 {}} {258 0 0 0-22639 {}} {256 0 0 0-22651 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22630) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-27:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1708 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22629 {}} {258 0 0 0-22620 {}}} SUCCS {{259 0 0 0-22631 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22631) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.base TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1709 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22630 {}} {128 0 0 0-22633 {}}} SUCCS {{258 0 0 0-22633 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22632) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.m TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1710 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22633 {}}} SUCCS {{259 0 0 0-22633 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22633) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1711 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22632 {}} {258 0 0 0-22631 {}}} SUCCS {{128 0 0 0-22631 {}} {128 0 0 0-22632 {}} {259 0 0 0-22634 {}}} CYCLES {}}
set a(0-22634) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.return TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1712 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22633 {}}} SUCCS {{258 0 3.750 0-22638 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22635) {AREA_SCORE {} NAME VEC_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1713 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-22657 {}}} SUCCS {{259 0 0 0-22636 {}} {130 0 0 0-22656 {}} {256 0 0 0-22657 {}}} CYCLES {}}
set a(0-22636) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#27)(0) TYPE READSLICE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1714 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-22635 {}}} SUCCS {{259 0 0 0-22637 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22637) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1715 LOC {1 0.13125 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22636 {}} {258 0 0 0-22616 {}}} SUCCS {{259 0 3.750 0-22638 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22638) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#52 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1716 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22638 {}} {259 0 3.750 0-22637 {}} {258 0 3.750 0-22634 {}} {256 0 0 0-22629 {}} {256 0 0 0-22620 {}} {774 0 0 0-22651 {}}} SUCCS {{774 0 3.750 0-22620 {}} {774 0 3.750 0-22629 {}} {774 0 0 0-22638 {}} {258 0 0 0-22651 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22639) {AREA_SCORE {} NAME COMP_LOOP-27:factor2:not TYPE NOT PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1717 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22629 {}}} SUCCS {{259 0 0 0-22640 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22640) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-27:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1718 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22639 {}} {258 0 0 0-22620 {}}} SUCCS {{259 0 0 0-22641 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22641) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1719 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22640 {}} {128 0 0 0-22643 {}}} SUCCS {{258 0 0 0-22643 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22642) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1720 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22643 {}}} SUCCS {{259 0 0 0-22643 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22643) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1721 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22642 {}} {258 0 0 0-22641 {}}} SUCCS {{128 0 0 0-22641 {}} {128 0 0 0-22642 {}} {259 0 0 0-22644 {}}} CYCLES {}}
set a(0-22644) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1722 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22643 {}}} SUCCS {{259 0 0 0-22645 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22645) {AREA_SCORE {} NAME COMP_LOOP-27:mult.x TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1723 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22644 {}} {128 0 0 0-22649 {}}} SUCCS {{258 0 0 0-22649 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22646) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1724 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22649 {}}} SUCCS {{258 0 0 0-22649 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22647) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y_ TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1725 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22649 {}}} SUCCS {{258 0 0 0-22649 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22648) {AREA_SCORE {} NAME COMP_LOOP-27:mult.p TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1726 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22649 {}}} SUCCS {{259 0 0 0-22649 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22649) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-27:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1727 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22648 {}} {258 0 0 0-22647 {}} {258 0 0 0-22646 {}} {258 0 0 0-22645 {}}} SUCCS {{128 0 0 0-22645 {}} {128 0 0 0-22646 {}} {128 0 0 0-22647 {}} {128 0 0 0-22648 {}} {259 0 0 0-22650 {}}} CYCLES {}}
set a(0-22650) {AREA_SCORE {} NAME COMP_LOOP-27:mult.return TYPE {C-CORE PORT} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1728 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22649 {}}} SUCCS {{259 0 3.750 0-22651 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22651) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#53 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1729 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22651 {}} {259 0 3.750 0-22650 {}} {258 0 0 0-22638 {}} {256 0 0 0-22629 {}} {258 0 3.750 0-22628 {}} {256 0 0 0-22620 {}}} SUCCS {{774 0 3.750 0-22620 {}} {774 0 3.750 0-22629 {}} {774 0 0 0-22638 {}} {774 0 0 0-22651 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22652) {AREA_SCORE {} NAME VEC_LOOP:j:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1730 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22657 {}}} SUCCS {{259 0 0 0-22653 {}} {130 0 0 0-22656 {}} {256 0 0 0-22657 {}}} CYCLES {}}
set a(0-22653) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1731 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22652 {}}} SUCCS {{259 0 0 0-22654 {}} {130 0 0 0-22656 {}}} CYCLES {}}
set a(0-22654) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-27:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1732 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22653 {}}} SUCCS {{259 0 0 0-22655 {}} {130 0 0 0-22656 {}} {258 0 0 0-22657 {}}} CYCLES {}}
set a(0-22655) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1733 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22654 {}}} SUCCS {{259 0 0 0-22656 {}}} CYCLES {}}
set a(0-22656) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20964 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1734 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22655 {}} {130 0 0 0-22654 {}} {130 0 0 0-22653 {}} {130 0 0 0-22652 {}} {130 0 0 0-22651 {}} {130 0 0 0-22650 {}} {130 0 0 0-22648 {}} {130 0 0 0-22647 {}} {130 0 0 0-22646 {}} {130 0 0 0-22645 {}} {130 0 0 0-22644 {}} {130 0 0 0-22642 {}} {130 0 0 0-22641 {}} {130 0 0 0-22640 {}} {130 0 0 0-22639 {}} {130 0 0 0-22638 {}} {130 0 0 0-22637 {}} {130 0 0 0-22636 {}} {130 0 0 0-22635 {}} {130 0 0 0-22634 {}} {130 0 0 0-22632 {}} {130 0 0 0-22631 {}} {130 0 0 0-22630 {}} {130 0 0 0-22629 {}} {130 0 0 0-22628 {}} {130 0 0 0-22627 {}} {130 0 0 0-22626 {}} {130 0 0 0-22625 {}} {130 0 0 0-22624 {}} {130 0 0 0-22623 {}} {130 0 0 0-22622 {}} {130 0 0 0-22621 {}} {130 0 0 0-22620 {}} {130 0 0 0-22619 {}} {130 0 0 0-22618 {}} {130 0 0 0-22617 {}} {130 0 0 0-22616 {}} {130 0 0 0-22615 {}} {130 0 0 0-22614 {}} {130 0 0 0-22613 {}} {130 0 0 0-22612 {}} {130 0 0 0-22611 {}}} SUCCS {{129 0 0 0-22657 {}}} CYCLES {}}
set a(0-22657) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#27.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20964 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22657 {}} {129 0 0 0-22656 {}} {258 0 0 0-22654 {}} {256 0 0 0-22652 {}} {256 0 0 0-22635 {}} {256 0 0 0-22626 {}} {256 0 0 0-22617 {}} {256 0 0 0-22611 {}}} SUCCS {{774 0 0 0-22611 {}} {774 0 0 0-22617 {}} {774 0 0 0-22626 {}} {774 0 0 0-22635 {}} {774 0 0 0-22652 {}} {772 0 0 0-22657 {}}} CYCLES {}}
set a(0-20964) {CHI {0-22611 0-22612 0-22613 0-22614 0-22615 0-22616 0-22617 0-22618 0-22619 0-22620 0-22621 0-22622 0-22623 0-22624 0-22625 0-22626 0-22627 0-22628 0-22629 0-22630 0-22631 0-22632 0-22633 0-22634 0-22635 0-22636 0-22637 0-22638 0-22639 0-22640 0-22641 0-22642 0-22643 0-22644 0-22645 0-22646 0-22647 0-22648 0-22649 0-22650 0-22651 0-22652 0-22653 0-22654 0-22655 0-22656 0-22657} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-27:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1735 LOC {29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-22610 {}} {258 0 0 0-22609 {}} {130 0 0 0-22608 {}} {258 0 0 0-22607 {}} {130 0 0 0-22606 {}} {130 0 0 0-22605 {}} {130 0 0 0-22604 {}} {130 0 0 0-22603 {}} {130 0 0 0-22602 {}} {64 0 0 0-22601 {}} {64 0 0 0-20963 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22610 {}} {131 0 0 0-22658 {}} {130 0 0 0-22659 {}} {130 0 0 0-22660 {}} {130 0 0 0-22661 {}} {130 0 0 0-22662 {}} {130 0 0 0-22663 {}} {130 0 0 0-22664 {}} {130 0 0 0-22665 {}} {130 0 0 0-22666 {}} {130 0 0 0-22667 {}} {64 0 0 0-20965 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22658) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3)#3 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1736 LOC {29 1.0 30 0.8687499999999999 30 0.8687499999999999 30 0.8687499999999999} PREDS {{131 0 0 0-20964 {}}} SUCCS {{259 0 0 0-22659 {}} {130 0 0 0-22667 {}}} CYCLES {}}
set a(0-22659) {AREA_SCORE {} NAME COMP_LOOP-28:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1737 LOC {29 1.0 30 0.8687499999999999 30 0.8687499999999999 30 0.8687499999999999} PREDS {{259 0 0 0-22658 {}} {130 0 0 0-20964 {}}} SUCCS {{259 0 0 0-22660 {}} {130 0 0 0-22667 {}}} CYCLES {}}
set a(0-22660) {AREA_SCORE {} NAME COMP_LOOP-28:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1738 LOC {29 1.0 30 0.8687499999999999 30 0.8687499999999999 30 0.8687499999999999} PREDS {{259 0 0 0-22659 {}} {130 0 0 0-20964 {}}} SUCCS {{258 0 0 0-22664 {}} {130 0 0 0-22667 {}}} CYCLES {}}
set a(0-22661) {AREA_SCORE {} NAME COMP_LOOP:k:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1739 LOC {29 1.0 30 0.0 30 0.0 30 0.0 30 0.8687499999999999} PREDS {{130 0 0 0-20964 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22662 {}} {130 0 0 0-22667 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22662) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#108 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1740 LOC {29 1.0 30 0.0 30 0.0 30 0.8687499999999999} PREDS {{259 0 0 0-22661 {}} {130 0 0 0-20964 {}}} SUCCS {{259 0 0 0-22663 {}} {130 0 0 0-22667 {}}} CYCLES {}}
set a(0-22663) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1741 LOC {29 1.0 30 0.8687499999999999 30 0.8687499999999999 30 0.8687499999999999} PREDS {{259 0 0 0-22662 {}} {130 0 0 0-20964 {}}} SUCCS {{259 0 0 0-22664 {}} {130 0 0 0-22667 {}}} CYCLES {}}
set a(0-22664) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.05 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1742 LOC {30 0.0 30 0.8687499999999999 30 0.8687499999999999 30 0.9999998749999999 30 0.9999998749999999} PREDS {{259 0 0 0-22663 {}} {258 0 0 0-22660 {}} {130 0 0 0-20964 {}}} SUCCS {{259 0 0 0-22665 {}} {130 0 0 0-22667 {}}} CYCLES {}}
set a(0-22665) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#7)(10) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1743 LOC {30 0.13125 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-22664 {}} {130 0 0 0-20964 {}}} SUCCS {{259 0 0 0-22666 {}} {130 0 0 0-22667 {}}} CYCLES {}}
set a(0-22666) {AREA_SCORE {} NAME COMP_LOOP-28:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1744 LOC {30 0.13125 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-22665 {}} {130 0 0 0-20964 {}}} SUCCS {{259 0 0 0-22667 {}}} CYCLES {}}
set a(0-22667) {AREA_SCORE {} NAME COMP_LOOP-28:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1745 LOC {30 0.13125 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-22666 {}} {130 0 0 0-22665 {}} {130 0 0 0-22664 {}} {130 0 0 0-22663 {}} {130 0 0 0-22662 {}} {130 0 0 0-22661 {}} {130 0 0 0-22660 {}} {130 0 0 0-22659 {}} {130 0 0 0-22658 {}} {130 0 0 0-20964 {}}} SUCCS {{128 0 0 0-22674 {}} {64 0 0 0-20965 {}}} CYCLES {}}
set a(0-22668) {AREA_SCORE {} NAME COMP_LOOP:k:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1746 LOC {0 1.0 27 0.0 27 0.0 27 0.0 29 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22669 {}} {130 0 0 0-20965 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22669) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#109 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1747 LOC {0 1.0 27 0.0 27 0.0 29 0.08854614999999999} PREDS {{259 0 0 0-22668 {}}} SUCCS {{259 0 0 0-22670 {}} {130 0 0 0-20965 {}}} CYCLES {}}
set a(0-22670) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#27 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1748 LOC {0 1.0 27 0.08854614999999999 27 0.08854614999999999 29 0.08854614999999999} PREDS {{259 0 0 0-22669 {}}} SUCCS {{259 0 0 0-22671 {}} {130 0 0 0-20965 {}}} CYCLES {}}
set a(0-22671) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-28:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1749 LOC {1 0.18687499999999999 27 0.08854614999999999 27 0.08854614999999999 27 0.5624999104999999 29 0.5624999104999999} PREDS {{259 0 0 0-22670 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-22672 {}} {258 0 3.000 0-22673 {}} {130 0 0 0-20965 {}}} CYCLES {}}
set a(0-22672) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1750 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 30 0.2999998749999999} PREDS {{259 0 3.000 0-22671 {}}} SUCCS {{258 0 0 0-20965 {}}} CYCLES {}}
set a(0-22673) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1751 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 30 0.2999998749999999} PREDS {{258 0 3.000 0-22671 {}}} SUCCS {{258 0 0 0-20965 {}}} CYCLES {}}
set a(0-22674) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1752 LOC {30 0.0 30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{128 0 0 0-22667 {}} {772 0 0 0-20965 {}}} SUCCS {{259 0 0 0-20965 {}}} CYCLES {}}
set a(0-22675) {AREA_SCORE {} NAME VEC_LOOP:j:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1753 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22715 {}}} SUCCS {{259 0 0 0-22676 {}} {130 0 0 0-22714 {}} {256 0 0 0-22715 {}}} CYCLES {}}
set a(0-22676) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1754 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22675 {}}} SUCCS {{258 0 0 0-22680 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22677) {AREA_SCORE {} NAME COMP_LOOP:k:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1755 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-22678 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22678) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#110 TYPE READSLICE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1756 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22677 {}}} SUCCS {{259 0 0 0-22679 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22679) {AREA_SCORE {} NAME VEC_LOOP:conc#54 TYPE CONCATENATE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1757 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-22678 {}}} SUCCS {{259 0 0 0-22680 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22680) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1758 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22679 {}} {258 0 0 0-22676 {}}} SUCCS {{259 0 3.750 0-22681 {}} {258 0 3.750 0-22696 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22681) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#54 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1759 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22680 {}} {774 0 3.750 0-22709 {}} {774 0 3.750 0-22696 {}}} SUCCS {{258 0 0 0-22691 {}} {256 0 0 0-22696 {}} {258 0 0 0-22698 {}} {256 0 0 0-22709 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22682) {AREA_SCORE {} NAME COMP_LOOP:k:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1760 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22683 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22683) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#111 TYPE READSLICE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1761 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22682 {}}} SUCCS {{259 0 0 0-22684 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22684) {AREA_SCORE {} NAME VEC_LOOP:conc#55 TYPE CONCATENATE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1762 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22683 {}}} SUCCS {{258 0 0 0-22686 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22685) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1763 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22686 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22686) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#53 TYPE ACCU DELAY {1.07 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1764 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22685 {}} {258 0 0 0-22684 {}}} SUCCS {{258 0 0 0-22689 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22687) {AREA_SCORE {} NAME VEC_LOOP:j:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1765 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22715 {}}} SUCCS {{259 0 0 0-22688 {}} {130 0 0 0-22714 {}} {256 0 0 0-22715 {}}} CYCLES {}}
set a(0-22688) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1766 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22687 {}}} SUCCS {{259 0 0 0-22689 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22689) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1767 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22688 {}} {258 0 0 0-22686 {}}} SUCCS {{259 0 3.750 0-22690 {}} {258 0 3.750 0-22709 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22690) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#55 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1768 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22689 {}} {774 0 3.750 0-22709 {}} {774 0 3.750 0-22696 {}}} SUCCS {{259 0 0 0-22691 {}} {256 0 0 0-22696 {}} {258 0 0 0-22697 {}} {256 0 0 0-22709 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22691) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-28:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1769 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22690 {}} {258 0 0 0-22681 {}}} SUCCS {{259 0 0 0-22692 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22692) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.base TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1770 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22691 {}} {128 0 0 0-22694 {}}} SUCCS {{258 0 0 0-22694 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22693) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.m TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1771 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22694 {}}} SUCCS {{259 0 0 0-22694 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22694) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1772 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22693 {}} {258 0 0 0-22692 {}}} SUCCS {{128 0 0 0-22692 {}} {128 0 0 0-22693 {}} {259 0 0 0-22695 {}}} CYCLES {}}
set a(0-22695) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.return TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1773 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22694 {}}} SUCCS {{259 0 3.750 0-22696 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22696) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#54 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1774 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22696 {}} {259 0 3.750 0-22695 {}} {256 0 0 0-22690 {}} {256 0 0 0-22681 {}} {258 0 3.750 0-22680 {}} {774 0 0 0-22709 {}}} SUCCS {{774 0 3.750 0-22681 {}} {774 0 3.750 0-22690 {}} {774 0 0 0-22696 {}} {258 0 0 0-22709 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22697) {AREA_SCORE {} NAME COMP_LOOP-28:factor2:not TYPE NOT PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1775 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22690 {}}} SUCCS {{259 0 0 0-22698 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22698) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-28:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1776 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22697 {}} {258 0 0 0-22681 {}}} SUCCS {{259 0 0 0-22699 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22699) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1777 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22698 {}} {128 0 0 0-22701 {}}} SUCCS {{258 0 0 0-22701 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22700) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1778 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22701 {}}} SUCCS {{259 0 0 0-22701 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22701) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1779 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22700 {}} {258 0 0 0-22699 {}}} SUCCS {{128 0 0 0-22699 {}} {128 0 0 0-22700 {}} {259 0 0 0-22702 {}}} CYCLES {}}
set a(0-22702) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1780 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22701 {}}} SUCCS {{259 0 0 0-22703 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22703) {AREA_SCORE {} NAME COMP_LOOP-28:mult.x TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1781 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22702 {}} {128 0 0 0-22707 {}}} SUCCS {{258 0 0 0-22707 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22704) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1782 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22707 {}}} SUCCS {{258 0 0 0-22707 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22705) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y_ TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1783 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22707 {}}} SUCCS {{258 0 0 0-22707 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22706) {AREA_SCORE {} NAME COMP_LOOP-28:mult.p TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1784 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22707 {}}} SUCCS {{259 0 0 0-22707 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22707) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-28:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1785 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22706 {}} {258 0 0 0-22705 {}} {258 0 0 0-22704 {}} {258 0 0 0-22703 {}}} SUCCS {{128 0 0 0-22703 {}} {128 0 0 0-22704 {}} {128 0 0 0-22705 {}} {128 0 0 0-22706 {}} {259 0 0 0-22708 {}}} CYCLES {}}
set a(0-22708) {AREA_SCORE {} NAME COMP_LOOP-28:mult.return TYPE {C-CORE PORT} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1786 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22707 {}}} SUCCS {{259 0 3.750 0-22709 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22709) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#55 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1787 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22709 {}} {259 0 3.750 0-22708 {}} {258 0 0 0-22696 {}} {256 0 0 0-22690 {}} {258 0 3.750 0-22689 {}} {256 0 0 0-22681 {}}} SUCCS {{774 0 3.750 0-22681 {}} {774 0 3.750 0-22690 {}} {774 0 0 0-22696 {}} {774 0 0 0-22709 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22710) {AREA_SCORE {} NAME VEC_LOOP:j:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1788 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22715 {}}} SUCCS {{259 0 0 0-22711 {}} {130 0 0 0-22714 {}} {256 0 0 0-22715 {}}} CYCLES {}}
set a(0-22711) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1789 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22710 {}}} SUCCS {{259 0 0 0-22712 {}} {130 0 0 0-22714 {}}} CYCLES {}}
set a(0-22712) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-28:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1790 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22711 {}}} SUCCS {{259 0 0 0-22713 {}} {130 0 0 0-22714 {}} {258 0 0 0-22715 {}}} CYCLES {}}
set a(0-22713) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1791 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22712 {}}} SUCCS {{259 0 0 0-22714 {}}} CYCLES {}}
set a(0-22714) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20965 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1792 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22713 {}} {130 0 0 0-22712 {}} {130 0 0 0-22711 {}} {130 0 0 0-22710 {}} {130 0 0 0-22709 {}} {130 0 0 0-22708 {}} {130 0 0 0-22706 {}} {130 0 0 0-22705 {}} {130 0 0 0-22704 {}} {130 0 0 0-22703 {}} {130 0 0 0-22702 {}} {130 0 0 0-22700 {}} {130 0 0 0-22699 {}} {130 0 0 0-22698 {}} {130 0 0 0-22697 {}} {130 0 0 0-22696 {}} {130 0 0 0-22695 {}} {130 0 0 0-22693 {}} {130 0 0 0-22692 {}} {130 0 0 0-22691 {}} {130 0 0 0-22690 {}} {130 0 0 0-22689 {}} {130 0 0 0-22688 {}} {130 0 0 0-22687 {}} {130 0 0 0-22686 {}} {130 0 0 0-22685 {}} {130 0 0 0-22684 {}} {130 0 0 0-22683 {}} {130 0 0 0-22682 {}} {130 0 0 0-22681 {}} {130 0 0 0-22680 {}} {130 0 0 0-22679 {}} {130 0 0 0-22678 {}} {130 0 0 0-22677 {}} {130 0 0 0-22676 {}} {130 0 0 0-22675 {}}} SUCCS {{129 0 0 0-22715 {}}} CYCLES {}}
set a(0-22715) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#28.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20965 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22715 {}} {129 0 0 0-22714 {}} {258 0 0 0-22712 {}} {256 0 0 0-22710 {}} {256 0 0 0-22687 {}} {256 0 0 0-22675 {}}} SUCCS {{774 0 0 0-22675 {}} {774 0 0 0-22687 {}} {774 0 0 0-22710 {}} {772 0 0 0-22715 {}}} CYCLES {}}
set a(0-20965) {CHI {0-22675 0-22676 0-22677 0-22678 0-22679 0-22680 0-22681 0-22682 0-22683 0-22684 0-22685 0-22686 0-22687 0-22688 0-22689 0-22690 0-22691 0-22692 0-22693 0-22694 0-22695 0-22696 0-22697 0-22698 0-22699 0-22700 0-22701 0-22702 0-22703 0-22704 0-22705 0-22706 0-22707 0-22708 0-22709 0-22710 0-22711 0-22712 0-22713 0-22714 0-22715} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-28:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1793 LOC {30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-22674 {}} {258 0 0 0-22673 {}} {258 0 0 0-22672 {}} {130 0 0 0-22671 {}} {130 0 0 0-22670 {}} {130 0 0 0-22669 {}} {130 0 0 0-22668 {}} {64 0 0 0-22667 {}} {64 0 0 0-20964 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22674 {}} {131 0 0 0-22716 {}} {130 0 0 0-22717 {}} {130 0 0 0-22718 {}} {130 0 0 0-22719 {}} {130 0 0 0-22720 {}} {130 0 0 0-22721 {}} {130 0 0 0-22722 {}} {130 0 0 0-22723 {}} {130 0 0 0-22724 {}} {130 0 0 0-22725 {}} {64 0 0 0-20966 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22716) {AREA_SCORE {} NAME COMP_LOOP-29:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1794 LOC {30 1.0 31 0.8650000499999999 31 0.8650000499999999 31 0.8650000499999999} PREDS {{131 0 0 0-20965 {}}} SUCCS {{259 0 0 0-22717 {}} {130 0 0 0-22725 {}}} CYCLES {}}
set a(0-22717) {AREA_SCORE {} NAME COMP_LOOP-29:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1795 LOC {30 1.0 31 0.8650000499999999 31 0.8650000499999999 31 0.8650000499999999} PREDS {{259 0 0 0-22716 {}} {130 0 0 0-20965 {}}} SUCCS {{259 0 0 0-22718 {}} {130 0 0 0-22725 {}}} CYCLES {}}
set a(0-22718) {AREA_SCORE {} NAME COMP_LOOP-29:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1796 LOC {30 1.0 31 0.8650000499999999 31 0.8650000499999999 31 0.8650000499999999} PREDS {{259 0 0 0-22717 {}} {130 0 0 0-20965 {}}} SUCCS {{258 0 0 0-22722 {}} {130 0 0 0-22725 {}}} CYCLES {}}
set a(0-22719) {AREA_SCORE {} NAME COMP_LOOP:k:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1797 LOC {30 1.0 31 0.0 31 0.0 31 0.0 31 0.8650000499999999} PREDS {{130 0 0 0-20965 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22720 {}} {130 0 0 0-22725 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22720) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#112 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1798 LOC {30 1.0 31 0.0 31 0.0 31 0.8650000499999999} PREDS {{259 0 0 0-22719 {}} {130 0 0 0-20965 {}}} SUCCS {{259 0 0 0-22721 {}} {130 0 0 0-22725 {}}} CYCLES {}}
set a(0-22721) {AREA_SCORE {} NAME COMP_LOOP:conc#84 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1799 LOC {30 1.0 31 0.8650000499999999 31 0.8650000499999999 31 0.8650000499999999} PREDS {{259 0 0 0-22720 {}} {130 0 0 0-20965 {}}} SUCCS {{259 0 0 0-22722 {}} {130 0 0 0-22725 {}}} CYCLES {}}
set a(0-22722) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-29:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1800 LOC {31 0.0 31 0.8650000499999999 31 0.8650000499999999 31 0.9999999249999999 31 0.9999999249999999} PREDS {{259 0 0 0-22721 {}} {258 0 0 0-22718 {}} {130 0 0 0-20965 {}}} SUCCS {{259 0 0 0-22723 {}} {130 0 0 0-22725 {}}} CYCLES {}}
set a(0-22723) {AREA_SCORE {} NAME COMP_LOOP-29:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1801 LOC {31 0.13499995 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-22722 {}} {130 0 0 0-20965 {}}} SUCCS {{259 0 0 0-22724 {}} {130 0 0 0-22725 {}}} CYCLES {}}
set a(0-22724) {AREA_SCORE {} NAME COMP_LOOP-29:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1802 LOC {31 0.13499995 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-22723 {}} {130 0 0 0-20965 {}}} SUCCS {{259 0 0 0-22725 {}}} CYCLES {}}
set a(0-22725) {AREA_SCORE {} NAME COMP_LOOP-29:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1803 LOC {31 0.13499995 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-22724 {}} {130 0 0 0-22723 {}} {130 0 0 0-22722 {}} {130 0 0 0-22721 {}} {130 0 0 0-22720 {}} {130 0 0 0-22719 {}} {130 0 0 0-22718 {}} {130 0 0 0-22717 {}} {130 0 0 0-22716 {}} {130 0 0 0-20965 {}}} SUCCS {{128 0 0 0-22734 {}} {64 0 0 0-20966 {}}} CYCLES {}}
set a(0-22726) {AREA_SCORE {} NAME COMP_LOOP:k:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1804 LOC {0 1.0 28 0.0 28 0.0 28 0.0 30 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22727 {}} {130 0 0 0-20966 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22727) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#113 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1805 LOC {0 1.0 28 0.0 28 0.0 30 0.08854614999999999} PREDS {{259 0 0 0-22726 {}}} SUCCS {{259 0 0 0-22728 {}} {130 0 0 0-20966 {}}} CYCLES {}}
set a(0-22728) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#28 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1806 LOC {0 1.0 28 0.08854614999999999 28 0.08854614999999999 30 0.08854614999999999} PREDS {{259 0 0 0-22727 {}}} SUCCS {{259 0 0 0-22729 {}} {130 0 0 0-20966 {}}} CYCLES {}}
set a(0-22729) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-29:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1807 LOC {1 0.18687499999999999 28 0.08854614999999999 28 0.08854614999999999 28 0.5624999104999999 30 0.5624999104999999} PREDS {{259 0 0 0-22728 {}} {258 0 0 0-21235 {}}} SUCCS {{259 0 0 0-22730 {}} {258 0 0 0-22732 {}} {130 0 0 0-20966 {}}} CYCLES {}}
set a(0-22730) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#76 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1808 LOC {1 0.66082885 28 0.5625 28 0.5625 30 0.5625} PREDS {{259 0 0 0-22729 {}}} SUCCS {{259 0 3.000 0-22731 {}} {130 0 0 0-20966 {}}} CYCLES {}}
set a(0-22731) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1809 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.000 0-22730 {}}} SUCCS {{258 0 0 0-20966 {}}} CYCLES {}}
set a(0-22732) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#14 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1810 LOC {1 0.66082885 28 0.5625 28 0.5625 30 0.5625} PREDS {{258 0 0 0-22729 {}}} SUCCS {{259 0 3.000 0-22733 {}} {130 0 0 0-20966 {}}} CYCLES {}}
set a(0-22733) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1811 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.000 0-22732 {}}} SUCCS {{258 0 0 0-20966 {}}} CYCLES {}}
set a(0-22734) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1812 LOC {31 0.0 31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{128 0 0 0-22725 {}} {772 0 0 0-20966 {}}} SUCCS {{259 0 0 0-20966 {}}} CYCLES {}}
set a(0-22735) {AREA_SCORE {} NAME VEC_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1813 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-22781 {}}} SUCCS {{259 0 0 0-22736 {}} {130 0 0 0-22780 {}} {256 0 0 0-22781 {}}} CYCLES {}}
set a(0-22736) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#29)(11-2) TYPE READSLICE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1814 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-22735 {}}} SUCCS {{258 0 0 0-22740 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22737) {AREA_SCORE {} NAME COMP_LOOP:k:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1815 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-22738 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22738) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#114 TYPE READSLICE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1816 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-22737 {}}} SUCCS {{259 0 0 0-22739 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22739) {AREA_SCORE {} NAME VEC_LOOP:conc#56 TYPE CONCATENATE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1817 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-22738 {}}} SUCCS {{259 0 0 0-22740 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22740) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 2 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.03 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1818 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-22739 {}} {258 0 0 0-22736 {}}} SUCCS {{258 0 0 0-22743 {}} {258 0 0 0-22761 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22741) {AREA_SCORE {} NAME VEC_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1819 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-22781 {}}} SUCCS {{259 0 0 0-22742 {}} {130 0 0 0-22780 {}} {256 0 0 0-22781 {}}} CYCLES {}}
set a(0-22742) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#29)(1-0)#1 TYPE READSLICE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1820 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-22741 {}}} SUCCS {{259 0 0 0-22743 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22743) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1821 LOC {1 0.129375 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-22742 {}} {258 0 0 0-22740 {}}} SUCCS {{259 0 3.750 0-22744 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22744) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#56 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1822 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22743 {}} {774 0 3.750 0-22775 {}} {774 0 3.750 0-22762 {}}} SUCCS {{258 0 0 0-22754 {}} {256 0 0 0-22762 {}} {258 0 0 0-22764 {}} {256 0 0 0-22775 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22745) {AREA_SCORE {} NAME COMP_LOOP:k:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1823 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22746 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22746) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#115 TYPE READSLICE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1824 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22745 {}}} SUCCS {{259 0 0 0-22747 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22747) {AREA_SCORE {} NAME VEC_LOOP:conc#57 TYPE CONCATENATE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1825 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22746 {}}} SUCCS {{258 0 0 0-22749 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22748) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1826 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22749 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22749) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#54 TYPE ACCU DELAY {1.07 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1827 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22748 {}} {258 0 0 0-22747 {}}} SUCCS {{258 0 0 0-22752 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22750) {AREA_SCORE {} NAME VEC_LOOP:j:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1828 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22781 {}}} SUCCS {{259 0 0 0-22751 {}} {130 0 0 0-22780 {}} {256 0 0 0-22781 {}}} CYCLES {}}
set a(0-22751) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1829 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22750 {}}} SUCCS {{259 0 0 0-22752 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22752) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1830 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22751 {}} {258 0 0 0-22749 {}}} SUCCS {{259 0 3.750 0-22753 {}} {258 0 3.750 0-22775 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22753) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#57 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1831 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22752 {}} {774 0 3.750 0-22775 {}} {774 0 3.750 0-22762 {}}} SUCCS {{259 0 0 0-22754 {}} {256 0 0 0-22762 {}} {258 0 0 0-22763 {}} {256 0 0 0-22775 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22754) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-29:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1832 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22753 {}} {258 0 0 0-22744 {}}} SUCCS {{259 0 0 0-22755 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22755) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.base TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1833 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22754 {}} {128 0 0 0-22757 {}}} SUCCS {{258 0 0 0-22757 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22756) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.m TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1834 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22757 {}}} SUCCS {{259 0 0 0-22757 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22757) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1835 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22756 {}} {258 0 0 0-22755 {}}} SUCCS {{128 0 0 0-22755 {}} {128 0 0 0-22756 {}} {259 0 0 0-22758 {}}} CYCLES {}}
set a(0-22758) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.return TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1836 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22757 {}}} SUCCS {{258 0 3.750 0-22762 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22759) {AREA_SCORE {} NAME VEC_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1837 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-22781 {}}} SUCCS {{259 0 0 0-22760 {}} {130 0 0 0-22780 {}} {256 0 0 0-22781 {}}} CYCLES {}}
set a(0-22760) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#29)(1-0) TYPE READSLICE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1838 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-22759 {}}} SUCCS {{259 0 0 0-22761 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22761) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1839 LOC {1 0.129375 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22760 {}} {258 0 0 0-22740 {}}} SUCCS {{259 0 3.750 0-22762 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22762) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#56 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1840 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22762 {}} {259 0 3.750 0-22761 {}} {258 0 3.750 0-22758 {}} {256 0 0 0-22753 {}} {256 0 0 0-22744 {}} {774 0 0 0-22775 {}}} SUCCS {{774 0 3.750 0-22744 {}} {774 0 3.750 0-22753 {}} {774 0 0 0-22762 {}} {258 0 0 0-22775 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22763) {AREA_SCORE {} NAME COMP_LOOP-29:factor2:not TYPE NOT PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1841 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22753 {}}} SUCCS {{259 0 0 0-22764 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22764) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-29:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1842 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22763 {}} {258 0 0 0-22744 {}}} SUCCS {{259 0 0 0-22765 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22765) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1843 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22764 {}} {128 0 0 0-22767 {}}} SUCCS {{258 0 0 0-22767 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22766) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1844 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22767 {}}} SUCCS {{259 0 0 0-22767 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22767) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1845 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22766 {}} {258 0 0 0-22765 {}}} SUCCS {{128 0 0 0-22765 {}} {128 0 0 0-22766 {}} {259 0 0 0-22768 {}}} CYCLES {}}
set a(0-22768) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1846 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22767 {}}} SUCCS {{259 0 0 0-22769 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22769) {AREA_SCORE {} NAME COMP_LOOP-29:mult.x TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1847 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22768 {}} {128 0 0 0-22773 {}}} SUCCS {{258 0 0 0-22773 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22770) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1848 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22773 {}}} SUCCS {{258 0 0 0-22773 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22771) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y_ TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1849 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22773 {}}} SUCCS {{258 0 0 0-22773 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22772) {AREA_SCORE {} NAME COMP_LOOP-29:mult.p TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1850 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22773 {}}} SUCCS {{259 0 0 0-22773 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22773) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-29:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1851 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22772 {}} {258 0 0 0-22771 {}} {258 0 0 0-22770 {}} {258 0 0 0-22769 {}}} SUCCS {{128 0 0 0-22769 {}} {128 0 0 0-22770 {}} {128 0 0 0-22771 {}} {128 0 0 0-22772 {}} {259 0 0 0-22774 {}}} CYCLES {}}
set a(0-22774) {AREA_SCORE {} NAME COMP_LOOP-29:mult.return TYPE {C-CORE PORT} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1852 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22773 {}}} SUCCS {{259 0 3.750 0-22775 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22775) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#57 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1853 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22775 {}} {259 0 3.750 0-22774 {}} {258 0 0 0-22762 {}} {256 0 0 0-22753 {}} {258 0 3.750 0-22752 {}} {256 0 0 0-22744 {}}} SUCCS {{774 0 3.750 0-22744 {}} {774 0 3.750 0-22753 {}} {774 0 0 0-22762 {}} {774 0 0 0-22775 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22776) {AREA_SCORE {} NAME VEC_LOOP:j:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1854 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22781 {}}} SUCCS {{259 0 0 0-22777 {}} {130 0 0 0-22780 {}} {256 0 0 0-22781 {}}} CYCLES {}}
set a(0-22777) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1855 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22776 {}}} SUCCS {{259 0 0 0-22778 {}} {130 0 0 0-22780 {}}} CYCLES {}}
set a(0-22778) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-29:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1856 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22777 {}}} SUCCS {{259 0 0 0-22779 {}} {130 0 0 0-22780 {}} {258 0 0 0-22781 {}}} CYCLES {}}
set a(0-22779) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1857 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22778 {}}} SUCCS {{259 0 0 0-22780 {}}} CYCLES {}}
set a(0-22780) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20966 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1858 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22779 {}} {130 0 0 0-22778 {}} {130 0 0 0-22777 {}} {130 0 0 0-22776 {}} {130 0 0 0-22775 {}} {130 0 0 0-22774 {}} {130 0 0 0-22772 {}} {130 0 0 0-22771 {}} {130 0 0 0-22770 {}} {130 0 0 0-22769 {}} {130 0 0 0-22768 {}} {130 0 0 0-22766 {}} {130 0 0 0-22765 {}} {130 0 0 0-22764 {}} {130 0 0 0-22763 {}} {130 0 0 0-22762 {}} {130 0 0 0-22761 {}} {130 0 0 0-22760 {}} {130 0 0 0-22759 {}} {130 0 0 0-22758 {}} {130 0 0 0-22756 {}} {130 0 0 0-22755 {}} {130 0 0 0-22754 {}} {130 0 0 0-22753 {}} {130 0 0 0-22752 {}} {130 0 0 0-22751 {}} {130 0 0 0-22750 {}} {130 0 0 0-22749 {}} {130 0 0 0-22748 {}} {130 0 0 0-22747 {}} {130 0 0 0-22746 {}} {130 0 0 0-22745 {}} {130 0 0 0-22744 {}} {130 0 0 0-22743 {}} {130 0 0 0-22742 {}} {130 0 0 0-22741 {}} {130 0 0 0-22740 {}} {130 0 0 0-22739 {}} {130 0 0 0-22738 {}} {130 0 0 0-22737 {}} {130 0 0 0-22736 {}} {130 0 0 0-22735 {}}} SUCCS {{129 0 0 0-22781 {}}} CYCLES {}}
set a(0-22781) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#29.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20966 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22781 {}} {129 0 0 0-22780 {}} {258 0 0 0-22778 {}} {256 0 0 0-22776 {}} {256 0 0 0-22759 {}} {256 0 0 0-22750 {}} {256 0 0 0-22741 {}} {256 0 0 0-22735 {}}} SUCCS {{774 0 0 0-22735 {}} {774 0 0 0-22741 {}} {774 0 0 0-22750 {}} {774 0 0 0-22759 {}} {774 0 0 0-22776 {}} {772 0 0 0-22781 {}}} CYCLES {}}
set a(0-20966) {CHI {0-22735 0-22736 0-22737 0-22738 0-22739 0-22740 0-22741 0-22742 0-22743 0-22744 0-22745 0-22746 0-22747 0-22748 0-22749 0-22750 0-22751 0-22752 0-22753 0-22754 0-22755 0-22756 0-22757 0-22758 0-22759 0-22760 0-22761 0-22762 0-22763 0-22764 0-22765 0-22766 0-22767 0-22768 0-22769 0-22770 0-22771 0-22772 0-22773 0-22774 0-22775 0-22776 0-22777 0-22778 0-22779 0-22780 0-22781} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-29:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1859 LOC {31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-22734 {}} {258 0 0 0-22733 {}} {130 0 0 0-22732 {}} {258 0 0 0-22731 {}} {130 0 0 0-22730 {}} {130 0 0 0-22729 {}} {130 0 0 0-22728 {}} {130 0 0 0-22727 {}} {130 0 0 0-22726 {}} {64 0 0 0-22725 {}} {64 0 0 0-20965 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22734 {}} {131 0 0 0-22782 {}} {130 0 0 0-22783 {}} {130 0 0 0-22784 {}} {130 0 0 0-22785 {}} {130 0 0 0-22786 {}} {130 0 0 0-22787 {}} {130 0 0 0-22788 {}} {130 0 0 0-22789 {}} {130 0 0 0-22790 {}} {130 0 0 0-22791 {}} {64 0 0 0-20967 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22782) {AREA_SCORE {} NAME COMP_LOOP-30:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1860 LOC {31 1.0 32 0.8650000499999999 32 0.8650000499999999 32 0.8650000499999999} PREDS {{131 0 0 0-20966 {}}} SUCCS {{259 0 0 0-22783 {}} {130 0 0 0-22791 {}}} CYCLES {}}
set a(0-22783) {AREA_SCORE {} NAME COMP_LOOP-30:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1861 LOC {31 1.0 32 0.8650000499999999 32 0.8650000499999999 32 0.8650000499999999} PREDS {{259 0 0 0-22782 {}} {130 0 0 0-20966 {}}} SUCCS {{259 0 0 0-22784 {}} {130 0 0 0-22791 {}}} CYCLES {}}
set a(0-22784) {AREA_SCORE {} NAME COMP_LOOP-30:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1862 LOC {31 1.0 32 0.8650000499999999 32 0.8650000499999999 32 0.8650000499999999} PREDS {{259 0 0 0-22783 {}} {130 0 0 0-20966 {}}} SUCCS {{258 0 0 0-22788 {}} {130 0 0 0-22791 {}}} CYCLES {}}
set a(0-22785) {AREA_SCORE {} NAME COMP_LOOP:k:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1863 LOC {31 1.0 32 0.0 32 0.0 32 0.0 32 0.8650000499999999} PREDS {{130 0 0 0-20966 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22786 {}} {130 0 0 0-22791 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22786) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#116 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1864 LOC {31 1.0 32 0.0 32 0.0 32 0.8650000499999999} PREDS {{259 0 0 0-22785 {}} {130 0 0 0-20966 {}}} SUCCS {{259 0 0 0-22787 {}} {130 0 0 0-22791 {}}} CYCLES {}}
set a(0-22787) {AREA_SCORE {} NAME COMP_LOOP:conc#87 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1865 LOC {31 1.0 32 0.8650000499999999 32 0.8650000499999999 32 0.8650000499999999} PREDS {{259 0 0 0-22786 {}} {130 0 0 0-20966 {}}} SUCCS {{259 0 0 0-22788 {}} {130 0 0 0-22791 {}}} CYCLES {}}
set a(0-22788) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-30:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1866 LOC {32 0.0 32 0.8650000499999999 32 0.8650000499999999 32 0.9999999249999999 32 0.9999999249999999} PREDS {{259 0 0 0-22787 {}} {258 0 0 0-22784 {}} {130 0 0 0-20966 {}}} SUCCS {{259 0 0 0-22789 {}} {130 0 0 0-22791 {}}} CYCLES {}}
set a(0-22789) {AREA_SCORE {} NAME COMP_LOOP-30:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1867 LOC {32 0.13499995 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-22788 {}} {130 0 0 0-20966 {}}} SUCCS {{259 0 0 0-22790 {}} {130 0 0 0-22791 {}}} CYCLES {}}
set a(0-22790) {AREA_SCORE {} NAME COMP_LOOP-30:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1868 LOC {32 0.13499995 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-22789 {}} {130 0 0 0-20966 {}}} SUCCS {{259 0 0 0-22791 {}}} CYCLES {}}
set a(0-22791) {AREA_SCORE {} NAME COMP_LOOP-30:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1869 LOC {32 0.13499995 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-22790 {}} {130 0 0 0-22789 {}} {130 0 0 0-22788 {}} {130 0 0 0-22787 {}} {130 0 0 0-22786 {}} {130 0 0 0-22785 {}} {130 0 0 0-22784 {}} {130 0 0 0-22783 {}} {130 0 0 0-22782 {}} {130 0 0 0-20966 {}}} SUCCS {{128 0 0 0-22798 {}} {64 0 0 0-20967 {}}} CYCLES {}}
set a(0-22792) {AREA_SCORE {} NAME COMP_LOOP:k:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1870 LOC {0 1.0 29 0.0 29 0.0 29 0.0 31 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22793 {}} {130 0 0 0-20967 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22793) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#117 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1871 LOC {0 1.0 29 0.0 29 0.0 31 0.08854614999999999} PREDS {{259 0 0 0-22792 {}}} SUCCS {{259 0 0 0-22794 {}} {130 0 0 0-20967 {}}} CYCLES {}}
set a(0-22794) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#29 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1872 LOC {0 1.0 29 0.08854614999999999 29 0.08854614999999999 31 0.08854614999999999} PREDS {{259 0 0 0-22793 {}}} SUCCS {{259 0 0 0-22795 {}} {130 0 0 0-20967 {}}} CYCLES {}}
set a(0-22795) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-30:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1873 LOC {1 0.18687499999999999 29 0.08854614999999999 29 0.08854614999999999 29 0.5624999104999999 31 0.5624999104999999} PREDS {{259 0 0 0-22794 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-22796 {}} {258 0 3.000 0-22797 {}} {130 0 0 0-20967 {}}} CYCLES {}}
set a(0-22796) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1874 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 32 0.2999998749999999} PREDS {{259 0 3.000 0-22795 {}}} SUCCS {{258 0 0 0-20967 {}}} CYCLES {}}
set a(0-22797) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1875 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 32 0.2999998749999999} PREDS {{258 0 3.000 0-22795 {}}} SUCCS {{258 0 0 0-20967 {}}} CYCLES {}}
set a(0-22798) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1876 LOC {32 0.0 32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{128 0 0 0-22791 {}} {772 0 0 0-20967 {}}} SUCCS {{259 0 0 0-20967 {}}} CYCLES {}}
set a(0-22799) {AREA_SCORE {} NAME VEC_LOOP:j:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1877 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22839 {}}} SUCCS {{259 0 0 0-22800 {}} {130 0 0 0-22838 {}} {256 0 0 0-22839 {}}} CYCLES {}}
set a(0-22800) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1878 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22799 {}}} SUCCS {{258 0 0 0-22804 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22801) {AREA_SCORE {} NAME COMP_LOOP:k:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1879 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-22802 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22802) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#118 TYPE READSLICE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1880 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22801 {}}} SUCCS {{259 0 0 0-22803 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22803) {AREA_SCORE {} NAME VEC_LOOP:conc#58 TYPE CONCATENATE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1881 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-22802 {}}} SUCCS {{259 0 0 0-22804 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22804) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1882 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22803 {}} {258 0 0 0-22800 {}}} SUCCS {{259 0 3.750 0-22805 {}} {258 0 3.750 0-22820 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22805) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#58 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1883 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22804 {}} {774 0 3.750 0-22833 {}} {774 0 3.750 0-22820 {}}} SUCCS {{258 0 0 0-22815 {}} {256 0 0 0-22820 {}} {258 0 0 0-22822 {}} {256 0 0 0-22833 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22806) {AREA_SCORE {} NAME COMP_LOOP:k:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1884 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22807 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22807) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#119 TYPE READSLICE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1885 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22806 {}}} SUCCS {{259 0 0 0-22808 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22808) {AREA_SCORE {} NAME VEC_LOOP:conc#59 TYPE CONCATENATE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1886 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22807 {}}} SUCCS {{258 0 0 0-22810 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22809) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1887 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22810 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22810) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#55 TYPE ACCU DELAY {1.07 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1888 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22809 {}} {258 0 0 0-22808 {}}} SUCCS {{258 0 0 0-22813 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22811) {AREA_SCORE {} NAME VEC_LOOP:j:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1889 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22839 {}}} SUCCS {{259 0 0 0-22812 {}} {130 0 0 0-22838 {}} {256 0 0 0-22839 {}}} CYCLES {}}
set a(0-22812) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1890 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22811 {}}} SUCCS {{259 0 0 0-22813 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22813) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1891 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22812 {}} {258 0 0 0-22810 {}}} SUCCS {{259 0 3.750 0-22814 {}} {258 0 3.750 0-22833 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22814) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#59 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1892 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22813 {}} {774 0 3.750 0-22833 {}} {774 0 3.750 0-22820 {}}} SUCCS {{259 0 0 0-22815 {}} {256 0 0 0-22820 {}} {258 0 0 0-22821 {}} {256 0 0 0-22833 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22815) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-30:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1893 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22814 {}} {258 0 0 0-22805 {}}} SUCCS {{259 0 0 0-22816 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22816) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.base TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1894 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22815 {}} {128 0 0 0-22818 {}}} SUCCS {{258 0 0 0-22818 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22817) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.m TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1895 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22818 {}}} SUCCS {{259 0 0 0-22818 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22818) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1896 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22817 {}} {258 0 0 0-22816 {}}} SUCCS {{128 0 0 0-22816 {}} {128 0 0 0-22817 {}} {259 0 0 0-22819 {}}} CYCLES {}}
set a(0-22819) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.return TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1897 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22818 {}}} SUCCS {{259 0 3.750 0-22820 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22820) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#58 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1898 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22820 {}} {259 0 3.750 0-22819 {}} {256 0 0 0-22814 {}} {256 0 0 0-22805 {}} {258 0 3.750 0-22804 {}} {774 0 0 0-22833 {}}} SUCCS {{774 0 3.750 0-22805 {}} {774 0 3.750 0-22814 {}} {774 0 0 0-22820 {}} {258 0 0 0-22833 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22821) {AREA_SCORE {} NAME COMP_LOOP-30:factor2:not TYPE NOT PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1899 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22814 {}}} SUCCS {{259 0 0 0-22822 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22822) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-30:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1900 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22821 {}} {258 0 0 0-22805 {}}} SUCCS {{259 0 0 0-22823 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22823) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1901 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22822 {}} {128 0 0 0-22825 {}}} SUCCS {{258 0 0 0-22825 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22824) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1902 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22825 {}}} SUCCS {{259 0 0 0-22825 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22825) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1903 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22824 {}} {258 0 0 0-22823 {}}} SUCCS {{128 0 0 0-22823 {}} {128 0 0 0-22824 {}} {259 0 0 0-22826 {}}} CYCLES {}}
set a(0-22826) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1904 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22825 {}}} SUCCS {{259 0 0 0-22827 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22827) {AREA_SCORE {} NAME COMP_LOOP-30:mult.x TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1905 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22826 {}} {128 0 0 0-22831 {}}} SUCCS {{258 0 0 0-22831 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22828) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1906 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22831 {}}} SUCCS {{258 0 0 0-22831 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22829) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y_ TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1907 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22831 {}}} SUCCS {{258 0 0 0-22831 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22830) {AREA_SCORE {} NAME COMP_LOOP-30:mult.p TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1908 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22831 {}}} SUCCS {{259 0 0 0-22831 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22831) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-30:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1909 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22830 {}} {258 0 0 0-22829 {}} {258 0 0 0-22828 {}} {258 0 0 0-22827 {}}} SUCCS {{128 0 0 0-22827 {}} {128 0 0 0-22828 {}} {128 0 0 0-22829 {}} {128 0 0 0-22830 {}} {259 0 0 0-22832 {}}} CYCLES {}}
set a(0-22832) {AREA_SCORE {} NAME COMP_LOOP-30:mult.return TYPE {C-CORE PORT} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1910 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22831 {}}} SUCCS {{259 0 3.750 0-22833 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22833) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#59 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1911 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22833 {}} {259 0 3.750 0-22832 {}} {258 0 0 0-22820 {}} {256 0 0 0-22814 {}} {258 0 3.750 0-22813 {}} {256 0 0 0-22805 {}}} SUCCS {{774 0 3.750 0-22805 {}} {774 0 3.750 0-22814 {}} {774 0 0 0-22820 {}} {774 0 0 0-22833 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22834) {AREA_SCORE {} NAME VEC_LOOP:j:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1912 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22839 {}}} SUCCS {{259 0 0 0-22835 {}} {130 0 0 0-22838 {}} {256 0 0 0-22839 {}}} CYCLES {}}
set a(0-22835) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1913 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22834 {}}} SUCCS {{259 0 0 0-22836 {}} {130 0 0 0-22838 {}}} CYCLES {}}
set a(0-22836) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-30:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1914 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22835 {}}} SUCCS {{259 0 0 0-22837 {}} {130 0 0 0-22838 {}} {258 0 0 0-22839 {}}} CYCLES {}}
set a(0-22837) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1915 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22836 {}}} SUCCS {{259 0 0 0-22838 {}}} CYCLES {}}
set a(0-22838) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20967 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1916 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22837 {}} {130 0 0 0-22836 {}} {130 0 0 0-22835 {}} {130 0 0 0-22834 {}} {130 0 0 0-22833 {}} {130 0 0 0-22832 {}} {130 0 0 0-22830 {}} {130 0 0 0-22829 {}} {130 0 0 0-22828 {}} {130 0 0 0-22827 {}} {130 0 0 0-22826 {}} {130 0 0 0-22824 {}} {130 0 0 0-22823 {}} {130 0 0 0-22822 {}} {130 0 0 0-22821 {}} {130 0 0 0-22820 {}} {130 0 0 0-22819 {}} {130 0 0 0-22817 {}} {130 0 0 0-22816 {}} {130 0 0 0-22815 {}} {130 0 0 0-22814 {}} {130 0 0 0-22813 {}} {130 0 0 0-22812 {}} {130 0 0 0-22811 {}} {130 0 0 0-22810 {}} {130 0 0 0-22809 {}} {130 0 0 0-22808 {}} {130 0 0 0-22807 {}} {130 0 0 0-22806 {}} {130 0 0 0-22805 {}} {130 0 0 0-22804 {}} {130 0 0 0-22803 {}} {130 0 0 0-22802 {}} {130 0 0 0-22801 {}} {130 0 0 0-22800 {}} {130 0 0 0-22799 {}}} SUCCS {{129 0 0 0-22839 {}}} CYCLES {}}
set a(0-22839) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#30.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20967 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22839 {}} {129 0 0 0-22838 {}} {258 0 0 0-22836 {}} {256 0 0 0-22834 {}} {256 0 0 0-22811 {}} {256 0 0 0-22799 {}}} SUCCS {{774 0 0 0-22799 {}} {774 0 0 0-22811 {}} {774 0 0 0-22834 {}} {772 0 0 0-22839 {}}} CYCLES {}}
set a(0-20967) {CHI {0-22799 0-22800 0-22801 0-22802 0-22803 0-22804 0-22805 0-22806 0-22807 0-22808 0-22809 0-22810 0-22811 0-22812 0-22813 0-22814 0-22815 0-22816 0-22817 0-22818 0-22819 0-22820 0-22821 0-22822 0-22823 0-22824 0-22825 0-22826 0-22827 0-22828 0-22829 0-22830 0-22831 0-22832 0-22833 0-22834 0-22835 0-22836 0-22837 0-22838 0-22839} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-30:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1917 LOC {32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-22798 {}} {258 0 0 0-22797 {}} {258 0 0 0-22796 {}} {130 0 0 0-22795 {}} {130 0 0 0-22794 {}} {130 0 0 0-22793 {}} {130 0 0 0-22792 {}} {64 0 0 0-22791 {}} {64 0 0 0-20966 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22798 {}} {131 0 0 0-22840 {}} {130 0 0 0-22841 {}} {130 0 0 0-22842 {}} {130 0 0 0-22843 {}} {130 0 0 0-22844 {}} {130 0 0 0-22845 {}} {130 0 0 0-22846 {}} {130 0 0 0-22847 {}} {130 0 0 0-22848 {}} {130 0 0 0-22849 {}} {64 0 0 0-20968 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22840) {AREA_SCORE {} NAME COMP_LOOP-31:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1918 LOC {32 1.0 33 0.8650000499999999 33 0.8650000499999999 33 0.8650000499999999} PREDS {{131 0 0 0-20967 {}}} SUCCS {{259 0 0 0-22841 {}} {130 0 0 0-22849 {}}} CYCLES {}}
set a(0-22841) {AREA_SCORE {} NAME COMP_LOOP-31:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1919 LOC {32 1.0 33 0.8650000499999999 33 0.8650000499999999 33 0.8650000499999999} PREDS {{259 0 0 0-22840 {}} {130 0 0 0-20967 {}}} SUCCS {{259 0 0 0-22842 {}} {130 0 0 0-22849 {}}} CYCLES {}}
set a(0-22842) {AREA_SCORE {} NAME COMP_LOOP-31:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1920 LOC {32 1.0 33 0.8650000499999999 33 0.8650000499999999 33 0.8650000499999999} PREDS {{259 0 0 0-22841 {}} {130 0 0 0-20967 {}}} SUCCS {{258 0 0 0-22846 {}} {130 0 0 0-22849 {}}} CYCLES {}}
set a(0-22843) {AREA_SCORE {} NAME COMP_LOOP:k:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1921 LOC {32 1.0 33 0.0 33 0.0 33 0.0 33 0.8650000499999999} PREDS {{130 0 0 0-20967 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22844 {}} {130 0 0 0-22849 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22844) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#120 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1922 LOC {32 1.0 33 0.0 33 0.0 33 0.8650000499999999} PREDS {{259 0 0 0-22843 {}} {130 0 0 0-20967 {}}} SUCCS {{259 0 0 0-22845 {}} {130 0 0 0-22849 {}}} CYCLES {}}
set a(0-22845) {AREA_SCORE {} NAME COMP_LOOP:conc#90 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1923 LOC {32 1.0 33 0.8650000499999999 33 0.8650000499999999 33 0.8650000499999999} PREDS {{259 0 0 0-22844 {}} {130 0 0 0-20967 {}}} SUCCS {{259 0 0 0-22846 {}} {130 0 0 0-22849 {}}} CYCLES {}}
set a(0-22846) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-31:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1924 LOC {33 0.0 33 0.8650000499999999 33 0.8650000499999999 33 0.9999999249999999 33 0.9999999249999999} PREDS {{259 0 0 0-22845 {}} {258 0 0 0-22842 {}} {130 0 0 0-20967 {}}} SUCCS {{259 0 0 0-22847 {}} {130 0 0 0-22849 {}}} CYCLES {}}
set a(0-22847) {AREA_SCORE {} NAME COMP_LOOP-31:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1925 LOC {33 0.13499995 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-22846 {}} {130 0 0 0-20967 {}}} SUCCS {{259 0 0 0-22848 {}} {130 0 0 0-22849 {}}} CYCLES {}}
set a(0-22848) {AREA_SCORE {} NAME COMP_LOOP-31:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1926 LOC {33 0.13499995 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-22847 {}} {130 0 0 0-20967 {}}} SUCCS {{259 0 0 0-22849 {}}} CYCLES {}}
set a(0-22849) {AREA_SCORE {} NAME COMP_LOOP-31:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1927 LOC {33 0.13499995 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-22848 {}} {130 0 0 0-22847 {}} {130 0 0 0-22846 {}} {130 0 0 0-22845 {}} {130 0 0 0-22844 {}} {130 0 0 0-22843 {}} {130 0 0 0-22842 {}} {130 0 0 0-22841 {}} {130 0 0 0-22840 {}} {130 0 0 0-20967 {}}} SUCCS {{128 0 0 0-22858 {}} {64 0 0 0-20968 {}}} CYCLES {}}
set a(0-22850) {AREA_SCORE {} NAME COMP_LOOP:k:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1928 LOC {0 1.0 30 0.0 30 0.0 30 0.0 32 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22851 {}} {130 0 0 0-20968 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22851) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#121 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1929 LOC {0 1.0 30 0.0 30 0.0 32 0.08854614999999999} PREDS {{259 0 0 0-22850 {}}} SUCCS {{259 0 0 0-22852 {}} {130 0 0 0-20968 {}}} CYCLES {}}
set a(0-22852) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#30 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1930 LOC {0 1.0 30 0.08854614999999999 30 0.08854614999999999 32 0.08854614999999999} PREDS {{259 0 0 0-22851 {}}} SUCCS {{259 0 0 0-22853 {}} {130 0 0 0-20968 {}}} CYCLES {}}
set a(0-22853) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-31:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1931 LOC {1 0.18687499999999999 30 0.08854614999999999 30 0.08854614999999999 30 0.5624999104999999 32 0.5624999104999999} PREDS {{259 0 0 0-22852 {}} {258 0 0 0-21110 {}}} SUCCS {{259 0 0 0-22854 {}} {258 0 0 0-22856 {}} {130 0 0 0-20968 {}}} CYCLES {}}
set a(0-22854) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#77 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1932 LOC {1 0.66082885 30 0.5625 30 0.5625 32 0.5625} PREDS {{259 0 0 0-22853 {}}} SUCCS {{259 0 3.000 0-22855 {}} {130 0 0 0-20968 {}}} CYCLES {}}
set a(0-22855) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1933 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.000 0-22854 {}}} SUCCS {{258 0 0 0-20968 {}}} CYCLES {}}
set a(0-22856) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#15 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1934 LOC {1 0.66082885 30 0.5625 30 0.5625 32 0.5625} PREDS {{258 0 0 0-22853 {}}} SUCCS {{259 0 3.000 0-22857 {}} {130 0 0 0-20968 {}}} CYCLES {}}
set a(0-22857) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1935 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.000 0-22856 {}}} SUCCS {{258 0 0 0-20968 {}}} CYCLES {}}
set a(0-22858) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1936 LOC {33 0.0 33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{128 0 0 0-22849 {}} {772 0 0 0-20968 {}}} SUCCS {{259 0 0 0-20968 {}}} CYCLES {}}
set a(0-22859) {AREA_SCORE {} NAME VEC_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1937 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{774 0 0 0-22905 {}}} SUCCS {{259 0 0 0-22860 {}} {130 0 0 0-22904 {}} {256 0 0 0-22905 {}}} CYCLES {}}
set a(0-22860) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#31)(11-1) TYPE READSLICE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1938 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-22859 {}}} SUCCS {{258 0 0 0-22864 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22861) {AREA_SCORE {} NAME COMP_LOOP:k:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1939 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {} SUCCS {{259 0 0 0-22862 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22862) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#122 TYPE READSLICE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1940 LOC {0 1.0 1 0.0 1 0.0 1 0.33749999999999997} PREDS {{259 0 0 0-22861 {}}} SUCCS {{259 0 0 0-22863 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22863) {AREA_SCORE {} NAME VEC_LOOP:conc#60 TYPE CONCATENATE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1941 LOC {0 1.0 1 0.33749999999999997 1 0.33749999999999997 1 0.33749999999999997} PREDS {{259 0 0 0-22862 {}}} SUCCS {{259 0 0 0-22864 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22864) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 4 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.05 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1942 LOC {1 0.0 1 0.33749999999999997 1 0.33749999999999997 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-22863 {}} {258 0 0 0-22860 {}}} SUCCS {{258 0 0 0-22867 {}} {258 0 0 0-22885 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22865) {AREA_SCORE {} NAME VEC_LOOP:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1943 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-22905 {}}} SUCCS {{259 0 0 0-22866 {}} {130 0 0 0-22904 {}} {256 0 0 0-22905 {}}} CYCLES {}}
set a(0-22866) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#31)(0)#1 TYPE READSLICE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1944 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-22865 {}}} SUCCS {{259 0 0 0-22867 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22867) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1945 LOC {1 0.13125 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-22866 {}} {258 0 0 0-22864 {}}} SUCCS {{259 0 3.750 0-22868 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22868) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#60 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1946 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22867 {}} {774 0 3.750 0-22899 {}} {774 0 3.750 0-22886 {}}} SUCCS {{258 0 0 0-22878 {}} {256 0 0 0-22886 {}} {258 0 0 0-22888 {}} {256 0 0 0-22899 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22869) {AREA_SCORE {} NAME COMP_LOOP:k:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1947 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22870 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22870) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#123 TYPE READSLICE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1948 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22869 {}}} SUCCS {{259 0 0 0-22871 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22871) {AREA_SCORE {} NAME VEC_LOOP:conc#61 TYPE CONCATENATE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1949 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22870 {}}} SUCCS {{258 0 0 0-22873 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22872) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1950 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22873 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22873) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#56 TYPE ACCU DELAY {1.07 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1951 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22872 {}} {258 0 0 0-22871 {}}} SUCCS {{258 0 0 0-22876 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22874) {AREA_SCORE {} NAME VEC_LOOP:j:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1952 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22905 {}}} SUCCS {{259 0 0 0-22875 {}} {130 0 0 0-22904 {}} {256 0 0 0-22905 {}}} CYCLES {}}
set a(0-22875) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1953 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22874 {}}} SUCCS {{259 0 0 0-22876 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22876) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1954 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22875 {}} {258 0 0 0-22873 {}}} SUCCS {{259 0 3.750 0-22877 {}} {258 0 3.750 0-22899 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22877) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#61 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1955 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22876 {}} {774 0 3.750 0-22899 {}} {774 0 3.750 0-22886 {}}} SUCCS {{259 0 0 0-22878 {}} {256 0 0 0-22886 {}} {258 0 0 0-22887 {}} {256 0 0 0-22899 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22878) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-31:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1956 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22877 {}} {258 0 0 0-22868 {}}} SUCCS {{259 0 0 0-22879 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22879) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.base TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1957 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22878 {}} {128 0 0 0-22881 {}}} SUCCS {{258 0 0 0-22881 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22880) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.m TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1958 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22881 {}}} SUCCS {{259 0 0 0-22881 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22881) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1959 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22880 {}} {258 0 0 0-22879 {}}} SUCCS {{128 0 0 0-22879 {}} {128 0 0 0-22880 {}} {259 0 0 0-22882 {}}} CYCLES {}}
set a(0-22882) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.return TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1960 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22881 {}}} SUCCS {{258 0 3.750 0-22886 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22883) {AREA_SCORE {} NAME VEC_LOOP:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1961 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-22905 {}}} SUCCS {{259 0 0 0-22884 {}} {130 0 0 0-22904 {}} {256 0 0 0-22905 {}}} CYCLES {}}
set a(0-22884) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#31)(0) TYPE READSLICE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1962 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-22883 {}}} SUCCS {{259 0 0 0-22885 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22885) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1963 LOC {1 0.13125 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22884 {}} {258 0 0 0-22864 {}}} SUCCS {{259 0 3.750 0-22886 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22886) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#60 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1964 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22886 {}} {259 0 3.750 0-22885 {}} {258 0 3.750 0-22882 {}} {256 0 0 0-22877 {}} {256 0 0 0-22868 {}} {774 0 0 0-22899 {}}} SUCCS {{774 0 3.750 0-22868 {}} {774 0 3.750 0-22877 {}} {774 0 0 0-22886 {}} {258 0 0 0-22899 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22887) {AREA_SCORE {} NAME COMP_LOOP-31:factor2:not TYPE NOT PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1965 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22877 {}}} SUCCS {{259 0 0 0-22888 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22888) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-31:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1966 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22887 {}} {258 0 0 0-22868 {}}} SUCCS {{259 0 0 0-22889 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22889) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1967 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22888 {}} {128 0 0 0-22891 {}}} SUCCS {{258 0 0 0-22891 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22890) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1968 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22891 {}}} SUCCS {{259 0 0 0-22891 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22891) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1969 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22890 {}} {258 0 0 0-22889 {}}} SUCCS {{128 0 0 0-22889 {}} {128 0 0 0-22890 {}} {259 0 0 0-22892 {}}} CYCLES {}}
set a(0-22892) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1970 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22891 {}}} SUCCS {{259 0 0 0-22893 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22893) {AREA_SCORE {} NAME COMP_LOOP-31:mult.x TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1971 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22892 {}} {128 0 0 0-22897 {}}} SUCCS {{258 0 0 0-22897 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22894) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1972 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22897 {}}} SUCCS {{258 0 0 0-22897 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22895) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y_ TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1973 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22897 {}}} SUCCS {{258 0 0 0-22897 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22896) {AREA_SCORE {} NAME COMP_LOOP-31:mult.p TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1974 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22897 {}}} SUCCS {{259 0 0 0-22897 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22897) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-31:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1975 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22896 {}} {258 0 0 0-22895 {}} {258 0 0 0-22894 {}} {258 0 0 0-22893 {}}} SUCCS {{128 0 0 0-22893 {}} {128 0 0 0-22894 {}} {128 0 0 0-22895 {}} {128 0 0 0-22896 {}} {259 0 0 0-22898 {}}} CYCLES {}}
set a(0-22898) {AREA_SCORE {} NAME COMP_LOOP-31:mult.return TYPE {C-CORE PORT} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1976 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22897 {}}} SUCCS {{259 0 3.750 0-22899 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22899) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#61 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1977 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22899 {}} {259 0 3.750 0-22898 {}} {258 0 0 0-22886 {}} {256 0 0 0-22877 {}} {258 0 3.750 0-22876 {}} {256 0 0 0-22868 {}}} SUCCS {{774 0 3.750 0-22868 {}} {774 0 3.750 0-22877 {}} {774 0 0 0-22886 {}} {774 0 0 0-22899 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22900) {AREA_SCORE {} NAME VEC_LOOP:j:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1978 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22905 {}}} SUCCS {{259 0 0 0-22901 {}} {130 0 0 0-22904 {}} {256 0 0 0-22905 {}}} CYCLES {}}
set a(0-22901) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1979 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22900 {}}} SUCCS {{259 0 0 0-22902 {}} {130 0 0 0-22904 {}}} CYCLES {}}
set a(0-22902) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-31:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1980 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22901 {}}} SUCCS {{259 0 0 0-22903 {}} {130 0 0 0-22904 {}} {258 0 0 0-22905 {}}} CYCLES {}}
set a(0-22903) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1981 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22902 {}}} SUCCS {{259 0 0 0-22904 {}}} CYCLES {}}
set a(0-22904) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20968 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1982 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22903 {}} {130 0 0 0-22902 {}} {130 0 0 0-22901 {}} {130 0 0 0-22900 {}} {130 0 0 0-22899 {}} {130 0 0 0-22898 {}} {130 0 0 0-22896 {}} {130 0 0 0-22895 {}} {130 0 0 0-22894 {}} {130 0 0 0-22893 {}} {130 0 0 0-22892 {}} {130 0 0 0-22890 {}} {130 0 0 0-22889 {}} {130 0 0 0-22888 {}} {130 0 0 0-22887 {}} {130 0 0 0-22886 {}} {130 0 0 0-22885 {}} {130 0 0 0-22884 {}} {130 0 0 0-22883 {}} {130 0 0 0-22882 {}} {130 0 0 0-22880 {}} {130 0 0 0-22879 {}} {130 0 0 0-22878 {}} {130 0 0 0-22877 {}} {130 0 0 0-22876 {}} {130 0 0 0-22875 {}} {130 0 0 0-22874 {}} {130 0 0 0-22873 {}} {130 0 0 0-22872 {}} {130 0 0 0-22871 {}} {130 0 0 0-22870 {}} {130 0 0 0-22869 {}} {130 0 0 0-22868 {}} {130 0 0 0-22867 {}} {130 0 0 0-22866 {}} {130 0 0 0-22865 {}} {130 0 0 0-22864 {}} {130 0 0 0-22863 {}} {130 0 0 0-22862 {}} {130 0 0 0-22861 {}} {130 0 0 0-22860 {}} {130 0 0 0-22859 {}}} SUCCS {{129 0 0 0-22905 {}}} CYCLES {}}
set a(0-22905) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#31.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20968 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22905 {}} {129 0 0 0-22904 {}} {258 0 0 0-22902 {}} {256 0 0 0-22900 {}} {256 0 0 0-22883 {}} {256 0 0 0-22874 {}} {256 0 0 0-22865 {}} {256 0 0 0-22859 {}}} SUCCS {{774 0 0 0-22859 {}} {774 0 0 0-22865 {}} {774 0 0 0-22874 {}} {774 0 0 0-22883 {}} {774 0 0 0-22900 {}} {772 0 0 0-22905 {}}} CYCLES {}}
set a(0-20968) {CHI {0-22859 0-22860 0-22861 0-22862 0-22863 0-22864 0-22865 0-22866 0-22867 0-22868 0-22869 0-22870 0-22871 0-22872 0-22873 0-22874 0-22875 0-22876 0-22877 0-22878 0-22879 0-22880 0-22881 0-22882 0-22883 0-22884 0-22885 0-22886 0-22887 0-22888 0-22889 0-22890 0-22891 0-22892 0-22893 0-22894 0-22895 0-22896 0-22897 0-22898 0-22899 0-22900 0-22901 0-22902 0-22903 0-22904 0-22905} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-31:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1983 LOC {33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-22858 {}} {258 0 0 0-22857 {}} {130 0 0 0-22856 {}} {258 0 0 0-22855 {}} {130 0 0 0-22854 {}} {130 0 0 0-22853 {}} {130 0 0 0-22852 {}} {130 0 0 0-22851 {}} {130 0 0 0-22850 {}} {64 0 0 0-22849 {}} {64 0 0 0-20967 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22858 {}} {131 0 0 0-22906 {}} {130 0 0 0-22907 {}} {130 0 0 0-22908 {}} {130 0 0 0-22909 {}} {130 0 0 0-22910 {}} {130 0 0 0-22911 {}} {130 0 0 0-22912 {}} {130 0 0 0-22913 {}} {130 0 0 0-22914 {}} {64 0 0 0-20969 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22906) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-6) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1984 LOC {33 1.0 34 0.874375 34 0.874375 34 0.874375} PREDS {{131 0 0 0-20968 {}}} SUCCS {{259 0 0 0-22907 {}} {130 0 0 0-22914 {}}} CYCLES {}}
set a(0-22907) {AREA_SCORE {} NAME COMP_LOOP-32:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1985 LOC {33 1.0 34 0.874375 34 0.874375 34 0.874375} PREDS {{259 0 0 0-22906 {}} {130 0 0 0-20968 {}}} SUCCS {{259 0 0 0-22908 {}} {130 0 0 0-22914 {}}} CYCLES {}}
set a(0-22908) {AREA_SCORE {} NAME COMP_LOOP-32:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1986 LOC {33 1.0 34 0.874375 34 0.874375 34 0.874375} PREDS {{259 0 0 0-22907 {}} {130 0 0 0-20968 {}}} SUCCS {{258 0 0 0-22911 {}} {130 0 0 0-22914 {}}} CYCLES {}}
set a(0-22909) {AREA_SCORE {} NAME COMP_LOOP:k:asn#123 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1987 LOC {33 1.0 34 0.0 34 0.0 34 0.0 34 0.874375} PREDS {{130 0 0 0-20968 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22910 {}} {130 0 0 0-22914 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22910) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#124 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1988 LOC {33 1.0 34 0.0 34 0.0 34 0.874375} PREDS {{259 0 0 0-22909 {}} {130 0 0 0-20968 {}}} SUCCS {{259 0 0 0-22911 {}} {130 0 0 0-22914 {}}} CYCLES {}}
set a(0-22911) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {1.01 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1989 LOC {34 0.0 34 0.874375 34 0.874375 34 0.9999998750000001 34 0.9999998750000001} PREDS {{259 0 0 0-22910 {}} {258 0 0 0-22908 {}} {130 0 0 0-20968 {}}} SUCCS {{259 0 0 0-22912 {}} {130 0 0 0-22914 {}}} CYCLES {}}
set a(0-22912) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#8)(7) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1990 LOC {34 0.125625 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-22911 {}} {130 0 0 0-20968 {}}} SUCCS {{259 0 0 0-22913 {}} {130 0 0 0-22914 {}}} CYCLES {}}
set a(0-22913) {AREA_SCORE {} NAME COMP_LOOP-32:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1991 LOC {34 0.125625 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-22912 {}} {130 0 0 0-20968 {}}} SUCCS {{259 0 0 0-22914 {}}} CYCLES {}}
set a(0-22914) {AREA_SCORE {} NAME COMP_LOOP-32:break(COMP_LOOP) TYPE TERMINATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1992 LOC {34 0.125625 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-22913 {}} {130 0 0 0-22912 {}} {130 0 0 0-22911 {}} {130 0 0 0-22910 {}} {130 0 0 0-22909 {}} {130 0 0 0-22908 {}} {130 0 0 0-22907 {}} {130 0 0 0-22906 {}} {130 0 0 0-20968 {}}} SUCCS {{128 0 0 0-22921 {}} {64 0 0 0-20969 {}}} CYCLES {}}
set a(0-22915) {AREA_SCORE {} NAME COMP_LOOP:k:asn#124 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1993 LOC {0 1.0 31 0.0 31 0.0 31 0.0 33 0.08854614999999999} PREDS {{774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22916 {}} {130 0 0 0-20969 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22916) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#125 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1994 LOC {0 1.0 31 0.0 31 0.0 33 0.08854614999999999} PREDS {{259 0 0 0-22915 {}}} SUCCS {{259 0 0 0-22917 {}} {130 0 0 0-20969 {}}} CYCLES {}}
set a(0-22917) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1995 LOC {0 1.0 31 0.08854614999999999 31 0.08854614999999999 33 0.08854614999999999} PREDS {{259 0 0 0-22916 {}}} SUCCS {{259 0 0 0-22918 {}} {130 0 0 0-20969 {}}} CYCLES {}}
set a(0-22918) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-32:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1996 LOC {1 0.18687499999999999 31 0.08854614999999999 31 0.08854614999999999 31 0.5624999104999999 33 0.5624999104999999} PREDS {{259 0 0 0-22917 {}} {258 0 0 0-21051 {}}} SUCCS {{259 0 3.000 0-22919 {}} {258 0 3.000 0-22920 {}} {130 0 0 0-20969 {}}} CYCLES {}}
set a(0-22919) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1997 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 34 0.2999998749999999} PREDS {{259 0 3.000 0-22918 {}}} SUCCS {{258 0 0 0-20969 {}}} CYCLES {}}
set a(0-22920) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1998 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 34 0.2999998749999999} PREDS {{258 0 3.000 0-22918 {}}} SUCCS {{258 0 0 0-20969 {}}} CYCLES {}}
set a(0-22921) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-1999 LOC {34 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-22914 {}} {772 0 0 0-20969 {}}} SUCCS {{259 0 0 0-20969 {}}} CYCLES {}}
set a(0-22922) {AREA_SCORE {} NAME VEC_LOOP:j:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2000 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22962 {}}} SUCCS {{259 0 0 0-22923 {}} {130 0 0 0-22961 {}} {256 0 0 0-22962 {}}} CYCLES {}}
set a(0-22923) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2001 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22922 {}}} SUCCS {{258 0 0 0-22927 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22924) {AREA_SCORE {} NAME COMP_LOOP:k:asn#125 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2002 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {} SUCCS {{259 0 0 0-22925 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22925) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#126 TYPE READSLICE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2003 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22924 {}}} SUCCS {{259 0 0 0-22926 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22926) {AREA_SCORE {} NAME VEC_LOOP:conc#62 TYPE CONCATENATE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2004 LOC {0 1.0 1 0.335625 1 0.335625 1 0.335625} PREDS {{259 0 0 0-22925 {}}} SUCCS {{259 0 0 0-22927 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22927) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2005 LOC {1 0.0 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22926 {}} {258 0 0 0-22923 {}}} SUCCS {{259 0 3.750 0-22928 {}} {258 0 3.750 0-22943 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22928) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#62 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2006 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22927 {}} {774 0 3.750 0-22956 {}} {774 0 3.750 0-22943 {}}} SUCCS {{258 0 0 0-22938 {}} {256 0 0 0-22943 {}} {258 0 0 0-22945 {}} {256 0 0 0-22956 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22929) {AREA_SCORE {} NAME COMP_LOOP:k:asn#126 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2007 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22930 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22930) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#127 TYPE READSLICE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2008 LOC {0 1.0 1 0.0 1 0.0 1 0.20249999999999999} PREDS {{259 0 0 0-22929 {}}} SUCCS {{259 0 0 0-22931 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22931) {AREA_SCORE {} NAME VEC_LOOP:conc#63 TYPE CONCATENATE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2009 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {{259 0 0 0-22930 {}}} SUCCS {{258 0 0 0-22933 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22932) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2010 LOC {0 1.0 1 0.20249999999999999 1 0.20249999999999999 1 0.20249999999999999} PREDS {} SUCCS {{259 0 0 0-22933 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22933) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#57 TYPE ACCU DELAY {1.07 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2011 LOC {1 0.0 1 0.20249999999999999 1 0.20249999999999999 1 0.33562487500000004 1 0.33562487500000004} PREDS {{259 0 0 0-22932 {}} {258 0 0 0-22931 {}}} SUCCS {{258 0 0 0-22936 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22934) {AREA_SCORE {} NAME VEC_LOOP:j:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2012 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.335625} PREDS {{774 0 0 0-22962 {}}} SUCCS {{259 0 0 0-22935 {}} {130 0 0 0-22961 {}} {256 0 0 0-22962 {}}} CYCLES {}}
set a(0-22935) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2013 LOC {0 1.0 1 0.0 1 0.0 1 0.335625} PREDS {{259 0 0 0-22934 {}}} SUCCS {{259 0 0 0-22936 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22936) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2014 LOC {1 0.133125 1 0.335625 1 0.335625 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-22935 {}} {258 0 0 0-22933 {}}} SUCCS {{259 0 3.750 0-22937 {}} {258 0 3.750 0-22956 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22937) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#63 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2015 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-22936 {}} {774 0 3.750 0-22956 {}} {774 0 3.750 0-22943 {}}} SUCCS {{259 0 0 0-22938 {}} {256 0 0 0-22943 {}} {258 0 0 0-22944 {}} {256 0 0 0-22956 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22938) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-32:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2016 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-22937 {}} {258 0 0 0-22928 {}}} SUCCS {{259 0 0 0-22939 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22939) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.base TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2017 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-22938 {}} {128 0 0 0-22941 {}}} SUCCS {{258 0 0 0-22941 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22940) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.m TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2018 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-22941 {}}} SUCCS {{259 0 0 0-22941 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22941) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2019 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-22940 {}} {258 0 0 0-22939 {}}} SUCCS {{128 0 0 0-22939 {}} {128 0 0 0-22940 {}} {259 0 0 0-22942 {}}} CYCLES {}}
set a(0-22942) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.return TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2020 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-22941 {}}} SUCCS {{259 0 3.750 0-22943 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22943) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#62 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2021 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-22943 {}} {259 0 3.750 0-22942 {}} {256 0 0 0-22937 {}} {256 0 0 0-22928 {}} {258 0 3.750 0-22927 {}} {774 0 0 0-22956 {}}} SUCCS {{774 0 3.750 0-22928 {}} {774 0 3.750 0-22937 {}} {774 0 0 0-22943 {}} {258 0 0 0-22956 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22944) {AREA_SCORE {} NAME COMP_LOOP-32:factor2:not TYPE NOT PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2022 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-22937 {}}} SUCCS {{259 0 0 0-22945 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22945) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-32:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2023 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-22944 {}} {258 0 0 0-22928 {}}} SUCCS {{259 0 0 0-22946 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22946) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.base TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2024 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-22945 {}} {128 0 0 0-22948 {}}} SUCCS {{258 0 0 0-22948 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22947) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.m TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2025 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-22948 {}}} SUCCS {{259 0 0 0-22948 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22948) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2026 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-22947 {}} {258 0 0 0-22946 {}}} SUCCS {{128 0 0 0-22946 {}} {128 0 0 0-22947 {}} {259 0 0 0-22949 {}}} CYCLES {}}
set a(0-22949) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.return TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2027 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22948 {}}} SUCCS {{259 0 0 0-22950 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22950) {AREA_SCORE {} NAME COMP_LOOP-32:mult.x TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2028 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-22949 {}} {128 0 0 0-22954 {}}} SUCCS {{258 0 0 0-22954 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22951) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2029 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22954 {}}} SUCCS {{258 0 0 0-22954 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22952) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y_ TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2030 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22954 {}}} SUCCS {{258 0 0 0-22954 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22953) {AREA_SCORE {} NAME COMP_LOOP-32:mult.p TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2031 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-22954 {}}} SUCCS {{259 0 0 0-22954 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22954) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-32:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2032 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-22953 {}} {258 0 0 0-22952 {}} {258 0 0 0-22951 {}} {258 0 0 0-22950 {}}} SUCCS {{128 0 0 0-22950 {}} {128 0 0 0-22951 {}} {128 0 0 0-22952 {}} {128 0 0 0-22953 {}} {259 0 0 0-22955 {}}} CYCLES {}}
set a(0-22955) {AREA_SCORE {} NAME COMP_LOOP-32:mult.return TYPE {C-CORE PORT} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2033 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-22954 {}}} SUCCS {{259 0 3.750 0-22956 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22956) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#63 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2034 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-22956 {}} {259 0 3.750 0-22955 {}} {258 0 0 0-22943 {}} {256 0 0 0-22937 {}} {258 0 3.750 0-22936 {}} {256 0 0 0-22928 {}}} SUCCS {{774 0 3.750 0-22928 {}} {774 0 3.750 0-22937 {}} {774 0 0 0-22943 {}} {774 0 0 0-22956 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22957) {AREA_SCORE {} NAME VEC_LOOP:j:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2035 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-22962 {}}} SUCCS {{259 0 0 0-22958 {}} {130 0 0 0-22961 {}} {256 0 0 0-22962 {}}} CYCLES {}}
set a(0-22958) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2036 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-22957 {}}} SUCCS {{259 0 0 0-22959 {}} {130 0 0 0-22961 {}}} CYCLES {}}
set a(0-22959) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 23 NAME COMP_LOOP-32:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2037 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-22958 {}}} SUCCS {{259 0 0 0-22960 {}} {130 0 0 0-22961 {}} {258 0 0 0-22962 {}}} CYCLES {}}
set a(0-22960) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2038 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22959 {}}} SUCCS {{259 0 0 0-22961 {}}} CYCLES {}}
set a(0-22961) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-20969 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2039 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-22960 {}} {130 0 0 0-22959 {}} {130 0 0 0-22958 {}} {130 0 0 0-22957 {}} {130 0 0 0-22956 {}} {130 0 0 0-22955 {}} {130 0 0 0-22953 {}} {130 0 0 0-22952 {}} {130 0 0 0-22951 {}} {130 0 0 0-22950 {}} {130 0 0 0-22949 {}} {130 0 0 0-22947 {}} {130 0 0 0-22946 {}} {130 0 0 0-22945 {}} {130 0 0 0-22944 {}} {130 0 0 0-22943 {}} {130 0 0 0-22942 {}} {130 0 0 0-22940 {}} {130 0 0 0-22939 {}} {130 0 0 0-22938 {}} {130 0 0 0-22937 {}} {130 0 0 0-22936 {}} {130 0 0 0-22935 {}} {130 0 0 0-22934 {}} {130 0 0 0-22933 {}} {130 0 0 0-22932 {}} {130 0 0 0-22931 {}} {130 0 0 0-22930 {}} {130 0 0 0-22929 {}} {130 0 0 0-22928 {}} {130 0 0 0-22927 {}} {130 0 0 0-22926 {}} {130 0 0 0-22925 {}} {130 0 0 0-22924 {}} {130 0 0 0-22923 {}} {130 0 0 0-22922 {}}} SUCCS {{129 0 0 0-22962 {}}} CYCLES {}}
set a(0-22962) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20969 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-22962 {}} {129 0 0 0-22961 {}} {258 0 0 0-22959 {}} {256 0 0 0-22957 {}} {256 0 0 0-22934 {}} {256 0 0 0-22922 {}}} SUCCS {{774 0 0 0-22922 {}} {774 0 0 0-22934 {}} {774 0 0 0-22957 {}} {772 0 0 0-22962 {}}} CYCLES {}}
set a(0-20969) {CHI {0-22922 0-22923 0-22924 0-22925 0-22926 0-22927 0-22928 0-22929 0-22930 0-22931 0-22932 0-22933 0-22934 0-22935 0-22936 0-22937 0-22938 0-22939 0-22940 0-22941 0-22942 0-22943 0-22944 0-22945 0-22946 0-22947 0-22948 0-22949 0-22950 0-22951 0-22952 0-22953 0-22954 0-22955 0-22956 0-22957 0-22958 0-22959 0-22960 0-22961 0-22962} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {10836 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 10836 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 10836 NAME COMP_LOOP-32:VEC_LOOP TYPE LOOP DELAY {108370.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2040 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-22921 {}} {258 0 0 0-22920 {}} {258 0 0 0-22919 {}} {130 0 0 0-22918 {}} {130 0 0 0-22917 {}} {130 0 0 0-22916 {}} {130 0 0 0-22915 {}} {64 0 0 0-22914 {}} {64 0 0 0-20968 {}} {774 0 0 0-22966 {}}} SUCCS {{772 0 0 0-22921 {}} {131 0 0 0-22963 {}} {130 0 0 0-22964 {}} {130 0 0 0-22965 {}} {130 0 0 0-22966 {}} {130 0 0 0-22967 {}} {130 0 0 0-22968 {}} {130 0 0 0-22969 {}} {130 0 0 0-22970 {}} {130 0 0 0-22971 {}} {130 0 0 0-22972 {}} {130 0 0 0-22973 {}} {130 0 0 0-22974 {}}} CYCLES {}}
set a(0-22963) {AREA_SCORE {} NAME COMP_LOOP:k:asn#127 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2041 LOC {34 1.0 34 1.0 34 1.0 34 1.0 35 0.74125005} PREDS {{131 0 0 0-20969 {}} {774 0 0 0-22966 {}}} SUCCS {{259 0 0 0-22964 {}} {256 0 0 0-22966 {}}} CYCLES {}}
set a(0-22964) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:5))(6-0)#88 TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2042 LOC {34 1.0 34 1.0 34 1.0 35 0.74125005} PREDS {{259 0 0 0-22963 {}} {130 0 0 0-20969 {}}} SUCCS {{259 0 0 0-22965 {}}} CYCLES {}}
set a(0-22965) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {0.99 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2043 LOC {35 0.0 35 0.74125005 35 0.74125005 35 0.864999925 35 0.864999925} PREDS {{259 0 0 0-22964 {}} {130 0 0 0-20969 {}}} SUCCS {{259 0 0 0-22966 {}} {258 0 0 0-22967 {}}} CYCLES {}}
set a(0-22966) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(12:5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2044 LOC {35 0.12375 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999 35 1.0} PREDS {{772 0 0 0-22966 {}} {259 0 0 0-22965 {}} {256 0 0 0-22963 {}} {130 0 0 0-20969 {}} {256 0 0 0-22915 {}} {256 0 0 0-22909 {}} {256 0 0 0-20968 {}} {256 0 0 0-22850 {}} {256 0 0 0-22843 {}} {256 0 0 0-20967 {}} {256 0 0 0-22792 {}} {256 0 0 0-22785 {}} {256 0 0 0-20966 {}} {256 0 0 0-22726 {}} {256 0 0 0-22719 {}} {256 0 0 0-20965 {}} {256 0 0 0-22668 {}} {256 0 0 0-22661 {}} {256 0 0 0-20964 {}} {256 0 0 0-22602 {}} {256 0 0 0-22595 {}} {256 0 0 0-20963 {}} {256 0 0 0-22544 {}} {256 0 0 0-22537 {}} {256 0 0 0-20962 {}} {256 0 0 0-22478 {}} {256 0 0 0-22471 {}} {256 0 0 0-20961 {}} {256 0 0 0-22420 {}} {256 0 0 0-22413 {}} {256 0 0 0-20960 {}} {256 0 0 0-22354 {}} {256 0 0 0-22347 {}} {256 0 0 0-20959 {}} {256 0 0 0-22296 {}} {256 0 0 0-22289 {}} {256 0 0 0-20958 {}} {256 0 0 0-22230 {}} {256 0 0 0-22223 {}} {256 0 0 0-20957 {}} {256 0 0 0-22172 {}} {256 0 0 0-22165 {}} {256 0 0 0-20956 {}} {256 0 0 0-22106 {}} {256 0 0 0-22099 {}} {256 0 0 0-20955 {}} {256 0 0 0-22048 {}} {256 0 0 0-22041 {}} {256 0 0 0-20954 {}} {256 0 0 0-21982 {}} {256 0 0 0-21974 {}} {256 0 0 0-20953 {}} {256 0 0 0-21923 {}} {256 0 0 0-21916 {}} {256 0 0 0-20952 {}} {256 0 0 0-21857 {}} {256 0 0 0-21850 {}} {256 0 0 0-20951 {}} {256 0 0 0-21799 {}} {256 0 0 0-21792 {}} {256 0 0 0-20950 {}} {256 0 0 0-21733 {}} {256 0 0 0-21726 {}} {256 0 0 0-20949 {}} {256 0 0 0-21675 {}} {256 0 0 0-21668 {}} {256 0 0 0-20948 {}} {256 0 0 0-21609 {}} {256 0 0 0-21602 {}} {256 0 0 0-20947 {}} {256 0 0 0-21551 {}} {256 0 0 0-21544 {}} {256 0 0 0-20946 {}} {256 0 0 0-21485 {}} {256 0 0 0-21477 {}} {256 0 0 0-20945 {}} {256 0 0 0-21426 {}} {256 0 0 0-21419 {}} {256 0 0 0-20944 {}} {256 0 0 0-21360 {}} {256 0 0 0-21353 {}} {256 0 0 0-20943 {}} {256 0 0 0-21302 {}} {256 0 0 0-21295 {}} {256 0 0 0-20942 {}} {256 0 0 0-21236 {}} {256 0 0 0-21228 {}} {256 0 0 0-20941 {}} {256 0 0 0-21177 {}} {256 0 0 0-21170 {}} {256 0 0 0-20940 {}} {256 0 0 0-21111 {}} {256 0 0 0-21103 {}} {256 0 0 0-20939 {}} {256 0 0 0-21052 {}} {256 0 0 0-21044 {}} {256 0 0 0-20938 {}} {256 0 0 0-20987 {}}} SUCCS {{774 0 0 0-20987 {}} {774 0 0 0-20938 {}} {774 0 0 0-21044 {}} {774 0 0 0-21052 {}} {774 0 0 0-20939 {}} {774 0 0 0-21103 {}} {774 0 0 0-21111 {}} {774 0 0 0-20940 {}} {774 0 0 0-21170 {}} {774 0 0 0-21177 {}} {774 0 0 0-20941 {}} {774 0 0 0-21228 {}} {774 0 0 0-21236 {}} {774 0 0 0-20942 {}} {774 0 0 0-21295 {}} {774 0 0 0-21302 {}} {774 0 0 0-20943 {}} {774 0 0 0-21353 {}} {774 0 0 0-21360 {}} {774 0 0 0-20944 {}} {774 0 0 0-21419 {}} {774 0 0 0-21426 {}} {774 0 0 0-20945 {}} {774 0 0 0-21477 {}} {774 0 0 0-21485 {}} {774 0 0 0-20946 {}} {774 0 0 0-21544 {}} {774 0 0 0-21551 {}} {774 0 0 0-20947 {}} {774 0 0 0-21602 {}} {774 0 0 0-21609 {}} {774 0 0 0-20948 {}} {774 0 0 0-21668 {}} {774 0 0 0-21675 {}} {774 0 0 0-20949 {}} {774 0 0 0-21726 {}} {774 0 0 0-21733 {}} {774 0 0 0-20950 {}} {774 0 0 0-21792 {}} {774 0 0 0-21799 {}} {774 0 0 0-20951 {}} {774 0 0 0-21850 {}} {774 0 0 0-21857 {}} {774 0 0 0-20952 {}} {774 0 0 0-21916 {}} {774 0 0 0-21923 {}} {774 0 0 0-20953 {}} {774 0 0 0-21974 {}} {774 0 0 0-21982 {}} {774 0 0 0-20954 {}} {774 0 0 0-22041 {}} {774 0 0 0-22048 {}} {774 0 0 0-20955 {}} {774 0 0 0-22099 {}} {774 0 0 0-22106 {}} {774 0 0 0-20956 {}} {774 0 0 0-22165 {}} {774 0 0 0-22172 {}} {774 0 0 0-20957 {}} {774 0 0 0-22223 {}} {774 0 0 0-22230 {}} {774 0 0 0-20958 {}} {774 0 0 0-22289 {}} {774 0 0 0-22296 {}} {774 0 0 0-20959 {}} {774 0 0 0-22347 {}} {774 0 0 0-22354 {}} {774 0 0 0-20960 {}} {774 0 0 0-22413 {}} {774 0 0 0-22420 {}} {774 0 0 0-20961 {}} {774 0 0 0-22471 {}} {774 0 0 0-22478 {}} {774 0 0 0-20962 {}} {774 0 0 0-22537 {}} {774 0 0 0-22544 {}} {774 0 0 0-20963 {}} {774 0 0 0-22595 {}} {774 0 0 0-22602 {}} {774 0 0 0-20964 {}} {774 0 0 0-22661 {}} {774 0 0 0-22668 {}} {774 0 0 0-20965 {}} {774 0 0 0-22719 {}} {774 0 0 0-22726 {}} {774 0 0 0-20966 {}} {774 0 0 0-22785 {}} {774 0 0 0-22792 {}} {774 0 0 0-20967 {}} {774 0 0 0-22843 {}} {774 0 0 0-22850 {}} {774 0 0 0-20968 {}} {774 0 0 0-22909 {}} {774 0 0 0-22915 {}} {774 0 0 0-20969 {}} {774 0 0 0-22963 {}} {772 0 0 0-22966 {}}} CYCLES {}}
set a(0-22967) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2045 LOC {35 0.12375 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999} PREDS {{258 0 0 0-22965 {}} {130 0 0 0-20969 {}}} SUCCS {{258 0 0 0-22971 {}}} CYCLES {}}
set a(0-22968) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2046 LOC {34 1.0 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999} PREDS {{130 0 0 0-20969 {}}} SUCCS {{259 0 0 0-22969 {}}} CYCLES {}}
set a(0-22969) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2047 LOC {34 1.0 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999} PREDS {{259 0 0 0-22968 {}} {130 0 0 0-20969 {}}} SUCCS {{259 0 0 0-22970 {}}} CYCLES {}}
set a(0-22970) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2048 LOC {34 1.0 35 0.8650000499999999 35 0.8650000499999999 35 0.8650000499999999} PREDS {{259 0 0 0-22969 {}} {130 0 0 0-20969 {}}} SUCCS {{259 0 0 0-22971 {}}} CYCLES {}}
set a(0-22971) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.08 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2049 LOC {35 0.12375 35 0.8650000499999999 35 0.8650000499999999 35 0.9999999249999999 35 0.9999999249999999} PREDS {{259 0 0 0-22970 {}} {258 0 0 0-22967 {}} {130 0 0 0-20969 {}}} SUCCS {{259 0 0 0-22972 {}}} CYCLES {}}
set a(0-22972) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2050 LOC {35 0.25874995 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-22971 {}} {130 0 0 0-20969 {}}} SUCCS {{259 0 0 0-22973 {}}} CYCLES {}}
set a(0-22973) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2051 LOC {35 0.25874995 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-22972 {}} {130 0 0 0-20969 {}}} SUCCS {{259 0 0 0-22974 {}}} CYCLES {}}
set a(0-22974) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20937 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2052 LOC {35 0.25874995 35 1.0 35 1.0 35 1.0 35 1.0} PREDS {{772 0 0 0-22974 {}} {259 0 0 0-22973 {}} {130 0 0 0-20969 {}} {256 0 0 0-20981 {}}} SUCCS {{774 0 0 0-20981 {}} {772 0 0 0-22974 {}}} CYCLES {}}
set a(0-20937) {CHI {0-20981 0-20982 0-20983 0-20984 0-20985 0-20986 0-20987 0-20988 0-20989 0-20990 0-20991 0-20992 0-20993 0-20994 0-20938 0-21041 0-21042 0-21043 0-21044 0-21045 0-21046 0-21047 0-21048 0-21049 0-21050 0-21051 0-21052 0-21053 0-21054 0-21055 0-21056 0-21057 0-21058 0-20939 0-21100 0-21101 0-21102 0-21103 0-21104 0-21105 0-21106 0-21107 0-21108 0-21109 0-21110 0-21111 0-21112 0-21113 0-21114 0-21115 0-21116 0-21117 0-21118 0-21119 0-20940 0-21167 0-21168 0-21169 0-21170 0-21171 0-21172 0-21173 0-21174 0-21175 0-21176 0-21177 0-21178 0-21179 0-21180 0-21181 0-21182 0-21183 0-20941 0-21225 0-21226 0-21227 0-21228 0-21229 0-21230 0-21231 0-21232 0-21233 0-21234 0-21235 0-21236 0-21237 0-21238 0-21239 0-21240 0-21241 0-21242 0-21243 0-21244 0-20942 0-21292 0-21293 0-21294 0-21295 0-21296 0-21297 0-21298 0-21299 0-21300 0-21301 0-21302 0-21303 0-21304 0-21305 0-21306 0-21307 0-21308 0-20943 0-21350 0-21351 0-21352 0-21353 0-21354 0-21355 0-21356 0-21357 0-21358 0-21359 0-21360 0-21361 0-21362 0-21363 0-21364 0-21365 0-21366 0-21367 0-21368 0-20944 0-21416 0-21417 0-21418 0-21419 0-21420 0-21421 0-21422 0-21423 0-21424 0-21425 0-21426 0-21427 0-21428 0-21429 0-21430 0-21431 0-21432 0-20945 0-21474 0-21475 0-21476 0-21477 0-21478 0-21479 0-21480 0-21481 0-21482 0-21483 0-21484 0-21485 0-21486 0-21487 0-21488 0-21489 0-21490 0-21491 0-21492 0-21493 0-20946 0-21541 0-21542 0-21543 0-21544 0-21545 0-21546 0-21547 0-21548 0-21549 0-21550 0-21551 0-21552 0-21553 0-21554 0-21555 0-21556 0-21557 0-20947 0-21599 0-21600 0-21601 0-21602 0-21603 0-21604 0-21605 0-21606 0-21607 0-21608 0-21609 0-21610 0-21611 0-21612 0-21613 0-21614 0-21615 0-21616 0-21617 0-20948 0-21665 0-21666 0-21667 0-21668 0-21669 0-21670 0-21671 0-21672 0-21673 0-21674 0-21675 0-21676 0-21677 0-21678 0-21679 0-21680 0-21681 0-20949 0-21723 0-21724 0-21725 0-21726 0-21727 0-21728 0-21729 0-21730 0-21731 0-21732 0-21733 0-21734 0-21735 0-21736 0-21737 0-21738 0-21739 0-21740 0-21741 0-20950 0-21789 0-21790 0-21791 0-21792 0-21793 0-21794 0-21795 0-21796 0-21797 0-21798 0-21799 0-21800 0-21801 0-21802 0-21803 0-21804 0-21805 0-20951 0-21847 0-21848 0-21849 0-21850 0-21851 0-21852 0-21853 0-21854 0-21855 0-21856 0-21857 0-21858 0-21859 0-21860 0-21861 0-21862 0-21863 0-21864 0-21865 0-20952 0-21913 0-21914 0-21915 0-21916 0-21917 0-21918 0-21919 0-21920 0-21921 0-21922 0-21923 0-21924 0-21925 0-21926 0-21927 0-21928 0-21929 0-20953 0-21971 0-21972 0-21973 0-21974 0-21975 0-21976 0-21977 0-21978 0-21979 0-21980 0-21981 0-21982 0-21983 0-21984 0-21985 0-21986 0-21987 0-21988 0-21989 0-21990 0-20954 0-22038 0-22039 0-22040 0-22041 0-22042 0-22043 0-22044 0-22045 0-22046 0-22047 0-22048 0-22049 0-22050 0-22051 0-22052 0-22053 0-22054 0-20955 0-22096 0-22097 0-22098 0-22099 0-22100 0-22101 0-22102 0-22103 0-22104 0-22105 0-22106 0-22107 0-22108 0-22109 0-22110 0-22111 0-22112 0-22113 0-22114 0-20956 0-22162 0-22163 0-22164 0-22165 0-22166 0-22167 0-22168 0-22169 0-22170 0-22171 0-22172 0-22173 0-22174 0-22175 0-22176 0-22177 0-22178 0-20957 0-22220 0-22221 0-22222 0-22223 0-22224 0-22225 0-22226 0-22227 0-22228 0-22229 0-22230 0-22231 0-22232 0-22233 0-22234 0-22235 0-22236 0-22237 0-22238 0-20958 0-22286 0-22287 0-22288 0-22289 0-22290 0-22291 0-22292 0-22293 0-22294 0-22295 0-22296 0-22297 0-22298 0-22299 0-22300 0-22301 0-22302 0-20959 0-22344 0-22345 0-22346 0-22347 0-22348 0-22349 0-22350 0-22351 0-22352 0-22353 0-22354 0-22355 0-22356 0-22357 0-22358 0-22359 0-22360 0-22361 0-22362 0-20960 0-22410 0-22411 0-22412 0-22413 0-22414 0-22415 0-22416 0-22417 0-22418 0-22419 0-22420 0-22421 0-22422 0-22423 0-22424 0-22425 0-22426 0-20961 0-22468 0-22469 0-22470 0-22471 0-22472 0-22473 0-22474 0-22475 0-22476 0-22477 0-22478 0-22479 0-22480 0-22481 0-22482 0-22483 0-22484 0-22485 0-22486 0-20962 0-22534 0-22535 0-22536 0-22537 0-22538 0-22539 0-22540 0-22541 0-22542 0-22543 0-22544 0-22545 0-22546 0-22547 0-22548 0-22549 0-22550 0-20963 0-22592 0-22593 0-22594 0-22595 0-22596 0-22597 0-22598 0-22599 0-22600 0-22601 0-22602 0-22603 0-22604 0-22605 0-22606 0-22607 0-22608 0-22609 0-22610 0-20964 0-22658 0-22659 0-22660 0-22661 0-22662 0-22663 0-22664 0-22665 0-22666 0-22667 0-22668 0-22669 0-22670 0-22671 0-22672 0-22673 0-22674 0-20965 0-22716 0-22717 0-22718 0-22719 0-22720 0-22721 0-22722 0-22723 0-22724 0-22725 0-22726 0-22727 0-22728 0-22729 0-22730 0-22731 0-22732 0-22733 0-22734 0-20966 0-22782 0-22783 0-22784 0-22785 0-22786 0-22787 0-22788 0-22789 0-22790 0-22791 0-22792 0-22793 0-22794 0-22795 0-22796 0-22797 0-22798 0-20967 0-22840 0-22841 0-22842 0-22843 0-22844 0-22845 0-22846 0-22847 0-22848 0-22849 0-22850 0-22851 0-22852 0-22853 0-22854 0-22855 0-22856 0-22857 0-22858 0-20968 0-22906 0-22907 0-22908 0-22909 0-22910 0-22911 0-22912 0-22913 0-22914 0-22915 0-22916 0-22917 0-22918 0-22919 0-22920 0-22921 0-20969 0-22963 0-22964 0-22965 0-22966 0-22967 0-22968 0-22969 0-22970 0-22971 0-22972 0-22973 0-22974} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 35 UNROLL 32 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {400932 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 4515 TOTAL_CYCLES_IN 54180 TOTAL_CYCLES_UNDER 346752 TOTAL_CYCLES 400932 NAME COMP_LOOP TYPE LOOP DELAY {4009330.00 ns} PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2053 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-20980 {}} {258 0 0 0-20979 {}} {258 0 0 0-20978 {}} {130 0 0 0-20977 {}} {774 0 0 0-22983 {}}} SUCCS {{772 0 0 0-20979 {}} {772 0 0 0-20980 {}} {131 0 0 0-22975 {}} {130 0 0 0-22976 {}} {130 0 0 0-22977 {}} {130 0 0 0-22978 {}} {130 0 0 0-22979 {}} {130 0 0 0-22980 {}} {130 0 0 0-22981 {}} {130 0 0 0-22982 {}} {256 0 0 0-22983 {}}} CYCLES {}}
set a(0-22975) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2054 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-20937 {}} {774 0 0 0-22983 {}}} SUCCS {{259 0 0 0-22976 {}} {130 0 0 0-22982 {}} {256 0 0 0-22983 {}}} CYCLES {}}
set a(0-22976) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2055 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-22975 {}} {130 0 0 0-20937 {}}} SUCCS {{259 0 0 0-22977 {}} {130 0 0 0-22982 {}} {258 0 0 0-22983 {}}} CYCLES {}}
set a(0-22977) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2056 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-22976 {}} {130 0 0 0-20937 {}}} SUCCS {{259 0 0 0-22978 {}} {130 0 0 0-22982 {}}} CYCLES {}}
set a(0-22978) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2057 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-22977 {}} {130 0 0 0-20937 {}}} SUCCS {{259 0 0 0-22979 {}} {130 0 0 0-22982 {}}} CYCLES {}}
set a(0-22979) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2058 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-22978 {}} {130 0 0 0-20937 {}}} SUCCS {{259 0 0 0-22980 {}} {130 0 0 0-22982 {}}} CYCLES {}}
set a(0-22980) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2059 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-22979 {}} {130 0 0 0-20937 {}}} SUCCS {{259 0 0 0-22981 {}} {130 0 0 0-22982 {}}} CYCLES {}}
set a(0-22981) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2060 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-22980 {}} {130 0 0 0-20937 {}}} SUCCS {{259 0 0 0-22982 {}}} CYCLES {}}
set a(0-22982) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-20936 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2061 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-22981 {}} {130 0 0 0-22980 {}} {130 0 0 0-22979 {}} {130 0 0 0-22978 {}} {130 0 0 0-22977 {}} {130 0 0 0-22976 {}} {130 0 0 0-22975 {}} {130 0 0 0-20937 {}}} SUCCS {{129 0 0 0-22983 {}}} CYCLES {}}
set a(0-22983) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-20936 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-22983 {}} {129 0 0 0-22982 {}} {258 0 0 0-22976 {}} {256 0 0 0-22975 {}} {256 0 0 0-20937 {}} {256 0 0 0-20977 {}}} SUCCS {{774 0 0 0-20977 {}} {774 0 0 0-20937 {}} {774 0 0 0-22975 {}} {772 0 0 0-22983 {}}} CYCLES {}}
set a(0-20936) {CHI {0-20977 0-20978 0-20979 0-20980 0-20937 0-22975 0-22976 0-22977 0-22978 0-22979 0-22980 0-22981 0-22982 0-22983} ITERATIONS 12 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {400956 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 24 TOTAL_CYCLES_IN 24 TOTAL_CYCLES_UNDER 400932 TOTAL_CYCLES 400956 NAME STAGE_LOOP TYPE LOOP DELAY {4009570.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2062 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-20976 {}} {130 0 0 0-20975 {}} {130 0 0 0-20974 {}} {130 0 0 0-20972 {}} {130 0 0 0-20971 {}} {258 0 0 0-20970 {}}} SUCCS {{772 0 0 0-20976 {}} {131 0 0 0-22984 {}} {130 0 0 0-22985 {}} {130 0 0 0-22986 {}} {130 0 0 0-22987 {}} {130 0 0 0-22988 {}} {130 0 0 0-22989 {}} {130 0 0 0-22990 {}} {130 0 0 0-22991 {}} {130 0 0 0-22992 {}} {130 0 0 0-22993 {}} {130 0 0 0-22994 {}} {130 0 0 0-22995 {}} {130 0 0 0-22996 {}} {130 0 0 0-22997 {}} {130 0 0 0-22998 {}} {130 0 0 0-22999 {}} {130 0 0 0-23000 {}} {130 0 0 0-23001 {}}} CYCLES {}}
set a(0-22984) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2063 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-20936 {}} {130 0 0 0-20975 {}}} SUCCS {} CYCLES {}}
set a(0-22985) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2064 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-20936 {}} {130 0 0 0-20975 {}}} SUCCS {{66 0 0 0-22988 {}} {66 0 0 0-22991 {}} {66 0 0 0-22994 {}} {66 0 0 0-22997 {}} {66 0 0 0-23000 {}}} CYCLES {}}
set a(0-22986) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2065 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-20936 {}} {146 0 0 0-20975 {}}} SUCCS {} CYCLES {}}
set a(0-22987) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2066 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-20936 {}} {128 0 0 0-22988 {}}} SUCCS {{259 0 0 0-22988 {}}} CYCLES {}}
set a(0-22988) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2067 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-22988 {}} {259 0 0 0-22987 {}} {66 0 0 0-22985 {}} {130 0 0 0-20936 {}} {66 0 0 0-20973 {}}} SUCCS {{128 0 0 0-22987 {}} {772 0 0 0-22988 {}} {259 0 0 0-22989 {}}} CYCLES {}}
set a(0-22989) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2068 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-22988 {}} {130 0 0 0-20936 {}}} SUCCS {} CYCLES {}}
set a(0-22990) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2069 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-20936 {}} {128 0 0 0-22991 {}}} SUCCS {{259 0 0 0-22991 {}}} CYCLES {}}
set a(0-22991) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2070 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-22991 {}} {259 0 0 0-22990 {}} {66 0 0 0-22985 {}} {130 0 0 0-20936 {}} {66 0 0 0-20973 {}}} SUCCS {{128 0 0 0-22990 {}} {772 0 0 0-22991 {}} {259 0 0 0-22992 {}}} CYCLES {}}
set a(0-22992) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2071 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-22991 {}} {130 0 0 0-20936 {}}} SUCCS {} CYCLES {}}
set a(0-22993) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2072 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-20936 {}} {128 0 0 0-22994 {}}} SUCCS {{259 0 0 0-22994 {}}} CYCLES {}}
set a(0-22994) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2073 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-22994 {}} {259 0 0 0-22993 {}} {66 0 0 0-22985 {}} {130 0 0 0-20936 {}} {66 0 0 0-20973 {}} {256 0 0 0-20971 {}}} SUCCS {{774 0 0 0-20971 {}} {128 0 0 0-22993 {}} {772 0 0 0-22994 {}} {259 0 0 0-22995 {}}} CYCLES {}}
set a(0-22995) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2074 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-22994 {}} {130 0 0 0-20936 {}}} SUCCS {} CYCLES {}}
set a(0-22996) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2075 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-20936 {}} {128 0 0 0-22997 {}}} SUCCS {{259 0 0 0-22997 {}}} CYCLES {}}
set a(0-22997) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2076 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-22997 {}} {259 0 0 0-22996 {}} {66 0 0 0-22985 {}} {130 0 0 0-20936 {}} {66 0 0 0-20973 {}} {256 0 0 0-20970 {}}} SUCCS {{774 0 0 0-20970 {}} {128 0 0 0-22996 {}} {772 0 0 0-22997 {}} {259 0 0 0-22998 {}}} CYCLES {}}
set a(0-22998) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2077 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-22997 {}} {130 0 0 0-20936 {}}} SUCCS {} CYCLES {}}
set a(0-22999) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2078 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-20936 {}} {128 0 0 0-23000 {}}} SUCCS {{259 0 0 0-23000 {}}} CYCLES {}}
set a(0-23000) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2079 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-23000 {}} {259 0 0 0-22999 {}} {66 0 0 0-22985 {}} {130 0 0 0-20936 {}} {66 0 0 0-20973 {}}} SUCCS {{128 0 0 0-22999 {}} {772 0 0 0-23000 {}} {259 0 0 0-23001 {}}} CYCLES {}}
set a(0-23001) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-20935 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2080 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-23000 {}} {130 0 0 0-20936 {}}} SUCCS {} CYCLES {}}
set a(0-20935) {CHI {0-20970 0-20971 0-20972 0-20973 0-20974 0-20975 0-20976 0-20936 0-22984 0-22985 0-22986 0-22987 0-22988 0-22989 0-22990 0-22991 0-22992 0-22993 0-22994 0-22995 0-22996 0-22997 0-22998 0-22999 0-23000 0-23001} ITERATIONS Infinite LATENCY {400953 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {400959 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 400956 TOTAL_CYCLES 400959 NAME main TYPE LOOP DELAY {4009600.00 ns} PAR 0-20934 XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2081 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-20934) {CHI 0-20935 ITERATIONS Infinite LATENCY {400953 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {400959 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 400959 TOTAL_CYCLES 400959 NAME core:rlp TYPE LOOP DELAY {4009600.00 ns} PAR {} XREFS 1b2b2287-ac29-40d3-94fc-29c215f08e5a-2082 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-20934-TOTALCYCLES) {400959}
set a(0-20934-QMOD) {ccs_in(14,32) 0-20970 ccs_in(15,32) 0-20971 ccs_sync_in_wait(12) 0-20973 mgc_shift_l(1,0,4,13) {0-20978 0-21981} mgc_add(4,0,3,1,4) {0-20985 0-22976} mgc_shift_l(1,0,4,12) {0-20986 0-21051 0-21110 0-21235 0-21484} mgc_mul(8,0,8,0,8) 0-20989 BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) {0-20991 0-21056 0-21116 0-21181 0-21241 0-21306 0-21365 0-21430 0-21490 0-21555 0-21614 0-21679 0-21738 0-21803 0-21862 0-21927 0-21987 0-22052 0-22111 0-22176 0-22235 0-22300 0-22359 0-22424 0-22483 0-22548 0-22607 0-22672 0-22731 0-22796 0-22855 0-22919} BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) {0-20993 0-21057 0-21118 0-21182 0-21243 0-21307 0-21367 0-21431 0-21492 0-21556 0-21616 0-21680 0-21740 0-21804 0-21864 0-21928 0-21989 0-22053 0-22113 0-22177 0-22237 0-22301 0-22361 0-22425 0-22485 0-22549 0-22609 0-22673 0-22733 0-22797 0-22857 0-22920} mgc_add(7,0,7,0,7) 0-20999 BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) {0-21003 0-21012 0-21021 0-21034 0-21065 0-21074 0-21080 0-21093 0-21129 0-21138 0-21147 0-21160 0-21190 0-21199 0-21205 0-21218 0-21254 0-21263 0-21272 0-21285 0-21315 0-21324 0-21330 0-21343 0-21378 0-21387 0-21396 0-21409 0-21439 0-21448 0-21454 0-21467 0-21503 0-21512 0-21521 0-21534 0-21564 0-21573 0-21579 0-21592 0-21627 0-21636 0-21645 0-21658 0-21688 0-21697 0-21703 0-21716 0-21751 0-21760 0-21769 0-21782 0-21812 0-21821 0-21827 0-21840 0-21875 0-21884 0-21893 0-21906 0-21936 0-21945 0-21951 0-21964 0-22000 0-22009 0-22018 0-22031 0-22061 0-22070 0-22076 0-22089 0-22124 0-22133 0-22142 0-22155 0-22185 0-22194 0-22200 0-22213 0-22248 0-22257 0-22266 0-22279 0-22309 0-22318 0-22324 0-22337 0-22372 0-22381 0-22390 0-22403 0-22433 0-22442 0-22448 0-22461 0-22496 0-22505 0-22514 0-22527 0-22557 0-22566 0-22572 0-22585 0-22620 0-22629 0-22638 0-22651 0-22681 0-22690 0-22696 0-22709 0-22744 0-22753 0-22762 0-22775 0-22805 0-22814 0-22820 0-22833 0-22868 0-22877 0-22886 0-22899 0-22928 0-22937 0-22943 0-22956} mgc_add(12,0,12,0,12) {0-21008 0-21011 0-21064 0-21070 0-21073 0-21134 0-21137 0-21189 0-21195 0-21198 0-21259 0-21262 0-21314 0-21320 0-21323 0-21383 0-21386 0-21438 0-21444 0-21447 0-21508 0-21511 0-21563 0-21569 0-21572 0-21632 0-21635 0-21687 0-21693 0-21696 0-21756 0-21759 0-21811 0-21817 0-21820 0-21880 0-21883 0-21935 0-21941 0-21944 0-22005 0-22008 0-22060 0-22066 0-22069 0-22129 0-22132 0-22184 0-22190 0-22193 0-22253 0-22256 0-22308 0-22314 0-22317 0-22377 0-22380 0-22432 0-22438 0-22441 0-22501 0-22504 0-22556 0-22562 0-22565 0-22625 0-22628 0-22680 0-22686 0-22689 0-22749 0-22752 0-22804 0-22810 0-22813 0-22873 0-22876 0-22927 0-22933 0-22936} mgc_add(32,0,32,0,32) {0-21013 0-21023 0-21075 0-21082 0-21139 0-21149 0-21200 0-21207 0-21264 0-21274 0-21325 0-21332 0-21388 0-21398 0-21449 0-21456 0-21513 0-21523 0-21574 0-21581 0-21637 0-21647 0-21698 0-21705 0-21761 0-21771 0-21822 0-21829 0-21885 0-21895 0-21946 0-21953 0-22010 0-22020 0-22071 0-22078 0-22134 0-22144 0-22195 0-22202 0-22258 0-22268 0-22319 0-22326 0-22382 0-22392 0-22443 0-22450 0-22506 0-22516 0-22567 0-22574 0-22630 0-22640 0-22691 0-22698 0-22754 0-22764 0-22815 0-22822 0-22878 0-22888 0-22938 0-22945} modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() {0-21016 0-21078 0-21142 0-21203 0-21267 0-21328 0-21391 0-21452 0-21516 0-21577 0-21640 0-21701 0-21764 0-21825 0-21888 0-21949 0-22013 0-22074 0-22137 0-22198 0-22261 0-22322 0-22385 0-22446 0-22509 0-22570 0-22633 0-22694 0-22757 0-22818 0-22881 0-22941} modulo_sub_221cc38820a0941d4772a0cf032267436375() {0-21026 0-21085 0-21152 0-21210 0-21277 0-21335 0-21401 0-21459 0-21526 0-21584 0-21650 0-21708 0-21774 0-21832 0-21898 0-21956 0-22023 0-22081 0-22147 0-22205 0-22271 0-22329 0-22395 0-22453 0-22519 0-22577 0-22643 0-22701 0-22767 0-22825 0-22891 0-22948} mult_a1e233277d0d5c0cfe721a9995382bef70e4() {0-21032 0-21091 0-21158 0-21216 0-21283 0-21341 0-21407 0-21465 0-21532 0-21590 0-21656 0-21714 0-21780 0-21838 0-21904 0-21962 0-22029 0-22087 0-22153 0-22211 0-22277 0-22335 0-22401 0-22459 0-22525 0-22583 0-22649 0-22707 0-22773 0-22831 0-22897 0-22954} mgc_add(13,0,12,0,13) {0-21037 0-21047 0-21096 0-21106 0-21163 0-21221 0-21231 0-21288 0-21298 0-21346 0-21356 0-21412 0-21470 0-21480 0-21537 0-21547 0-21595 0-21605 0-21661 0-21719 0-21729 0-21785 0-21795 0-21843 0-21853 0-21909 0-21967 0-21977 0-22034 0-22044 0-22092 0-22102 0-22158 0-22216 0-22226 0-22282 0-22292 0-22340 0-22350 0-22406 0-22464 0-22474 0-22530 0-22540 0-22588 0-22598 0-22654 0-22712 0-22722 0-22778 0-22788 0-22836 0-22846 0-22902 0-22959} mgc_mul(12,0,12,0,12) {0-21055 0-21114 0-21180 0-21239 0-21305 0-21363 0-21429 0-21488 0-21554 0-21612 0-21678 0-21736 0-21802 0-21860 0-21926 0-21985 0-22051 0-22109 0-22175 0-22233 0-22299 0-22357 0-22423 0-22481 0-22547 0-22605 0-22671 0-22729 0-22795 0-22853 0-22918} mgc_add(11,0,11,0,11) {0-21125 0-21173 0-21374 0-21623 0-21671 0-21871 0-22120 0-22168 0-22368 0-22616 0-22664 0-22864} mgc_add(10,0,10,0,10) {0-21250 0-21422 0-21747 0-22244 0-22416 0-22740} mgc_add(9,0,9,0,9) {0-21499 0-21919 0-22492} mgc_add(8,0,8,0,8) {0-21996 0-22911} mgc_add(7,0,2,1,8) 0-22965 mgc_add(13,0,13,0,13) 0-22971 mgc_add(5,0,2,1,5) 0-22979 ccs_sync_out_wait(18) 0-22985 mgc_io_sync(0) {0-22988 0-22991 0-22994 0-22997 0-23000}}
set a(0-20934-PROC_NAME) {core}
set a(0-20934-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-20934}

