# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do fsd_testbench.ldo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity frame_sync_delay
# -- Compiling architecture behavioral of frame_sync_delay
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity fsd_testbench
# -- Compiling architecture behavioral of fsd_testbench
# -- Loading package std_logic_unsigned
# -- Loading entity frame_sync_delay
# vsim -t 1ps fsd_testbench 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_signed(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../modelsim_lib.util(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.fsd_testbench(behavioral)
# Loading work.frame_sync_delay(behavioral)
# .wave
# .structure
# .signals
add wave sim:/fsd_testbench/frame_sync_delaying/mreset_i
add wave sim:/fsd_testbench/frame_sync_delaying/clk_i
add wave sim:/fsd_testbench/frame_sync_delaying/sync_i
add wave sim:/fsd_testbench/frame_sync_delaying/spl_div_i
add wave sim:/fsd_testbench/frame_sync_delaying/div10_11_i
add wave sim:/fsd_testbench/frame_sync_delaying/lpf_i
add wave sim:/fsd_testbench/frame_sync_delaying/samplerate_x2_i
add wave sim:/fsd_testbench/frame_sync_delaying/phasedelay_i
add wave sim:/fsd_testbench/frame_sync_delaying/frame_sync_o
add wave sim:/fsd_testbench/frame_sync_delaying/div10_11_count
add wave sim:/fsd_testbench/frame_sync_delaying/line_count
add wave sim:/fsd_testbench/frame_sync_delaying/frame_count
add wave sim:/fsd_testbench/frame_sync_delaying/double_clk_count
add wave sim:/fsd_testbench/frame_sync_delaying/double_clk
add wave sim:/fsd_testbench/frame_sync_delaying/delay_count
add wave sim:/fsd_testbench/frame_sync_delaying/sync
add wave sim:/fsd_testbench/frame_sync_delaying/sync_delayed
add wave sim:/fsd_testbench/frame_sync_delaying/sync_mask
add wave sim:/fsd_testbench/frame_sync_delaying/count_en
add wave sim:/fsd_testbench/frame_sync_delaying/count_load
add wave sim:/fsd_testbench/frame_sync_delaying/count_is_2_delayed1
add wave sim:/fsd_testbench/frame_sync_delaying/count_is_2_delayed_extra
add wave sim:/fsd_testbench/frame_sync_delaying/extra_delay_count
add wave sim:/fsd_testbench/frame_sync_delaying/counting
add wave sim:/fsd_testbench/frame_sync_delaying/sync_waiting
add wave sim:/fsd_testbench/frame_sync_delaying/frame_sync
destroy .signals
run
run
restart
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/FSD_Testbench/frame_sync_delay.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity frame_sync_delay
# -- Compiling architecture behavioral of frame_sync_delay
restart
# Loading work.frame_sync_delay(behavioral)
# Warning in wave window restart:  No objects found matching "/fsd_testbench/frame_sync_delaying/count_is_2_delayed_extra" 
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/FSD_Testbench/frame_sync_delay.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity frame_sync_delay
# -- Compiling architecture behavioral of frame_sync_delay
restart
# Loading work.frame_sync_delay(behavioral)
# Warning in wave window restart:  No objects found matching "/fsd_testbench/frame_sync_delaying/counting" 
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/FSD_Testbench/frame_sync_delay.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity frame_sync_delay
# -- Compiling architecture behavioral of frame_sync_delay
restart
# Loading work.frame_sync_delay(behavioral)
run
view signals
# .signals
add wave sim:/fsd_testbench/frame_sync_delaying/mreset_i
add wave sim:/fsd_testbench/frame_sync_delaying/clk_i
add wave sim:/fsd_testbench/frame_sync_delaying/sync_i
add wave sim:/fsd_testbench/frame_sync_delaying/spl_div_i
add wave sim:/fsd_testbench/frame_sync_delaying/div10_11_i
add wave sim:/fsd_testbench/frame_sync_delaying/lpf_i
add wave sim:/fsd_testbench/frame_sync_delaying/samplerate_x2_i
add wave sim:/fsd_testbench/frame_sync_delaying/phasedelay_i
add wave sim:/fsd_testbench/frame_sync_delaying/frame_sync_o
add wave sim:/fsd_testbench/frame_sync_delaying/div10_11_count
add wave sim:/fsd_testbench/frame_sync_delaying/line_count
add wave sim:/fsd_testbench/frame_sync_delaying/frame_count
add wave sim:/fsd_testbench/frame_sync_delaying/double_clk_count
add wave sim:/fsd_testbench/frame_sync_delaying/double_clk
add wave sim:/fsd_testbench/frame_sync_delaying/delay_count
add wave sim:/fsd_testbench/frame_sync_delaying/sync
add wave sim:/fsd_testbench/frame_sync_delaying/sync_reclk
add wave sim:/fsd_testbench/frame_sync_delaying/sync_delayed
add wave sim:/fsd_testbench/frame_sync_delaying/sync_mask
add wave sim:/fsd_testbench/frame_sync_delaying/count_en
add wave sim:/fsd_testbench/frame_sync_delaying/count_load
add wave sim:/fsd_testbench/frame_sync_delaying/count_is_2_delayed1
add wave sim:/fsd_testbench/frame_sync_delaying/sync_extra_delayed
add wave sim:/fsd_testbench/frame_sync_delaying/extra_delay_count
add wave sim:/fsd_testbench/frame_sync_delaying/sync_waiting
add wave sim:/fsd_testbench/frame_sync_delaying/frame_sync
restart
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/FSD_Testbench/FSD_Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity fsd_testbench
# -- Compiling architecture behavioral of fsd_testbench
# -- Loading package std_logic_unsigned
# -- Loading entity frame_sync_delay
restart
# Loading work.fsd_testbench(behavioral)
run
