// Seed: 2849919239
module module_0 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2,
    input tri0 id_3,
    input tri id_4,
    output supply1 id_5
);
  always @(1 == id_3 or posedge -1) release id_2;
  module_2 modCall_1 (
      id_2,
      id_4,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign module_1.id_4  = 0;
endmodule
module module_1 (
    input wor id_0
    , id_6,
    input wor id_1,
    input uwire id_2,
    output supply1 id_3,
    output supply1 id_4
);
  logic id_7 = id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2 (
    output tri id_0,
    input  wor id_1,
    output tri id_2
);
  assign id_0 = -1;
  wire id_4 = id_1;
endmodule
