#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 16 20:33:40 2025
# Process ID: 16612
# Current directory: C:/Users/08220/Downloads/pro/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16524 C:\Users\08220\Downloads\pro\final_project\final_project.xpr
# Log file: C:/Users/08220/Downloads/pro/final_project/vivado.log
# Journal file: C:/Users/08220/Downloads/pro/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/08220/Downloads/pro/final_project/final_project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/gordo/Desktop/IP/final_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 740.422 ; gain = 128.543
update_compile_order -fileset sources_1
file mkdir C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sim_1/new/tse.v w ]
add_files -fileset sim_1 C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sim_1/new/tse.v
update_compile_order -fileset sim_1
launch_sdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:i2s_receiver:1.0 - i2s_receiver_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:module_ref:tlaster_debug:1.0 - tlaster_debug_0
Successfully read diagram <design_1> from BD file <C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 952.453 ; gain = 35.828
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets tlaster_debug_0_m_axis] [get_bd_nets tlaster_debug_0_m_axis_tdata] [get_bd_nets tlaster_debug_0_m_axis_tvalid] [get_bd_nets axi_dma_0_s_axis_s2mm_tready] [get_bd_nets tlaster_debug_0_m_axis_tlast] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_nets tlaster_debug_0_debug_led] [get_bd_cells tlaster_debug_0]
delete_bd_objs [get_bd_ports led]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_fifo_mm_s_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_fifo_mm_s_0/S_AXI]
</axi_fifo_mm_s_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
set_property location {3 949 273} [get_bd_cells axi_fifo_mm_s_0]
connect_bd_net [get_bd_pins i2s_receiver_0/m_axis_aud_tdata] [get_bd_pins i2s_receiver_0/m_axis_aud_tready]
WARNING: [BD 41-1306] The connection to interface pin /i2s_receiver_0/m_axis_aud_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_aud
WARNING: [BD 41-1306] The connection to interface pin /i2s_receiver_0/m_axis_aud_tready is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_aud
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins i2s_receiver_0/m_axis_aud_tdata] [get_bd_pins i2s_receiver_0/m_axis_aud_tready]'
connect_bd_intf_net [get_bd_intf_pins i2s_receiver_0/m_axis_aud] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_RXD]
validate_bd_design
generate_target all [get_files  C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\08220\Downloads\pro\final_project\final_project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_receiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
Exporting to file C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files -ipstatic_source_dir C:/Users/08220/Downloads/pro/final_project/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/questa} {riviera=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/08220/Downloads/pro/final_project/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/08220/Downloads/pro/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Jun 16 21:55:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/08220/Downloads/pro/final_project/final_project.runs/synth_1/runme.log
[Mon Jun 16 21:55:07 2025] Launched impl_1...
Run output will be captured here: C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/runme.log
file copy -force C:/Users/08220/Downloads/pro/final_project/final_project.runs/impl_1/design_1_wrapper.sysdef C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/08220/Downloads/pro/final_project/final_project.sdk -hwspec C:/Users/08220/Downloads/pro/final_project/final_project.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 16 22:37:46 2025...
