<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../../dvi_tx.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dvi_demo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dvi_demo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dvi_demo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dvi_demo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dvi_demo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dvi_demo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dvi_demo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dvi_demo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dvi_demo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dvi_demo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dvi_demo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dvi_demo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dvi_demo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dvi_demo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dvi_demo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dvi_demo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dvi_demo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dvi_demo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dvi_demo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dvi_demo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dvi_demo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dvi_demo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dvi_demo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dvi_demo_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dvi_demo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dvi_demo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dvi_demo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dvi_demo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dvi_demo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvi_demo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvi_demo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dvi_demo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dvi_demo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvi_demo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dvi_demo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dvi_demo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dvi_demo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvi_demo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1365490720" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1365490720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365490720" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1392178171734486190" xil_pn:start_ts="1365490720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365573738" xil_pn:in_ck="766157732459846813" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1475063412371113539" xil_pn:start_ts="1365573738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../ipcore_dir/RAM.ngc"/>
      <outfile xil_pn:name="../../ipcore_dir/RAM.vhd"/>
      <outfile xil_pn:name="../../ipcore_dir/driver_fifo.ngc"/>
      <outfile xil_pn:name="../../ipcore_dir/driver_fifo.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365490720" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3948038614332531860" xil_pn:start_ts="1365490720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365490720" xil_pn:in_ck="-5376418525318567035" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1365490720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365490720" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6190108584027852915" xil_pn:start_ts="1365490720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365653798" xil_pn:in_ck="-2609510536477175438" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7727426366625000476" xil_pn:start_ts="1365653679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dvi_demo.lso"/>
      <outfile xil_pn:name="dvi_demo.ngc"/>
      <outfile xil_pn:name="dvi_demo.ngr"/>
      <outfile xil_pn:name="dvi_demo.prj"/>
      <outfile xil_pn:name="dvi_demo.stx"/>
      <outfile xil_pn:name="dvi_demo.syr"/>
      <outfile xil_pn:name="dvi_demo.xst"/>
      <outfile xil_pn:name="dvi_demo_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1365575190" xil_pn:in_ck="5239948182996566163" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893559233402441" xil_pn:start_ts="1365575190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1365653833" xil_pn:in_ck="-454164120652707396" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3878381555741456946" xil_pn:start_ts="1365653798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dvi_demo.bld"/>
      <outfile xil_pn:name="dvi_demo.ngd"/>
      <outfile xil_pn:name="dvi_demo_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1365654365" xil_pn:in_ck="601663362959516868" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1365653833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dvi_demo.pcf"/>
      <outfile xil_pn:name="dvi_demo_map.map"/>
      <outfile xil_pn:name="dvi_demo_map.mrp"/>
      <outfile xil_pn:name="dvi_demo_map.ncd"/>
      <outfile xil_pn:name="dvi_demo_map.ngm"/>
      <outfile xil_pn:name="dvi_demo_map.xrpt"/>
      <outfile xil_pn:name="dvi_demo_summary.xml"/>
      <outfile xil_pn:name="dvi_demo_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1365654586" xil_pn:in_ck="5834005161741488605" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1365654365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dvi_demo.ncd"/>
      <outfile xil_pn:name="dvi_demo.pad"/>
      <outfile xil_pn:name="dvi_demo.par"/>
      <outfile xil_pn:name="dvi_demo.ptwx"/>
      <outfile xil_pn:name="dvi_demo.unroutes"/>
      <outfile xil_pn:name="dvi_demo.xpi"/>
      <outfile xil_pn:name="dvi_demo_pad.csv"/>
      <outfile xil_pn:name="dvi_demo_pad.txt"/>
      <outfile xil_pn:name="dvi_demo_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1365654702" xil_pn:in_ck="6335898878433972781" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1365654586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dvi_demo.bgn"/>
      <outfile xil_pn:name="dvi_demo.bit"/>
      <outfile xil_pn:name="dvi_demo.drc"/>
      <outfile xil_pn:name="dvi_demo.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1365654586" xil_pn:in_ck="1801176273680121408" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1365654528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dvi_demo.twr"/>
      <outfile xil_pn:name="dvi_demo.twx"/>
    </transform>
  </transforms>

</generated_project>
