
fasong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001081c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001804  08010af0  08010af0  00011af0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080122f4  080122f4  000132f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080122fc  080122fc  000132fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08012300  08012300  00013300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e4  24000000  08012304  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004f8  240001e4  080124e8  000141e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240006dc  080124e8  000146dc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000141e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bdcf  00000000  00000000  00014212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003b46  00000000  00000000  0002ffe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001488  00000000  00000000  00033b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000fa2  00000000  00000000  00034fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037482  00000000  00000000  00035f52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001f7ce  00000000  00000000  0006d3d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015f31d  00000000  00000000  0008cba2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ebebf  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006a48  00000000  00000000  001ebf04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006f  00000000  00000000  001f294c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e4 	.word	0x240001e4
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08010ad4 	.word	0x08010ad4

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001e8 	.word	0x240001e8
 800030c:	08010ad4 	.word	0x08010ad4

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295
 8000748:	f04f 30ff 	movne.w	r0, #4294967295
 800074c:	f000 b9c0 	b.w	8000ad0 <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	468e      	mov	lr, r1
 80007e0:	4604      	mov	r4, r0
 80007e2:	4688      	mov	r8, r1
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d14a      	bne.n	800087e <__udivmoddi4+0xa6>
 80007e8:	428a      	cmp	r2, r1
 80007ea:	4617      	mov	r7, r2
 80007ec:	d962      	bls.n	80008b4 <__udivmoddi4+0xdc>
 80007ee:	fab2 f682 	clz	r6, r2
 80007f2:	b14e      	cbz	r6, 8000808 <__udivmoddi4+0x30>
 80007f4:	f1c6 0320 	rsb	r3, r6, #32
 80007f8:	fa01 f806 	lsl.w	r8, r1, r6
 80007fc:	fa20 f303 	lsr.w	r3, r0, r3
 8000800:	40b7      	lsls	r7, r6
 8000802:	ea43 0808 	orr.w	r8, r3, r8
 8000806:	40b4      	lsls	r4, r6
 8000808:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800080c:	fa1f fc87 	uxth.w	ip, r7
 8000810:	fbb8 f1fe 	udiv	r1, r8, lr
 8000814:	0c23      	lsrs	r3, r4, #16
 8000816:	fb0e 8811 	mls	r8, lr, r1, r8
 800081a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800081e:	fb01 f20c 	mul.w	r2, r1, ip
 8000822:	429a      	cmp	r2, r3
 8000824:	d909      	bls.n	800083a <__udivmoddi4+0x62>
 8000826:	18fb      	adds	r3, r7, r3
 8000828:	f101 30ff 	add.w	r0, r1, #4294967295
 800082c:	f080 80ea 	bcs.w	8000a04 <__udivmoddi4+0x22c>
 8000830:	429a      	cmp	r2, r3
 8000832:	f240 80e7 	bls.w	8000a04 <__udivmoddi4+0x22c>
 8000836:	3902      	subs	r1, #2
 8000838:	443b      	add	r3, r7
 800083a:	1a9a      	subs	r2, r3, r2
 800083c:	b2a3      	uxth	r3, r4
 800083e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000842:	fb0e 2210 	mls	r2, lr, r0, r2
 8000846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800084a:	fb00 fc0c 	mul.w	ip, r0, ip
 800084e:	459c      	cmp	ip, r3
 8000850:	d909      	bls.n	8000866 <__udivmoddi4+0x8e>
 8000852:	18fb      	adds	r3, r7, r3
 8000854:	f100 32ff 	add.w	r2, r0, #4294967295
 8000858:	f080 80d6 	bcs.w	8000a08 <__udivmoddi4+0x230>
 800085c:	459c      	cmp	ip, r3
 800085e:	f240 80d3 	bls.w	8000a08 <__udivmoddi4+0x230>
 8000862:	443b      	add	r3, r7
 8000864:	3802      	subs	r0, #2
 8000866:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800086a:	eba3 030c 	sub.w	r3, r3, ip
 800086e:	2100      	movs	r1, #0
 8000870:	b11d      	cbz	r5, 800087a <__udivmoddi4+0xa2>
 8000872:	40f3      	lsrs	r3, r6
 8000874:	2200      	movs	r2, #0
 8000876:	e9c5 3200 	strd	r3, r2, [r5]
 800087a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800087e:	428b      	cmp	r3, r1
 8000880:	d905      	bls.n	800088e <__udivmoddi4+0xb6>
 8000882:	b10d      	cbz	r5, 8000888 <__udivmoddi4+0xb0>
 8000884:	e9c5 0100 	strd	r0, r1, [r5]
 8000888:	2100      	movs	r1, #0
 800088a:	4608      	mov	r0, r1
 800088c:	e7f5      	b.n	800087a <__udivmoddi4+0xa2>
 800088e:	fab3 f183 	clz	r1, r3
 8000892:	2900      	cmp	r1, #0
 8000894:	d146      	bne.n	8000924 <__udivmoddi4+0x14c>
 8000896:	4573      	cmp	r3, lr
 8000898:	d302      	bcc.n	80008a0 <__udivmoddi4+0xc8>
 800089a:	4282      	cmp	r2, r0
 800089c:	f200 8105 	bhi.w	8000aaa <__udivmoddi4+0x2d2>
 80008a0:	1a84      	subs	r4, r0, r2
 80008a2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008a6:	2001      	movs	r0, #1
 80008a8:	4690      	mov	r8, r2
 80008aa:	2d00      	cmp	r5, #0
 80008ac:	d0e5      	beq.n	800087a <__udivmoddi4+0xa2>
 80008ae:	e9c5 4800 	strd	r4, r8, [r5]
 80008b2:	e7e2      	b.n	800087a <__udivmoddi4+0xa2>
 80008b4:	2a00      	cmp	r2, #0
 80008b6:	f000 8090 	beq.w	80009da <__udivmoddi4+0x202>
 80008ba:	fab2 f682 	clz	r6, r2
 80008be:	2e00      	cmp	r6, #0
 80008c0:	f040 80a4 	bne.w	8000a0c <__udivmoddi4+0x234>
 80008c4:	1a8a      	subs	r2, r1, r2
 80008c6:	0c03      	lsrs	r3, r0, #16
 80008c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008cc:	b280      	uxth	r0, r0
 80008ce:	b2bc      	uxth	r4, r7
 80008d0:	2101      	movs	r1, #1
 80008d2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008d6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008de:	fb04 f20c 	mul.w	r2, r4, ip
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d907      	bls.n	80008f6 <__udivmoddi4+0x11e>
 80008e6:	18fb      	adds	r3, r7, r3
 80008e8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008ec:	d202      	bcs.n	80008f4 <__udivmoddi4+0x11c>
 80008ee:	429a      	cmp	r2, r3
 80008f0:	f200 80e0 	bhi.w	8000ab4 <__udivmoddi4+0x2dc>
 80008f4:	46c4      	mov	ip, r8
 80008f6:	1a9b      	subs	r3, r3, r2
 80008f8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008fc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000900:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000904:	fb02 f404 	mul.w	r4, r2, r4
 8000908:	429c      	cmp	r4, r3
 800090a:	d907      	bls.n	800091c <__udivmoddi4+0x144>
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000912:	d202      	bcs.n	800091a <__udivmoddi4+0x142>
 8000914:	429c      	cmp	r4, r3
 8000916:	f200 80ca 	bhi.w	8000aae <__udivmoddi4+0x2d6>
 800091a:	4602      	mov	r2, r0
 800091c:	1b1b      	subs	r3, r3, r4
 800091e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000922:	e7a5      	b.n	8000870 <__udivmoddi4+0x98>
 8000924:	f1c1 0620 	rsb	r6, r1, #32
 8000928:	408b      	lsls	r3, r1
 800092a:	fa22 f706 	lsr.w	r7, r2, r6
 800092e:	431f      	orrs	r7, r3
 8000930:	fa0e f401 	lsl.w	r4, lr, r1
 8000934:	fa20 f306 	lsr.w	r3, r0, r6
 8000938:	fa2e fe06 	lsr.w	lr, lr, r6
 800093c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000940:	4323      	orrs	r3, r4
 8000942:	fa00 f801 	lsl.w	r8, r0, r1
 8000946:	fa1f fc87 	uxth.w	ip, r7
 800094a:	fbbe f0f9 	udiv	r0, lr, r9
 800094e:	0c1c      	lsrs	r4, r3, #16
 8000950:	fb09 ee10 	mls	lr, r9, r0, lr
 8000954:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000958:	fb00 fe0c 	mul.w	lr, r0, ip
 800095c:	45a6      	cmp	lr, r4
 800095e:	fa02 f201 	lsl.w	r2, r2, r1
 8000962:	d909      	bls.n	8000978 <__udivmoddi4+0x1a0>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f100 3aff 	add.w	sl, r0, #4294967295
 800096a:	f080 809c 	bcs.w	8000aa6 <__udivmoddi4+0x2ce>
 800096e:	45a6      	cmp	lr, r4
 8000970:	f240 8099 	bls.w	8000aa6 <__udivmoddi4+0x2ce>
 8000974:	3802      	subs	r0, #2
 8000976:	443c      	add	r4, r7
 8000978:	eba4 040e 	sub.w	r4, r4, lr
 800097c:	fa1f fe83 	uxth.w	lr, r3
 8000980:	fbb4 f3f9 	udiv	r3, r4, r9
 8000984:	fb09 4413 	mls	r4, r9, r3, r4
 8000988:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800098c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000990:	45a4      	cmp	ip, r4
 8000992:	d908      	bls.n	80009a6 <__udivmoddi4+0x1ce>
 8000994:	193c      	adds	r4, r7, r4
 8000996:	f103 3eff 	add.w	lr, r3, #4294967295
 800099a:	f080 8082 	bcs.w	8000aa2 <__udivmoddi4+0x2ca>
 800099e:	45a4      	cmp	ip, r4
 80009a0:	d97f      	bls.n	8000aa2 <__udivmoddi4+0x2ca>
 80009a2:	3b02      	subs	r3, #2
 80009a4:	443c      	add	r4, r7
 80009a6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009aa:	eba4 040c 	sub.w	r4, r4, ip
 80009ae:	fba0 ec02 	umull	lr, ip, r0, r2
 80009b2:	4564      	cmp	r4, ip
 80009b4:	4673      	mov	r3, lr
 80009b6:	46e1      	mov	r9, ip
 80009b8:	d362      	bcc.n	8000a80 <__udivmoddi4+0x2a8>
 80009ba:	d05f      	beq.n	8000a7c <__udivmoddi4+0x2a4>
 80009bc:	b15d      	cbz	r5, 80009d6 <__udivmoddi4+0x1fe>
 80009be:	ebb8 0203 	subs.w	r2, r8, r3
 80009c2:	eb64 0409 	sbc.w	r4, r4, r9
 80009c6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ca:	fa22 f301 	lsr.w	r3, r2, r1
 80009ce:	431e      	orrs	r6, r3
 80009d0:	40cc      	lsrs	r4, r1
 80009d2:	e9c5 6400 	strd	r6, r4, [r5]
 80009d6:	2100      	movs	r1, #0
 80009d8:	e74f      	b.n	800087a <__udivmoddi4+0xa2>
 80009da:	fbb1 fcf2 	udiv	ip, r1, r2
 80009de:	0c01      	lsrs	r1, r0, #16
 80009e0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009e4:	b280      	uxth	r0, r0
 80009e6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ea:	463b      	mov	r3, r7
 80009ec:	4638      	mov	r0, r7
 80009ee:	463c      	mov	r4, r7
 80009f0:	46b8      	mov	r8, r7
 80009f2:	46be      	mov	lr, r7
 80009f4:	2620      	movs	r6, #32
 80009f6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009fa:	eba2 0208 	sub.w	r2, r2, r8
 80009fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a02:	e766      	b.n	80008d2 <__udivmoddi4+0xfa>
 8000a04:	4601      	mov	r1, r0
 8000a06:	e718      	b.n	800083a <__udivmoddi4+0x62>
 8000a08:	4610      	mov	r0, r2
 8000a0a:	e72c      	b.n	8000866 <__udivmoddi4+0x8e>
 8000a0c:	f1c6 0220 	rsb	r2, r6, #32
 8000a10:	fa2e f302 	lsr.w	r3, lr, r2
 8000a14:	40b7      	lsls	r7, r6
 8000a16:	40b1      	lsls	r1, r6
 8000a18:	fa20 f202 	lsr.w	r2, r0, r2
 8000a1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a20:	430a      	orrs	r2, r1
 8000a22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a26:	b2bc      	uxth	r4, r7
 8000a28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a2c:	0c11      	lsrs	r1, r2, #16
 8000a2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a32:	fb08 f904 	mul.w	r9, r8, r4
 8000a36:	40b0      	lsls	r0, r6
 8000a38:	4589      	cmp	r9, r1
 8000a3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a3e:	b280      	uxth	r0, r0
 8000a40:	d93e      	bls.n	8000ac0 <__udivmoddi4+0x2e8>
 8000a42:	1879      	adds	r1, r7, r1
 8000a44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a48:	d201      	bcs.n	8000a4e <__udivmoddi4+0x276>
 8000a4a:	4589      	cmp	r9, r1
 8000a4c:	d81f      	bhi.n	8000a8e <__udivmoddi4+0x2b6>
 8000a4e:	eba1 0109 	sub.w	r1, r1, r9
 8000a52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a56:	fb09 f804 	mul.w	r8, r9, r4
 8000a5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a5e:	b292      	uxth	r2, r2
 8000a60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a64:	4542      	cmp	r2, r8
 8000a66:	d229      	bcs.n	8000abc <__udivmoddi4+0x2e4>
 8000a68:	18ba      	adds	r2, r7, r2
 8000a6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a6e:	d2c4      	bcs.n	80009fa <__udivmoddi4+0x222>
 8000a70:	4542      	cmp	r2, r8
 8000a72:	d2c2      	bcs.n	80009fa <__udivmoddi4+0x222>
 8000a74:	f1a9 0102 	sub.w	r1, r9, #2
 8000a78:	443a      	add	r2, r7
 8000a7a:	e7be      	b.n	80009fa <__udivmoddi4+0x222>
 8000a7c:	45f0      	cmp	r8, lr
 8000a7e:	d29d      	bcs.n	80009bc <__udivmoddi4+0x1e4>
 8000a80:	ebbe 0302 	subs.w	r3, lr, r2
 8000a84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a88:	3801      	subs	r0, #1
 8000a8a:	46e1      	mov	r9, ip
 8000a8c:	e796      	b.n	80009bc <__udivmoddi4+0x1e4>
 8000a8e:	eba7 0909 	sub.w	r9, r7, r9
 8000a92:	4449      	add	r1, r9
 8000a94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9c:	fb09 f804 	mul.w	r8, r9, r4
 8000aa0:	e7db      	b.n	8000a5a <__udivmoddi4+0x282>
 8000aa2:	4673      	mov	r3, lr
 8000aa4:	e77f      	b.n	80009a6 <__udivmoddi4+0x1ce>
 8000aa6:	4650      	mov	r0, sl
 8000aa8:	e766      	b.n	8000978 <__udivmoddi4+0x1a0>
 8000aaa:	4608      	mov	r0, r1
 8000aac:	e6fd      	b.n	80008aa <__udivmoddi4+0xd2>
 8000aae:	443b      	add	r3, r7
 8000ab0:	3a02      	subs	r2, #2
 8000ab2:	e733      	b.n	800091c <__udivmoddi4+0x144>
 8000ab4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ab8:	443b      	add	r3, r7
 8000aba:	e71c      	b.n	80008f6 <__udivmoddi4+0x11e>
 8000abc:	4649      	mov	r1, r9
 8000abe:	e79c      	b.n	80009fa <__udivmoddi4+0x222>
 8000ac0:	eba1 0109 	sub.w	r1, r1, r9
 8000ac4:	46c4      	mov	ip, r8
 8000ac6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aca:	fb09 f804 	mul.w	r8, r9, r4
 8000ace:	e7c4      	b.n	8000a5a <__udivmoddi4+0x282>

08000ad0 <__aeabi_idiv0>:
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08c      	sub	sp, #48	@ 0x30
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	605a      	str	r2, [r3, #4]
 8000ae4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ae6:	463b      	mov	r3, r7
 8000ae8:	2224      	movs	r2, #36	@ 0x24
 8000aea:	2100      	movs	r1, #0
 8000aec:	4618      	mov	r0, r3
 8000aee:	f00c fd47 	bl	800d580 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000af2:	4b32      	ldr	r3, [pc, #200]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000af4:	4a32      	ldr	r2, [pc, #200]	@ (8000bc0 <MX_ADC1_Init+0xec>)
 8000af6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000af8:	4b30      	ldr	r3, [pc, #192]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000afe:	4b2f      	ldr	r3, [pc, #188]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b00:	221c      	movs	r2, #28
 8000b02:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b04:	4b2d      	ldr	r3, [pc, #180]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b0a:	4b2c      	ldr	r3, [pc, #176]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b0c:	2204      	movs	r2, #4
 8000b0e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b10:	4b2a      	ldr	r3, [pc, #168]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b16:	4b29      	ldr	r3, [pc, #164]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000b1c:	4b27      	ldr	r3, [pc, #156]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b1e:	2201      	movs	r2, #1
 8000b20:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b22:	4b26      	ldr	r3, [pc, #152]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b2a:	4b24      	ldr	r3, [pc, #144]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b30:	4b22      	ldr	r3, [pc, #136]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000b36:	4b21      	ldr	r3, [pc, #132]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000b42:	4b1e      	ldr	r3, [pc, #120]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000b48:	4b1c      	ldr	r3, [pc, #112]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000b50:	4b1a      	ldr	r3, [pc, #104]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b52:	2201      	movs	r2, #1
 8000b54:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b56:	4819      	ldr	r0, [pc, #100]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b58:	f002 fa94 	bl	8003084 <HAL_ADC_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000b62:	f001 f9ed 	bl	8001f40 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b66:	2300      	movs	r3, #0
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4812      	ldr	r0, [pc, #72]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000b72:	f003 fe1d 	bl	80047b0 <HAL_ADCEx_MultiModeConfigChannel>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000b7c:	f001 f9e0 	bl	8001f40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000b80:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <MX_ADC1_Init+0xf0>)
 8000b82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b84:	2306      	movs	r3, #6
 8000b86:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b8c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000b90:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b92:	2304      	movs	r3, #4
 8000b94:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ba0:	463b      	mov	r3, r7
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <MX_ADC1_Init+0xe8>)
 8000ba6:	f002 fe75 	bl	8003894 <HAL_ADC_ConfigChannel>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000bb0:	f001 f9c6 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	3730      	adds	r7, #48	@ 0x30
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	24000200 	.word	0x24000200
 8000bc0:	40022000 	.word	0x40022000
 8000bc4:	08600004 	.word	0x08600004

08000bc8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08a      	sub	sp, #40	@ 0x28
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	2224      	movs	r2, #36	@ 0x24
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f00c fcd3 	bl	800d580 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000bda:	4b2c      	ldr	r3, [pc, #176]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000bdc:	4a2c      	ldr	r2, [pc, #176]	@ (8000c90 <MX_ADC2_Init+0xc8>)
 8000bde:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000be0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_8B;
 8000be6:	4b29      	ldr	r3, [pc, #164]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000be8:	221c      	movs	r2, #28
 8000bea:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bec:	4b27      	ldr	r3, [pc, #156]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bf2:	4b26      	ldr	r3, [pc, #152]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000bf4:	2204      	movs	r2, #4
 8000bf6:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000bf8:	4b24      	ldr	r3, [pc, #144]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000bfe:	4b23      	ldr	r3, [pc, #140]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000c04:	4b21      	ldr	r3, [pc, #132]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c0a:	4b20      	ldr	r3, [pc, #128]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c12:	4b1e      	ldr	r3, [pc, #120]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c18:	4b1c      	ldr	r3, [pc, #112]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c24:	4b19      	ldr	r3, [pc, #100]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c2a:	4b18      	ldr	r3, [pc, #96]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000c30:	4b16      	ldr	r3, [pc, #88]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000c38:	4b14      	ldr	r3, [pc, #80]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c3e:	4813      	ldr	r0, [pc, #76]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c40:	f002 fa20 	bl	8003084 <HAL_ADC_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000c4a:	f001 f979 	bl	8001f40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c4e:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <MX_ADC2_Init+0xcc>)
 8000c50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c52:	2306      	movs	r3, #6
 8000c54:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c5a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c5e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c60:	2304      	movs	r3, #4
 8000c62:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	4619      	mov	r1, r3
 8000c72:	4806      	ldr	r0, [pc, #24]	@ (8000c8c <MX_ADC2_Init+0xc4>)
 8000c74:	f002 fe0e 	bl	8003894 <HAL_ADC_ConfigChannel>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000c7e:	f001 f95f 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c82:	bf00      	nop
 8000c84:	3728      	adds	r7, #40	@ 0x28
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	24000270 	.word	0x24000270
 8000c90:	40022100 	.word	0x40022100
 8000c94:	10c00010 	.word	0x10c00010

08000c98 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b0ba      	sub	sp, #232	@ 0xe8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]
 8000cae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cb0:	f107 0318 	add.w	r3, r7, #24
 8000cb4:	22b8      	movs	r2, #184	@ 0xb8
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f00c fc61 	bl	800d580 <memset>
  if(adcHandle->Instance==ADC1)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a51      	ldr	r2, [pc, #324]	@ (8000e08 <HAL_ADC_MspInit+0x170>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d14b      	bne.n	8000d60 <HAL_ADC_MspInit+0xc8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cc8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000cd4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cdc:	f107 0318 	add.w	r3, r7, #24
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f005 fe95 	bl	8006a10 <HAL_RCCEx_PeriphCLKConfig>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <HAL_ADC_MspInit+0x58>
    {
      Error_Handler();
 8000cec:	f001 f928 	bl	8001f40 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000cf0:	4b46      	ldr	r3, [pc, #280]	@ (8000e0c <HAL_ADC_MspInit+0x174>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	4a45      	ldr	r2, [pc, #276]	@ (8000e0c <HAL_ADC_MspInit+0x174>)
 8000cf8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000cfa:	4b44      	ldr	r3, [pc, #272]	@ (8000e0c <HAL_ADC_MspInit+0x174>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d10e      	bne.n	8000d20 <HAL_ADC_MspInit+0x88>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000d02:	4b43      	ldr	r3, [pc, #268]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000d04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d08:	4a41      	ldr	r2, [pc, #260]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000d0a:	f043 0320 	orr.w	r3, r3, #32
 8000d0e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d12:	4b3f      	ldr	r3, [pc, #252]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000d14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d18:	f003 0320 	and.w	r3, r3, #32
 8000d1c:	617b      	str	r3, [r7, #20]
 8000d1e:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d20:	4b3b      	ldr	r3, [pc, #236]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d26:	4a3a      	ldr	r2, [pc, #232]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000d28:	f043 0320 	orr.w	r3, r3, #32
 8000d2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d30:	4b37      	ldr	r3, [pc, #220]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000d32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d36:	f003 0320 	and.w	r3, r3, #32
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d3e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d46:	2303      	movs	r3, #3
 8000d48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d56:	4619      	mov	r1, r3
 8000d58:	482e      	ldr	r0, [pc, #184]	@ (8000e14 <HAL_ADC_MspInit+0x17c>)
 8000d5a:	f004 fcf7 	bl	800574c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000d5e:	e04e      	b.n	8000dfe <HAL_ADC_MspInit+0x166>
  else if(adcHandle->Instance==ADC2)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a2c      	ldr	r2, [pc, #176]	@ (8000e18 <HAL_ADC_MspInit+0x180>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d149      	bne.n	8000dfe <HAL_ADC_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d6a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000d6e:	f04f 0300 	mov.w	r3, #0
 8000d72:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000d76:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d7a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d7e:	f107 0318 	add.w	r3, r7, #24
 8000d82:	4618      	mov	r0, r3
 8000d84:	f005 fe44 	bl	8006a10 <HAL_RCCEx_PeriphCLKConfig>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <HAL_ADC_MspInit+0xfa>
      Error_Handler();
 8000d8e:	f001 f8d7 	bl	8001f40 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000d92:	4b1e      	ldr	r3, [pc, #120]	@ (8000e0c <HAL_ADC_MspInit+0x174>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	3301      	adds	r3, #1
 8000d98:	4a1c      	ldr	r2, [pc, #112]	@ (8000e0c <HAL_ADC_MspInit+0x174>)
 8000d9a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e0c <HAL_ADC_MspInit+0x174>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d10e      	bne.n	8000dc2 <HAL_ADC_MspInit+0x12a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000da6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000daa:	4a19      	ldr	r2, [pc, #100]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000dac:	f043 0320 	orr.w	r3, r3, #32
 8000db0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000db4:	4b16      	ldr	r3, [pc, #88]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000db6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dba:	f003 0320 	and.w	r3, r3, #32
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc2:	4b13      	ldr	r3, [pc, #76]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000dc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc8:	4a11      	ldr	r2, [pc, #68]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000dca:	f043 0304 	orr.w	r3, r3, #4
 8000dce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <HAL_ADC_MspInit+0x178>)
 8000dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd8:	f003 0304 	and.w	r3, r3, #4
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000de0:	2310      	movs	r3, #16
 8000de2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000de6:	2303      	movs	r3, #3
 8000de8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000df6:	4619      	mov	r1, r3
 8000df8:	4808      	ldr	r0, [pc, #32]	@ (8000e1c <HAL_ADC_MspInit+0x184>)
 8000dfa:	f004 fca7 	bl	800574c <HAL_GPIO_Init>
}
 8000dfe:	bf00      	nop
 8000e00:	37e8      	adds	r7, #232	@ 0xe8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	40022000 	.word	0x40022000
 8000e0c:	240002e0 	.word	0x240002e0
 8000e10:	58024400 	.word	0x58024400
 8000e14:	58021400 	.word	0x58021400
 8000e18:	40022100 	.word	0x40022100
 8000e1c:	58020800 	.word	0x58020800

08000e20 <Get_Chanel_1_2>:
  }
}

/* USER CODE BEGIN 1 */
void Get_Chanel_1_2(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	 	HAL_ADC_Start(&hadc1);
 8000e24:	4825      	ldr	r0, [pc, #148]	@ (8000ebc <Get_Chanel_1_2+0x9c>)
 8000e26:	f002 fb35 	bl	8003494 <HAL_ADC_Start>
       // 
	 	if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8000e2a:	210a      	movs	r1, #10
 8000e2c:	4823      	ldr	r0, [pc, #140]	@ (8000ebc <Get_Chanel_1_2+0x9c>)
 8000e2e:	f002 fc2f 	bl	8003690 <HAL_ADC_PollForConversion>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d106      	bne.n	8000e46 <Get_Chanel_1_2+0x26>
       {
	      X = (int32_t)HAL_ADC_GetValue(&hadc1);
 8000e38:	4820      	ldr	r0, [pc, #128]	@ (8000ebc <Get_Chanel_1_2+0x9c>)
 8000e3a:	f002 fd1d 	bl	8003878 <HAL_ADC_GetValue>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	461a      	mov	r2, r3
 8000e42:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec0 <Get_Chanel_1_2+0xa0>)
 8000e44:	601a      	str	r2, [r3, #0]
	   }
	     // ADC1
     HAL_ADC_Stop(&hadc1);
 8000e46:	481d      	ldr	r0, [pc, #116]	@ (8000ebc <Get_Chanel_1_2+0x9c>)
 8000e48:	f002 fbee 	bl	8003628 <HAL_ADC_Stop>

		// ADC2
	    HAL_ADC_Start(&hadc2);
 8000e4c:	481d      	ldr	r0, [pc, #116]	@ (8000ec4 <Get_Chanel_1_2+0xa4>)
 8000e4e:	f002 fb21 	bl	8003494 <HAL_ADC_Start>
	    // 
	if (HAL_ADC_PollForConversion(&hadc2, 10) == HAL_OK)
 8000e52:	210a      	movs	r1, #10
 8000e54:	481b      	ldr	r0, [pc, #108]	@ (8000ec4 <Get_Chanel_1_2+0xa4>)
 8000e56:	f002 fc1b 	bl	8003690 <HAL_ADC_PollForConversion>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d106      	bne.n	8000e6e <Get_Chanel_1_2+0x4e>
	  {
		Y = (int32_t)HAL_ADC_GetValue(&hadc2);
 8000e60:	4818      	ldr	r0, [pc, #96]	@ (8000ec4 <Get_Chanel_1_2+0xa4>)
 8000e62:	f002 fd09 	bl	8003878 <HAL_ADC_GetValue>
 8000e66:	4603      	mov	r3, r0
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4b17      	ldr	r3, [pc, #92]	@ (8000ec8 <Get_Chanel_1_2+0xa8>)
 8000e6c:	601a      	str	r2, [r3, #0]
	  }
	  // ADC2
	   HAL_ADC_Stop(&hadc2);
 8000e6e:	4815      	ldr	r0, [pc, #84]	@ (8000ec4 <Get_Chanel_1_2+0xa4>)
 8000e70:	f002 fbda 	bl	8003628 <HAL_ADC_Stop>

	    X=X-120;
 8000e74:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <Get_Chanel_1_2+0xa0>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	3b78      	subs	r3, #120	@ 0x78
 8000e7a:	4a11      	ldr	r2, [pc, #68]	@ (8000ec0 <Get_Chanel_1_2+0xa0>)
 8000e7c:	6013      	str	r3, [r2, #0]
	    Y=Y-120;
 8000e7e:	4b12      	ldr	r3, [pc, #72]	@ (8000ec8 <Get_Chanel_1_2+0xa8>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	3b78      	subs	r3, #120	@ 0x78
 8000e84:	4a10      	ldr	r2, [pc, #64]	@ (8000ec8 <Get_Chanel_1_2+0xa8>)
 8000e86:	6013      	str	r3, [r2, #0]
		if(X>=-5 && X<=5){X=0;}
 8000e88:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec0 <Get_Chanel_1_2+0xa0>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f113 0f05 	cmn.w	r3, #5
 8000e90:	db06      	blt.n	8000ea0 <Get_Chanel_1_2+0x80>
 8000e92:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec0 <Get_Chanel_1_2+0xa0>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2b05      	cmp	r3, #5
 8000e98:	dc02      	bgt.n	8000ea0 <Get_Chanel_1_2+0x80>
 8000e9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <Get_Chanel_1_2+0xa0>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
		if(Y>=-5 && Y<=5){Y=0;}
 8000ea0:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <Get_Chanel_1_2+0xa8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f113 0f05 	cmn.w	r3, #5
 8000ea8:	db06      	blt.n	8000eb8 <Get_Chanel_1_2+0x98>
 8000eaa:	4b07      	ldr	r3, [pc, #28]	@ (8000ec8 <Get_Chanel_1_2+0xa8>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2b05      	cmp	r3, #5
 8000eb0:	dc02      	bgt.n	8000eb8 <Get_Chanel_1_2+0x98>
 8000eb2:	4b05      	ldr	r3, [pc, #20]	@ (8000ec8 <Get_Chanel_1_2+0xa8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]

}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	24000200 	.word	0x24000200
 8000ec0:	240003c0 	.word	0x240003c0
 8000ec4:	24000270 	.word	0x24000270
 8000ec8:	240003c4 	.word	0x240003c4

08000ecc <atk_mw8266d_hw_init>:
 * @brief       ATK-MW8266D
 * @param       
 * @retval      
 */
static void atk_mw8266d_hw_init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    
    ATK_MW8266D_RST_GPIO_CLK_ENABLE();
 8000ed2:	4b10      	ldr	r3, [pc, #64]	@ (8000f14 <atk_mw8266d_hw_init+0x48>)
 8000ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed8:	4a0e      	ldr	r2, [pc, #56]	@ (8000f14 <atk_mw8266d_hw_init+0x48>)
 8000eda:	f043 0302 	orr.w	r3, r3, #2
 8000ede:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8000f14 <atk_mw8266d_hw_init+0x48>)
 8000ee4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee8:	f003 0302 	and.w	r3, r3, #2
 8000eec:	603b      	str	r3, [r7, #0]
 8000eee:	683b      	ldr	r3, [r7, #0]
    
    gpio_init_struct.Pin = ATK_MW8266D_RST_GPIO_PIN;
 8000ef0:	2304      	movs	r3, #4
 8000ef2:	607b      	str	r3, [r7, #4]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	60bb      	str	r3, [r7, #8]
    gpio_init_struct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000efc:	2302      	movs	r3, #2
 8000efe:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(ATK_MW8266D_RST_GPIO_PORT, &gpio_init_struct);
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	4619      	mov	r1, r3
 8000f04:	4804      	ldr	r0, [pc, #16]	@ (8000f18 <atk_mw8266d_hw_init+0x4c>)
 8000f06:	f004 fc21 	bl	800574c <HAL_GPIO_Init>
}
 8000f0a:	bf00      	nop
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	58024400 	.word	0x58024400
 8000f18:	58020400 	.word	0x58020400

08000f1c <atk_mw8266d_hw_reset>:
 * @brief       ATK-MW8266D
 * @param       
 * @retval      
 */
void atk_mw8266d_hw_reset(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
    ATK_MW8266D_RST(0);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2104      	movs	r1, #4
 8000f24:	4808      	ldr	r0, [pc, #32]	@ (8000f48 <atk_mw8266d_hw_reset+0x2c>)
 8000f26:	f004 fdb9 	bl	8005a9c <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000f2a:	2064      	movs	r0, #100	@ 0x64
 8000f2c:	f001 fd60 	bl	80029f0 <HAL_Delay>
    ATK_MW8266D_RST(1);
 8000f30:	2201      	movs	r2, #1
 8000f32:	2104      	movs	r1, #4
 8000f34:	4804      	ldr	r0, [pc, #16]	@ (8000f48 <atk_mw8266d_hw_reset+0x2c>)
 8000f36:	f004 fdb1 	bl	8005a9c <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000f3a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f3e:	f001 fd57 	bl	80029f0 <HAL_Delay>
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	58020400 	.word	0x58020400

08000f4c <atk_mw8266d_send_at_cmd>:
 *              timeout: 
 * @retval      ATK_MW8266D_EOK     : 
 *              ATK_MW8266D_ETIMEOUT: 
 */
uint8_t atk_mw8266d_send_at_cmd(char *cmd, char *ack, uint32_t timeout)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
    uint8_t *ret = NULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]
    
    atk_mw8266d_uart_rx_restart();
 8000f5c:	f000 f9ac 	bl	80012b8 <atk_mw8266d_uart_rx_restart>
    atk_mw8266d_uart_printf("%s\r\n", cmd);
 8000f60:	68f9      	ldr	r1, [r7, #12]
 8000f62:	4815      	ldr	r0, [pc, #84]	@ (8000fb8 <atk_mw8266d_send_at_cmd+0x6c>)
 8000f64:	f000 f984 	bl	8001270 <atk_mw8266d_uart_printf>
    
    if ((ack == NULL) || (timeout == 0))
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d002      	beq.n	8000f74 <atk_mw8266d_send_at_cmd+0x28>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d118      	bne.n	8000fa6 <atk_mw8266d_send_at_cmd+0x5a>
    {
        return ATK_MW8266D_EOK;
 8000f74:	2300      	movs	r3, #0
 8000f76:	e01a      	b.n	8000fae <atk_mw8266d_send_at_cmd+0x62>
    }
    else
    {
        while (timeout > 0)
        {
            ret = atk_mw8266d_uart_rx_get_frame();
 8000f78:	f000 f9b6 	bl	80012e8 <atk_mw8266d_uart_rx_get_frame>
 8000f7c:	6178      	str	r0, [r7, #20]
            if (ret != NULL)
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d00a      	beq.n	8000f9a <atk_mw8266d_send_at_cmd+0x4e>
            {
                if (strstr((const char *)ret, ack) != NULL)
 8000f84:	68b9      	ldr	r1, [r7, #8]
 8000f86:	6978      	ldr	r0, [r7, #20]
 8000f88:	f00c fb0f 	bl	800d5aa <strstr>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <atk_mw8266d_send_at_cmd+0x4a>
                {
                    return ATK_MW8266D_EOK;
 8000f92:	2300      	movs	r3, #0
 8000f94:	e00b      	b.n	8000fae <atk_mw8266d_send_at_cmd+0x62>
                }
                else
                {
                    atk_mw8266d_uart_rx_restart();
 8000f96:	f000 f98f 	bl	80012b8 <atk_mw8266d_uart_rx_restart>
                }
            }
            timeout--;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	607b      	str	r3, [r7, #4]
            HAL_Delay(1);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f001 fd25 	bl	80029f0 <HAL_Delay>
        while (timeout > 0)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d1e5      	bne.n	8000f78 <atk_mw8266d_send_at_cmd+0x2c>
        }
        
        return ATK_MW8266D_ETIMEOUT;
 8000fac:	2302      	movs	r3, #2
    }
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3718      	adds	r7, #24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	08010af0 	.word	0x08010af0

08000fbc <atk_mw8266d_init>:
 * @param       baudrate: ATK-MW8266D UART
 * @retval      ATK_MW8266D_EOK  : ATK-MW8266D
 *              ATK_MW8266D_ERROR: ATK-MW8266D
 */
uint8_t atk_mw8266d_init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
    atk_mw8266d_hw_init();                          /* ATK-MW8266D */
 8000fc0:	f7ff ff84 	bl	8000ecc <atk_mw8266d_hw_init>
    atk_mw8266d_hw_reset();                         /* ATK-MW8266D */
 8000fc4:	f7ff ffaa 	bl	8000f1c <atk_mw8266d_hw_reset>
    if (atk_mw8266d_at_test() != ATK_MW8266D_EOK)   /* ATK-MW8266D AT */
 8000fc8:	f000 f822 	bl	8001010 <atk_mw8266d_at_test>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <atk_mw8266d_init+0x1a>
    {
        return ATK_MW8266D_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <atk_mw8266d_init+0x1c>
    }
    
    return ATK_MW8266D_EOK;
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <atk_mw8266d_restore>:
 * @param       
 * @retval      ATK_MW8266D_EOK  : 
 *              ATK_MW8266D_ERROR: 
 */
uint8_t atk_mw8266d_restore(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
    uint8_t ret;
    
    ret = atk_mw8266d_send_at_cmd("AT+RESTORE", "ready", 3000);
 8000fe2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000fe6:	4908      	ldr	r1, [pc, #32]	@ (8001008 <atk_mw8266d_restore+0x2c>)
 8000fe8:	4808      	ldr	r0, [pc, #32]	@ (800100c <atk_mw8266d_restore+0x30>)
 8000fea:	f7ff ffaf 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
    if (ret == ATK_MW8266D_EOK)
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d101      	bne.n	8000ffc <atk_mw8266d_restore+0x20>
    {
        return ATK_MW8266D_EOK;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	e000      	b.n	8000ffe <atk_mw8266d_restore+0x22>
    }
    else
    {
        return ATK_MW8266D_ERROR;
 8000ffc:	2301      	movs	r3, #1
    }
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	08010af8 	.word	0x08010af8
 800100c:	08010b00 	.word	0x08010b00

08001010 <atk_mw8266d_at_test>:
 * @param       
 * @retval      ATK_MW8266D_EOK  : AT
 *              ATK_MW8266D_ERROR: AT
 */
uint8_t atk_mw8266d_at_test(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
    uint8_t ret;
    uint8_t i;
    
    for (i=0; i<10; i++)
 8001016:	2300      	movs	r3, #0
 8001018:	71fb      	strb	r3, [r7, #7]
 800101a:	e00f      	b.n	800103c <atk_mw8266d_at_test+0x2c>
    {
        ret = atk_mw8266d_send_at_cmd("AT", "OK", 500);
 800101c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001020:	490a      	ldr	r1, [pc, #40]	@ (800104c <atk_mw8266d_at_test+0x3c>)
 8001022:	480b      	ldr	r0, [pc, #44]	@ (8001050 <atk_mw8266d_at_test+0x40>)
 8001024:	f7ff ff92 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 8001028:	4603      	mov	r3, r0
 800102a:	71bb      	strb	r3, [r7, #6]
        if (ret == ATK_MW8266D_EOK)
 800102c:	79bb      	ldrb	r3, [r7, #6]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d101      	bne.n	8001036 <atk_mw8266d_at_test+0x26>
        {
            return ATK_MW8266D_EOK;
 8001032:	2300      	movs	r3, #0
 8001034:	e006      	b.n	8001044 <atk_mw8266d_at_test+0x34>
    for (i=0; i<10; i++)
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	3301      	adds	r3, #1
 800103a:	71fb      	strb	r3, [r7, #7]
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	2b09      	cmp	r3, #9
 8001040:	d9ec      	bls.n	800101c <atk_mw8266d_at_test+0xc>
        }
    }
    
    return ATK_MW8266D_ERROR;
 8001042:	2301      	movs	r3, #1
}
 8001044:	4618      	mov	r0, r3
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	08010b0c 	.word	0x08010b0c
 8001050:	08010b10 	.word	0x08010b10

08001054 <atk_mw8266d_set_mode>:
 * @retval      ATK_MW8266D_EOK   : 
 *              ATK_MW8266D_ERROR : 
 *              ATK_MW8266D_EINVAL: mode
 */
uint8_t atk_mw8266d_set_mode(uint8_t mode)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
    uint8_t ret;
    
    switch (mode)
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	2b03      	cmp	r3, #3
 8001062:	d018      	beq.n	8001096 <atk_mw8266d_set_mode+0x42>
 8001064:	2b03      	cmp	r3, #3
 8001066:	dc1f      	bgt.n	80010a8 <atk_mw8266d_set_mode+0x54>
 8001068:	2b01      	cmp	r3, #1
 800106a:	d002      	beq.n	8001072 <atk_mw8266d_set_mode+0x1e>
 800106c:	2b02      	cmp	r3, #2
 800106e:	d009      	beq.n	8001084 <atk_mw8266d_set_mode+0x30>
 8001070:	e01a      	b.n	80010a8 <atk_mw8266d_set_mode+0x54>
    {
        case 1:
        {
            ret = atk_mw8266d_send_at_cmd("AT+CWMODE=1", "OK", 500);    /* Station */
 8001072:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001076:	4912      	ldr	r1, [pc, #72]	@ (80010c0 <atk_mw8266d_set_mode+0x6c>)
 8001078:	4812      	ldr	r0, [pc, #72]	@ (80010c4 <atk_mw8266d_set_mode+0x70>)
 800107a:	f7ff ff67 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 800107e:	4603      	mov	r3, r0
 8001080:	73fb      	strb	r3, [r7, #15]
            break;
 8001082:	e013      	b.n	80010ac <atk_mw8266d_set_mode+0x58>
        }
        case 2:
        {
            ret = atk_mw8266d_send_at_cmd("AT+CWMODE=2", "OK", 500);    /* AP */
 8001084:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001088:	490d      	ldr	r1, [pc, #52]	@ (80010c0 <atk_mw8266d_set_mode+0x6c>)
 800108a:	480f      	ldr	r0, [pc, #60]	@ (80010c8 <atk_mw8266d_set_mode+0x74>)
 800108c:	f7ff ff5e 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 8001090:	4603      	mov	r3, r0
 8001092:	73fb      	strb	r3, [r7, #15]
            break;
 8001094:	e00a      	b.n	80010ac <atk_mw8266d_set_mode+0x58>
        }
        case 3:
        {
            ret = atk_mw8266d_send_at_cmd("AT+CWMODE=3", "OK", 500);    /* AP+Station */
 8001096:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800109a:	4909      	ldr	r1, [pc, #36]	@ (80010c0 <atk_mw8266d_set_mode+0x6c>)
 800109c:	480b      	ldr	r0, [pc, #44]	@ (80010cc <atk_mw8266d_set_mode+0x78>)
 800109e:	f7ff ff55 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]
            break;
 80010a6:	e001      	b.n	80010ac <atk_mw8266d_set_mode+0x58>
        }
        default:
        {
            return ATK_MW8266D_EINVAL;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e005      	b.n	80010b8 <atk_mw8266d_set_mode+0x64>
        }
    }
    
    if (ret == ATK_MW8266D_EOK)
 80010ac:	7bfb      	ldrb	r3, [r7, #15]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d101      	bne.n	80010b6 <atk_mw8266d_set_mode+0x62>
    {
        return ATK_MW8266D_EOK;
 80010b2:	2300      	movs	r3, #0
 80010b4:	e000      	b.n	80010b8 <atk_mw8266d_set_mode+0x64>
    }
    else
    {
        return ATK_MW8266D_ERROR;
 80010b6:	2301      	movs	r3, #1
    }
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	08010b0c 	.word	0x08010b0c
 80010c4:	08010b14 	.word	0x08010b14
 80010c8:	08010b20 	.word	0x08010b20
 80010cc:	08010b2c 	.word	0x08010b2c

080010d0 <atk_mw8266d_sw_reset>:
 * @param       
 * @retval      ATK_MW8266D_EOK  : 
 *              ATK_MW8266D_ERROR: 
 */
uint8_t atk_mw8266d_sw_reset(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
    uint8_t ret;
    
    ret = atk_mw8266d_send_at_cmd("AT+RST", "OK", 500);
 80010d6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80010da:	490a      	ldr	r1, [pc, #40]	@ (8001104 <atk_mw8266d_sw_reset+0x34>)
 80010dc:	480a      	ldr	r0, [pc, #40]	@ (8001108 <atk_mw8266d_sw_reset+0x38>)
 80010de:	f7ff ff35 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
    if (ret == ATK_MW8266D_EOK)
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d105      	bne.n	80010f8 <atk_mw8266d_sw_reset+0x28>
    {
        HAL_Delay(1000);
 80010ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010f0:	f001 fc7e 	bl	80029f0 <HAL_Delay>
        return ATK_MW8266D_EOK;
 80010f4:	2300      	movs	r3, #0
 80010f6:	e000      	b.n	80010fa <atk_mw8266d_sw_reset+0x2a>
    }
    else
    {
        return ATK_MW8266D_ERROR;
 80010f8:	2301      	movs	r3, #1
    }
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	08010b0c 	.word	0x08010b0c
 8001108:	08010b38 	.word	0x08010b38

0800110c <atk_mw8266d_ate_config>:
 *                   1
 * @retval      ATK_MW8266D_EOK  : 
 *              ATK_MW8266D_ERROR: 
 */
uint8_t atk_mw8266d_ate_config(uint8_t cfg)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
    uint8_t ret;
    
    switch (cfg)
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d002      	beq.n	8001122 <atk_mw8266d_ate_config+0x16>
 800111c:	2b01      	cmp	r3, #1
 800111e:	d009      	beq.n	8001134 <atk_mw8266d_ate_config+0x28>
 8001120:	e011      	b.n	8001146 <atk_mw8266d_ate_config+0x3a>
    {
        case 0:
        {
            ret = atk_mw8266d_send_at_cmd("ATE0", "OK", 500);   /*  */
 8001122:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001126:	490e      	ldr	r1, [pc, #56]	@ (8001160 <atk_mw8266d_ate_config+0x54>)
 8001128:	480e      	ldr	r0, [pc, #56]	@ (8001164 <atk_mw8266d_ate_config+0x58>)
 800112a:	f7ff ff0f 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 800112e:	4603      	mov	r3, r0
 8001130:	73fb      	strb	r3, [r7, #15]
            break;
 8001132:	e00a      	b.n	800114a <atk_mw8266d_ate_config+0x3e>
        }
        case 1:
        {
            ret = atk_mw8266d_send_at_cmd("ATE1", "OK", 500);   /*  */
 8001134:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001138:	4909      	ldr	r1, [pc, #36]	@ (8001160 <atk_mw8266d_ate_config+0x54>)
 800113a:	480b      	ldr	r0, [pc, #44]	@ (8001168 <atk_mw8266d_ate_config+0x5c>)
 800113c:	f7ff ff06 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]
            break;
 8001144:	e001      	b.n	800114a <atk_mw8266d_ate_config+0x3e>
        }
        default:
        {
            return ATK_MW8266D_EINVAL;
 8001146:	2303      	movs	r3, #3
 8001148:	e005      	b.n	8001156 <atk_mw8266d_ate_config+0x4a>
        }
    }
    
    if (ret == ATK_MW8266D_EOK)
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d101      	bne.n	8001154 <atk_mw8266d_ate_config+0x48>
    {
        return ATK_MW8266D_EOK;
 8001150:	2300      	movs	r3, #0
 8001152:	e000      	b.n	8001156 <atk_mw8266d_ate_config+0x4a>
    }
    else
    {
        return ATK_MW8266D_ERROR;
 8001154:	2301      	movs	r3, #1
    }
}
 8001156:	4618      	mov	r0, r3
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	08010b0c 	.word	0x08010b0c
 8001164:	08010b40 	.word	0x08010b40
 8001168:	08010b48 	.word	0x08010b48

0800116c <atk_mw8266d_join_ap>:
 *              pwd : WIFI
 * @retval      ATK_MW8266D_EOK  : WIFI
 *              ATK_MW8266D_ERROR: WIFI
 */
uint8_t atk_mw8266d_join_ap(char *ssid, char *pwd)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b094      	sub	sp, #80	@ 0x50
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
    uint8_t ret;
    char cmd[64];
    
    sprintf(cmd, "AT+CWJAP=\"%s\",\"%s\"", ssid, pwd);
 8001176:	f107 000c 	add.w	r0, r7, #12
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	490c      	ldr	r1, [pc, #48]	@ (80011b0 <atk_mw8266d_join_ap+0x44>)
 8001180:	f00c f8e4 	bl	800d34c <siprintf>
    ret = atk_mw8266d_send_at_cmd(cmd, "WIFI GOT IP", 10000);
 8001184:	f107 030c 	add.w	r3, r7, #12
 8001188:	f242 7210 	movw	r2, #10000	@ 0x2710
 800118c:	4909      	ldr	r1, [pc, #36]	@ (80011b4 <atk_mw8266d_join_ap+0x48>)
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff fedc 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 8001194:	4603      	mov	r3, r0
 8001196:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (ret == ATK_MW8266D_EOK)
 800119a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <atk_mw8266d_join_ap+0x3a>
    {
        return ATK_MW8266D_EOK;
 80011a2:	2300      	movs	r3, #0
 80011a4:	e000      	b.n	80011a8 <atk_mw8266d_join_ap+0x3c>
    }
    else
    {
        return ATK_MW8266D_ERROR;
 80011a6:	2301      	movs	r3, #1
    }
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3750      	adds	r7, #80	@ 0x50
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	08010b50 	.word	0x08010b50
 80011b4:	08010b64 	.word	0x08010b64

080011b8 <atk_mw8266d_get_ip>:
 * @param       buf: IP16
 * @retval      ATK_MW8266D_EOK  : IP
 *              ATK_MW8266D_ERROR: IP
 */
uint8_t atk_mw8266d_get_ip(char *buf)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
    uint8_t ret;
    char *p_start;
    char *p_end;
    
    ret = atk_mw8266d_send_at_cmd("AT+CIFSR", "OK", 500);
 80011c0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80011c4:	4914      	ldr	r1, [pc, #80]	@ (8001218 <atk_mw8266d_get_ip+0x60>)
 80011c6:	4815      	ldr	r0, [pc, #84]	@ (800121c <atk_mw8266d_get_ip+0x64>)
 80011c8:	f7ff fec0 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 80011cc:	4603      	mov	r3, r0
 80011ce:	75fb      	strb	r3, [r7, #23]
    if (ret != ATK_MW8266D_EOK)
 80011d0:	7dfb      	ldrb	r3, [r7, #23]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <atk_mw8266d_get_ip+0x22>
    {
        return ATK_MW8266D_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e019      	b.n	800120e <atk_mw8266d_get_ip+0x56>
    }
    
    p_start = strstr((const char *)atk_mw8266d_uart_rx_get_frame(), "\"");
 80011da:	f000 f885 	bl	80012e8 <atk_mw8266d_uart_rx_get_frame>
 80011de:	4603      	mov	r3, r0
 80011e0:	2122      	movs	r1, #34	@ 0x22
 80011e2:	4618      	mov	r0, r3
 80011e4:	f00c f9d4 	bl	800d590 <strchr>
 80011e8:	6138      	str	r0, [r7, #16]
    p_end = strstr(p_start + 1, "\"");
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	3301      	adds	r3, #1
 80011ee:	2122      	movs	r1, #34	@ 0x22
 80011f0:	4618      	mov	r0, r3
 80011f2:	f00c f9cd 	bl	800d590 <strchr>
 80011f6:	60f8      	str	r0, [r7, #12]
    *p_end = '\0';
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	2200      	movs	r2, #0
 80011fc:	701a      	strb	r2, [r3, #0]
    sprintf(buf, "%s", p_start + 1);
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	3301      	adds	r3, #1
 8001202:	461a      	mov	r2, r3
 8001204:	4906      	ldr	r1, [pc, #24]	@ (8001220 <atk_mw8266d_get_ip+0x68>)
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f00c f8a0 	bl	800d34c <siprintf>
    
    return ATK_MW8266D_EOK;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3718      	adds	r7, #24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	08010b0c 	.word	0x08010b0c
 800121c:	08010b70 	.word	0x08010b70
 8001220:	08010b7c 	.word	0x08010b7c

08001224 <atk_mw8266d_connect_atkcld>:
 *              pwd: 
 * @retval      ATK_MW8266D_EOK  : 
 *              ATK_MW8266D_ERROR: 
 */
uint8_t atk_mw8266d_connect_atkcld(char *id, char *pwd)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b094      	sub	sp, #80	@ 0x50
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
    uint8_t ret;
    char cmd[64];
    
    sprintf(cmd, "AT+ATKCLDSTA=\"%s\",\"%s\"", id, pwd);
 800122e:	f107 000c 	add.w	r0, r7, #12
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	490c      	ldr	r1, [pc, #48]	@ (8001268 <atk_mw8266d_connect_atkcld+0x44>)
 8001238:	f00c f888 	bl	800d34c <siprintf>
    ret = atk_mw8266d_send_at_cmd(cmd, "CLOUD CONNECTED", 10000);
 800123c:	f107 030c 	add.w	r3, r7, #12
 8001240:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001244:	4909      	ldr	r1, [pc, #36]	@ (800126c <atk_mw8266d_connect_atkcld+0x48>)
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff fe80 	bl	8000f4c <atk_mw8266d_send_at_cmd>
 800124c:	4603      	mov	r3, r0
 800124e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (ret == ATK_MW8266D_EOK)
 8001252:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <atk_mw8266d_connect_atkcld+0x3a>
    {
        return ATK_MW8266D_EOK;
 800125a:	2300      	movs	r3, #0
 800125c:	e000      	b.n	8001260 <atk_mw8266d_connect_atkcld+0x3c>
    }
    else
    {
        return ATK_MW8266D_ERROR;
 800125e:	2301      	movs	r3, #1
    }
}
 8001260:	4618      	mov	r0, r3
 8001262:	3750      	adds	r7, #80	@ 0x50
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	08010bc8 	.word	0x08010bc8
 800126c:	08010be0 	.word	0x08010be0

08001270 <atk_mw8266d_uart_printf>:
 * @brief       ATK-MW8266D UART printf
 * @param       fmt: 
 * @retval      
 */
void atk_mw8266d_uart_printf(char *fmt, ...)
{
 8001270:	b40f      	push	{r0, r1, r2, r3}
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
    va_list ap;
    uint16_t len;
    
    va_start(ap, fmt);
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	603b      	str	r3, [r7, #0]
    vsprintf((char *)g_uart_tx_buf, fmt, ap);
 800127e:	683a      	ldr	r2, [r7, #0]
 8001280:	6939      	ldr	r1, [r7, #16]
 8001282:	480b      	ldr	r0, [pc, #44]	@ (80012b0 <atk_mw8266d_uart_printf+0x40>)
 8001284:	f00c f8de 	bl	800d444 <vsiprintf>
    va_end(ap);
    
    len = strlen((const char *)g_uart_tx_buf);
 8001288:	4809      	ldr	r0, [pc, #36]	@ (80012b0 <atk_mw8266d_uart_printf+0x40>)
 800128a:	f7ff f891 	bl	80003b0 <strlen>
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
    HAL_UART_Transmit(&huart4, g_uart_tx_buf, len, HAL_MAX_DELAY);
 8001292:	88fa      	ldrh	r2, [r7, #6]
 8001294:	f04f 33ff 	mov.w	r3, #4294967295
 8001298:	4905      	ldr	r1, [pc, #20]	@ (80012b0 <atk_mw8266d_uart_printf+0x40>)
 800129a:	4806      	ldr	r0, [pc, #24]	@ (80012b4 <atk_mw8266d_uart_printf+0x44>)
 800129c:	f008 fbe9 	bl	8009a72 <HAL_UART_Transmit>
}
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012aa:	b004      	add	sp, #16
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	24000368 	.word	0x24000368
 80012b4:	24000464 	.word	0x24000464

080012b8 <atk_mw8266d_uart_rx_restart>:
 * @brief       ATK-MW8266D UART
 * @param       
 * @retval      
 */
void atk_mw8266d_uart_rx_restart(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
    g_uart_rx_frame.sta.len     = 0;
 80012bc:	4a09      	ldr	r2, [pc, #36]	@ (80012e4 <atk_mw8266d_uart_rx_restart+0x2c>)
 80012be:	f8b2 3080 	ldrh.w	r3, [r2, #128]	@ 0x80
 80012c2:	f36f 030e 	bfc	r3, #0, #15
 80012c6:	f8a2 3080 	strh.w	r3, [r2, #128]	@ 0x80
    g_uart_rx_frame.sta.finsh   = 0;
 80012ca:	4a06      	ldr	r2, [pc, #24]	@ (80012e4 <atk_mw8266d_uart_rx_restart+0x2c>)
 80012cc:	f892 3081 	ldrb.w	r3, [r2, #129]	@ 0x81
 80012d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80012d4:	f882 3081 	strb.w	r3, [r2, #129]	@ 0x81
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	240002e4 	.word	0x240002e4

080012e8 <atk_mw8266d_uart_rx_get_frame>:
 * @param       
 * @retval      NULL: 
 *              : 
 */
uint8_t *atk_mw8266d_uart_rx_get_frame(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
    if (g_uart_rx_frame.sta.finsh == 1)
 80012ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <atk_mw8266d_uart_rx_get_frame+0x38>)
 80012ee:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80012f2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d00b      	beq.n	8001314 <atk_mw8266d_uart_rx_get_frame+0x2c>
    {
        g_uart_rx_frame.buf[g_uart_rx_frame.sta.len] = '\0';
 80012fc:	4b08      	ldr	r3, [pc, #32]	@ (8001320 <atk_mw8266d_uart_rx_get_frame+0x38>)
 80012fe:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8001302:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001306:	b29b      	uxth	r3, r3
 8001308:	461a      	mov	r2, r3
 800130a:	4b05      	ldr	r3, [pc, #20]	@ (8001320 <atk_mw8266d_uart_rx_get_frame+0x38>)
 800130c:	2100      	movs	r1, #0
 800130e:	5499      	strb	r1, [r3, r2]
        return g_uart_rx_frame.buf;
 8001310:	4b03      	ldr	r3, [pc, #12]	@ (8001320 <atk_mw8266d_uart_rx_get_frame+0x38>)
 8001312:	e000      	b.n	8001316 <atk_mw8266d_uart_rx_get_frame+0x2e>
    }
    else
    {
        return NULL;
 8001314:	2300      	movs	r3, #0
    }
}
 8001316:	4618      	mov	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	240002e4 	.word	0x240002e4

08001324 <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	460b      	mov	r3, r1
 800132e:	807b      	strh	r3, [r7, #2]
    /*  (UART4) */
    if (huart->Instance == ATK_MW8266D_UART_INTERFACE)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a0e      	ldr	r2, [pc, #56]	@ (8001370 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d116      	bne.n	8001368 <HAL_UARTEx_RxEventCallback+0x44>
    {
    	g_uart_rx_frame.sta.len=Size;
 800133a:	887b      	ldrh	r3, [r7, #2]
 800133c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001340:	b299      	uxth	r1, r3
 8001342:	4a0c      	ldr	r2, [pc, #48]	@ (8001374 <HAL_UARTEx_RxEventCallback+0x50>)
 8001344:	f8b2 3080 	ldrh.w	r3, [r2, #128]	@ 0x80
 8001348:	f361 030e 	bfi	r3, r1, #0, #15
 800134c:	f8a2 3080 	strh.w	r3, [r2, #128]	@ 0x80
    	g_uart_rx_frame.sta.finsh=1;
 8001350:	4a08      	ldr	r2, [pc, #32]	@ (8001374 <HAL_UARTEx_RxEventCallback+0x50>)
 8001352:	f892 3081 	ldrb.w	r3, [r2, #129]	@ 0x81
 8001356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800135a:	f882 3081 	strb.w	r3, [r2, #129]	@ 0x81

        /* UART */
    	HAL_UARTEx_ReceiveToIdle_IT(&huart4, g_uart_rx_frame.buf, ATK_MW8266D_UART_RX_BUF_SIZE-1);
 800135e:	227f      	movs	r2, #127	@ 0x7f
 8001360:	4904      	ldr	r1, [pc, #16]	@ (8001374 <HAL_UARTEx_RxEventCallback+0x50>)
 8001362:	4805      	ldr	r0, [pc, #20]	@ (8001378 <HAL_UARTEx_RxEventCallback+0x54>)
 8001364:	f00a ffe7 	bl	800c336 <HAL_UARTEx_ReceiveToIdle_IT>
    }
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40004c00 	.word	0x40004c00
 8001374:	240002e4 	.word	0x240002e4
 8001378:	24000464 	.word	0x24000464

0800137c <UART4_IRQHandler>:

void UART4_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001380:	4802      	ldr	r0, [pc, #8]	@ (800138c <UART4_IRQHandler+0x10>)
 8001382:	f008 fc05 	bl	8009b90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	24000464 	.word	0x24000464

08001390 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b08a      	sub	sp, #40	@ 0x28
 8001394:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001396:	f107 0314 	add.w	r3, r7, #20
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]
 80013a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013a6:	4b37      	ldr	r3, [pc, #220]	@ (8001484 <MX_GPIO_Init+0xf4>)
 80013a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ac:	4a35      	ldr	r2, [pc, #212]	@ (8001484 <MX_GPIO_Init+0xf4>)
 80013ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013b6:	4b33      	ldr	r3, [pc, #204]	@ (8001484 <MX_GPIO_Init+0xf4>)
 80013b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001484 <MX_GPIO_Init+0xf4>)
 80013c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ca:	4a2e      	ldr	r2, [pc, #184]	@ (8001484 <MX_GPIO_Init+0xf4>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001484 <MX_GPIO_Init+0xf4>)
 80013d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e2:	4b28      	ldr	r3, [pc, #160]	@ (8001484 <MX_GPIO_Init+0xf4>)
 80013e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e8:	4a26      	ldr	r2, [pc, #152]	@ (8001484 <MX_GPIO_Init+0xf4>)
 80013ea:	f043 0304 	orr.w	r3, r3, #4
 80013ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013f2:	4b24      	ldr	r3, [pc, #144]	@ (8001484 <MX_GPIO_Init+0xf4>)
 80013f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001400:	4b20      	ldr	r3, [pc, #128]	@ (8001484 <MX_GPIO_Init+0xf4>)
 8001402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001406:	4a1f      	ldr	r2, [pc, #124]	@ (8001484 <MX_GPIO_Init+0xf4>)
 8001408:	f043 0302 	orr.w	r3, r3, #2
 800140c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001410:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <MX_GPIO_Init+0xf4>)
 8001412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800141e:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <MX_GPIO_Init+0xf4>)
 8001420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001424:	4a17      	ldr	r2, [pc, #92]	@ (8001484 <MX_GPIO_Init+0xf4>)
 8001426:	f043 0320 	orr.w	r3, r3, #32
 800142a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800142e:	4b15      	ldr	r3, [pc, #84]	@ (8001484 <MX_GPIO_Init+0xf4>)
 8001430:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001434:	f003 0320 	and.w	r3, r3, #32
 8001438:	603b      	str	r3, [r7, #0]
 800143a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 800143c:	2201      	movs	r2, #1
 800143e:	2104      	movs	r1, #4
 8001440:	4811      	ldr	r0, [pc, #68]	@ (8001488 <MX_GPIO_Init+0xf8>)
 8001442:	f004 fb2b 	bl	8005a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 8001446:	2302      	movs	r3, #2
 8001448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144a:	2300      	movs	r3, #0
 800144c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800144e:	2301      	movs	r3, #1
 8001450:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	4619      	mov	r1, r3
 8001458:	480b      	ldr	r0, [pc, #44]	@ (8001488 <MX_GPIO_Init+0xf8>)
 800145a:	f004 f977 	bl	800574c <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 800145e:	2304      	movs	r3, #4
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001462:	2301      	movs	r3, #1
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800146a:	2302      	movs	r3, #2
 800146c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	4804      	ldr	r0, [pc, #16]	@ (8001488 <MX_GPIO_Init+0xf8>)
 8001476:	f004 f969 	bl	800574c <HAL_GPIO_Init>

}
 800147a:	bf00      	nop
 800147c:	3728      	adds	r7, #40	@ 0x28
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	58024400 	.word	0x58024400
 8001488:	58020400 	.word	0x58020400

0800148c <LCD_WriteCommand>:
*	: 
*	    : 
******************************************************************************************/

void  LCD_WriteCommand(uint8_t lcd_command)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]
   LCD_DC_Command;     //   
 8001496:	2200      	movs	r2, #0
 8001498:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800149c:	4806      	ldr	r0, [pc, #24]	@ (80014b8 <LCD_WriteCommand+0x2c>)
 800149e:	f004 fafd 	bl	8005a9c <HAL_GPIO_WritePin>

   HAL_SPI_Transmit(&LCD_SPI, &lcd_command, 1, 1000) ;
 80014a2:	1df9      	adds	r1, r7, #7
 80014a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014a8:	2201      	movs	r2, #1
 80014aa:	4804      	ldr	r0, [pc, #16]	@ (80014bc <LCD_WriteCommand+0x30>)
 80014ac:	f007 ffba 	bl	8009424 <HAL_SPI_Transmit>
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	58021800 	.word	0x58021800
 80014bc:	240003d8 	.word	0x240003d8

080014c0 <LCD_WriteData_8bit>:
*	: 8
*	
****************************************************************************************************************************************/

void  LCD_WriteData_8bit(uint8_t lcd_data)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	71fb      	strb	r3, [r7, #7]
   LCD_DC_Data;     //   
 80014ca:	2201      	movs	r2, #1
 80014cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014d0:	4806      	ldr	r0, [pc, #24]	@ (80014ec <LCD_WriteData_8bit+0x2c>)
 80014d2:	f004 fae3 	bl	8005a9c <HAL_GPIO_WritePin>

   HAL_SPI_Transmit(&LCD_SPI, &lcd_data, 1, 1000) ; // SPI
 80014d6:	1df9      	adds	r1, r7, #7
 80014d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014dc:	2201      	movs	r2, #1
 80014de:	4804      	ldr	r0, [pc, #16]	@ (80014f0 <LCD_WriteData_8bit+0x30>)
 80014e0:	f007 ffa0 	bl	8009424 <HAL_SPI_Transmit>
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	58021800 	.word	0x58021800
 80014f0:	240003d8 	.word	0x240003d8

080014f4 <LCD_WriteData_16bit>:
*	: 16
*	
****************************************************************************************************************************************/

void  LCD_WriteData_16bit(uint16_t lcd_data)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	80fb      	strh	r3, [r7, #6]
   uint8_t lcd_data_buff[2];    // 
   LCD_DC_Data;      //   
 80014fe:	2201      	movs	r2, #1
 8001500:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001504:	480b      	ldr	r0, [pc, #44]	@ (8001534 <LCD_WriteData_16bit+0x40>)
 8001506:	f004 fac9 	bl	8005a9c <HAL_GPIO_WritePin>
 
   lcd_data_buff[0] = lcd_data>>8;  // 
 800150a:	88fb      	ldrh	r3, [r7, #6]
 800150c:	0a1b      	lsrs	r3, r3, #8
 800150e:	b29b      	uxth	r3, r3
 8001510:	b2db      	uxtb	r3, r3
 8001512:	733b      	strb	r3, [r7, #12]
   lcd_data_buff[1] = lcd_data;
 8001514:	88fb      	ldrh	r3, [r7, #6]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	737b      	strb	r3, [r7, #13]
		
	HAL_SPI_Transmit(&LCD_SPI, lcd_data_buff, 2, 1000) ;   // SPI
 800151a:	f107 010c 	add.w	r1, r7, #12
 800151e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001522:	2202      	movs	r2, #2
 8001524:	4804      	ldr	r0, [pc, #16]	@ (8001538 <LCD_WriteData_16bit+0x44>)
 8001526:	f007 ff7d 	bl	8009424 <HAL_SPI_Transmit>
}
 800152a:	bf00      	nop
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	58021800 	.word	0x58021800
 8001538:	240003d8 	.word	0x240003d8

0800153c <SPI_LCD_Init>:
*	: SPI
*	
****************************************************************************************************************************************/

void SPI_LCD_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
   MX_SPI6_Init();               // SPI
 8001540:	f000 fd98 	bl	8002074 <MX_SPI6_Init>
   
   HAL_Delay(10);               // 5ms
 8001544:	200a      	movs	r0, #10
 8001546:	f001 fa53 	bl	80029f0 <HAL_Delay>
 	LCD_WriteCommand(0x36);       //  
 800154a:	2036      	movs	r0, #54	@ 0x36
 800154c:	f7ff ff9e 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x00);     //  RGB
 8001550:	2000      	movs	r0, #0
 8001552:	f7ff ffb5 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0x3A);			//   121618
 8001556:	203a      	movs	r0, #58	@ 0x3a
 8001558:	f7ff ff98 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x05);     //  16 
 800155c:	2005      	movs	r0, #5
 800155e:	f7ff ffaf 	bl	80014c0 <LCD_WriteData_8bit>

// 
 	LCD_WriteCommand(0xB2);			
 8001562:	20b2      	movs	r0, #178	@ 0xb2
 8001564:	f7ff ff92 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x0C);
 8001568:	200c      	movs	r0, #12
 800156a:	f7ff ffa9 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0C); 
 800156e:	200c      	movs	r0, #12
 8001570:	f7ff ffa6 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x00); 
 8001574:	2000      	movs	r0, #0
 8001576:	f7ff ffa3 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x33); 
 800157a:	2033      	movs	r0, #51	@ 0x33
 800157c:	f7ff ffa0 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x33); 			
 8001580:	2033      	movs	r0, #51	@ 0x33
 8001582:	f7ff ff9d 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xB7);		   // 
 8001586:	20b7      	movs	r0, #183	@ 0xb7
 8001588:	f7ff ff80 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x35);     // VGH = 13.26VVGL = -10.43V
 800158c:	2035      	movs	r0, #53	@ 0x35
 800158e:	f7ff ff97 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xBB);			// 
 8001592:	20bb      	movs	r0, #187	@ 0xbb
 8001594:	f7ff ff7a 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x19);     // VCOM = 1.35V
 8001598:	2019      	movs	r0, #25
 800159a:	f7ff ff91 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC0);
 800159e:	20c0      	movs	r0, #192	@ 0xc0
 80015a0:	f7ff ff74 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x2C);
 80015a4:	202c      	movs	r0, #44	@ 0x2c
 80015a6:	f7ff ff8b 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC2);       // VDV  VRH 
 80015aa:	20c2      	movs	r0, #194	@ 0xc2
 80015ac:	f7ff ff6e 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x01);     // VDV  VRH 
 80015b0:	2001      	movs	r0, #1
 80015b2:	f7ff ff85 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC3);			// VRH 
 80015b6:	20c3      	movs	r0, #195	@ 0xc3
 80015b8:	f7ff ff68 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x12);     // VRH = 4.6+( vcom+vcom offset+vdv)
 80015bc:	2012      	movs	r0, #18
 80015be:	f7ff ff7f 	bl	80014c0 <LCD_WriteData_8bit>
				
	LCD_WriteCommand(0xC4);		   // VDV 
 80015c2:	20c4      	movs	r0, #196	@ 0xc4
 80015c4:	f7ff ff62 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x20);     // VDV = 0v
 80015c8:	2020      	movs	r0, #32
 80015ca:	f7ff ff79 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC6); 		// 
 80015ce:	20c6      	movs	r0, #198	@ 0xc6
 80015d0:	f7ff ff5c 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0x0F);   	// 60
 80015d4:	200f      	movs	r0, #15
 80015d6:	f7ff ff73 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xD0);			// 
 80015da:	20d0      	movs	r0, #208	@ 0xd0
 80015dc:	f7ff ff56 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0xA4);     // 0xA4
 80015e0:	20a4      	movs	r0, #164	@ 0xa4
 80015e2:	f7ff ff6d 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0xA1);     // AVDD = 6.8V AVDD = -4.8V VDS = 2.3V
 80015e6:	20a1      	movs	r0, #161	@ 0xa1
 80015e8:	f7ff ff6a 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xE0);       // 
 80015ec:	20e0      	movs	r0, #224	@ 0xe0
 80015ee:	f7ff ff4d 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0xD0);
 80015f2:	20d0      	movs	r0, #208	@ 0xd0
 80015f4:	f7ff ff64 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x04);
 80015f8:	2004      	movs	r0, #4
 80015fa:	f7ff ff61 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0D);
 80015fe:	200d      	movs	r0, #13
 8001600:	f7ff ff5e 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x11);
 8001604:	2011      	movs	r0, #17
 8001606:	f7ff ff5b 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x13);
 800160a:	2013      	movs	r0, #19
 800160c:	f7ff ff58 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2B);
 8001610:	202b      	movs	r0, #43	@ 0x2b
 8001612:	f7ff ff55 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x3F);
 8001616:	203f      	movs	r0, #63	@ 0x3f
 8001618:	f7ff ff52 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x54);
 800161c:	2054      	movs	r0, #84	@ 0x54
 800161e:	f7ff ff4f 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x4C);
 8001622:	204c      	movs	r0, #76	@ 0x4c
 8001624:	f7ff ff4c 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x18);
 8001628:	2018      	movs	r0, #24
 800162a:	f7ff ff49 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0D);
 800162e:	200d      	movs	r0, #13
 8001630:	f7ff ff46 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0B);
 8001634:	200b      	movs	r0, #11
 8001636:	f7ff ff43 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 800163a:	201f      	movs	r0, #31
 800163c:	f7ff ff40 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x23);
 8001640:	2023      	movs	r0, #35	@ 0x23
 8001642:	f7ff ff3d 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xE1);      // 
 8001646:	20e1      	movs	r0, #225	@ 0xe1
 8001648:	f7ff ff20 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_8bit(0xD0);
 800164c:	20d0      	movs	r0, #208	@ 0xd0
 800164e:	f7ff ff37 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x04);
 8001652:	2004      	movs	r0, #4
 8001654:	f7ff ff34 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0C);
 8001658:	200c      	movs	r0, #12
 800165a:	f7ff ff31 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x11);
 800165e:	2011      	movs	r0, #17
 8001660:	f7ff ff2e 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x13);
 8001664:	2013      	movs	r0, #19
 8001666:	f7ff ff2b 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2C);
 800166a:	202c      	movs	r0, #44	@ 0x2c
 800166c:	f7ff ff28 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x3F);
 8001670:	203f      	movs	r0, #63	@ 0x3f
 8001672:	f7ff ff25 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x44);
 8001676:	2044      	movs	r0, #68	@ 0x44
 8001678:	f7ff ff22 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x51);
 800167c:	2051      	movs	r0, #81	@ 0x51
 800167e:	f7ff ff1f 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2F);
 8001682:	202f      	movs	r0, #47	@ 0x2f
 8001684:	f7ff ff1c 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 8001688:	201f      	movs	r0, #31
 800168a:	f7ff ff19 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 800168e:	201f      	movs	r0, #31
 8001690:	f7ff ff16 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x20);
 8001694:	2020      	movs	r0, #32
 8001696:	f7ff ff13 	bl	80014c0 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x23);
 800169a:	2023      	movs	r0, #35	@ 0x23
 800169c:	f7ff ff10 	bl	80014c0 <LCD_WriteData_8bit>

	LCD_WriteCommand(0x21);       // 
 80016a0:	2021      	movs	r0, #33	@ 0x21
 80016a2:	f7ff fef3 	bl	800148c <LCD_WriteCommand>

 // LCD 
	LCD_WriteCommand(0x11);       //  
 80016a6:	2011      	movs	r0, #17
 80016a8:	f7ff fef0 	bl	800148c <LCD_WriteCommand>
   HAL_Delay(120);               // 120ms
 80016ac:	2078      	movs	r0, #120	@ 0x78
 80016ae:	f001 f99f 	bl	80029f0 <HAL_Delay>

 // LCD
	LCD_WriteCommand(0x29);       // 
 80016b2:	2029      	movs	r0, #41	@ 0x29
 80016b4:	f7ff feea 	bl	800148c <LCD_WriteCommand>
	
// 
   LCD_SetDirection(Direction_V);  	      //	
 80016b8:	2002      	movs	r0, #2
 80016ba:	f000 f8bd 	bl	8001838 <LCD_SetDirection>
	LCD_SetBackColor(LCD_BLACK);           // 
 80016be:	2000      	movs	r0, #0
 80016c0:	f000 f88a 	bl	80017d8 <LCD_SetBackColor>
 	LCD_SetColor(LCD_WHITE);               // 
 80016c4:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80016c8:	f000 f856 	bl	8001778 <LCD_SetColor>
	LCD_Clear();                           // 
 80016cc:	f000 f92e 	bl	800192c <LCD_Clear>

   LCD_SetAsciiFont(&ASCII_Font24);       // 
 80016d0:	4806      	ldr	r0, [pc, #24]	@ (80016ec <SPI_LCD_Init+0x1b0>)
 80016d2:	f000 f91b 	bl	800190c <LCD_SetAsciiFont>
   LCD_ShowNumMode(Fill_Zero);	      	// 0
 80016d6:	2000      	movs	r0, #0
 80016d8:	f000 f95e 	bl	8001998 <LCD_ShowNumMode>

// 
   LCD_Backlight_ON;  // 
 80016dc:	2201      	movs	r2, #1
 80016de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016e2:	4803      	ldr	r0, [pc, #12]	@ (80016f0 <SPI_LCD_Init+0x1b4>)
 80016e4:	f004 f9da 	bl	8005a9c <HAL_GPIO_WritePin>
	
}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	24000000 	.word	0x24000000
 80016f0:	58021800 	.word	0x58021800

080016f4 <LCD_SetAddress>:
*	
*	:   
*****************************************************************************************************************************************/

void LCD_SetAddress(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)		
{
 80016f4:	b590      	push	{r4, r7, lr}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4604      	mov	r4, r0
 80016fc:	4608      	mov	r0, r1
 80016fe:	4611      	mov	r1, r2
 8001700:	461a      	mov	r2, r3
 8001702:	4623      	mov	r3, r4
 8001704:	80fb      	strh	r3, [r7, #6]
 8001706:	4603      	mov	r3, r0
 8001708:	80bb      	strh	r3, [r7, #4]
 800170a:	460b      	mov	r3, r1
 800170c:	807b      	strh	r3, [r7, #2]
 800170e:	4613      	mov	r3, r2
 8001710:	803b      	strh	r3, [r7, #0]
	LCD_WriteCommand(0x2a);			//	X
 8001712:	202a      	movs	r0, #42	@ 0x2a
 8001714:	f7ff feba 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_16bit(x1+LCD.X_Offset);
 8001718:	4b16      	ldr	r3, [pc, #88]	@ (8001774 <LCD_SetAddress+0x80>)
 800171a:	7b9b      	ldrb	r3, [r3, #14]
 800171c:	461a      	mov	r2, r3
 800171e:	88fb      	ldrh	r3, [r7, #6]
 8001720:	4413      	add	r3, r2
 8001722:	b29b      	uxth	r3, r3
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff fee5 	bl	80014f4 <LCD_WriteData_16bit>
	LCD_WriteData_16bit(x2+LCD.X_Offset);
 800172a:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <LCD_SetAddress+0x80>)
 800172c:	7b9b      	ldrb	r3, [r3, #14]
 800172e:	461a      	mov	r2, r3
 8001730:	887b      	ldrh	r3, [r7, #2]
 8001732:	4413      	add	r3, r2
 8001734:	b29b      	uxth	r3, r3
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fedc 	bl	80014f4 <LCD_WriteData_16bit>

	LCD_WriteCommand(0x2b);			//	Y
 800173c:	202b      	movs	r0, #43	@ 0x2b
 800173e:	f7ff fea5 	bl	800148c <LCD_WriteCommand>
	LCD_WriteData_16bit(y1+LCD.Y_Offset);
 8001742:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <LCD_SetAddress+0x80>)
 8001744:	7bdb      	ldrb	r3, [r3, #15]
 8001746:	461a      	mov	r2, r3
 8001748:	88bb      	ldrh	r3, [r7, #4]
 800174a:	4413      	add	r3, r2
 800174c:	b29b      	uxth	r3, r3
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff fed0 	bl	80014f4 <LCD_WriteData_16bit>
	LCD_WriteData_16bit(y2+LCD.Y_Offset);
 8001754:	4b07      	ldr	r3, [pc, #28]	@ (8001774 <LCD_SetAddress+0x80>)
 8001756:	7bdb      	ldrb	r3, [r3, #15]
 8001758:	461a      	mov	r2, r3
 800175a:	883b      	ldrh	r3, [r7, #0]
 800175c:	4413      	add	r3, r2
 800175e:	b29b      	uxth	r3, r3
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff fec7 	bl	80014f4 <LCD_WriteData_16bit>

	LCD_WriteCommand(0x2c);			//	
 8001766:	202c      	movs	r0, #44	@ 0x2c
 8001768:	f7ff fe90 	bl	800148c <LCD_WriteCommand>
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	bd90      	pop	{r4, r7, pc}
 8001774:	240003ac 	.word	0x240003ac

08001778 <LCD_SetColor>:
*					2. 24 RGB  3
*
*****************************************************************************************************************************************/

void LCD_SetColor(uint32_t Color)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
	uint16_t Red_Value = 0, Green_Value = 0, Blue_Value = 0; //
 8001780:	2300      	movs	r3, #0
 8001782:	81fb      	strh	r3, [r7, #14]
 8001784:	2300      	movs	r3, #0
 8001786:	81bb      	strh	r3, [r7, #12]
 8001788:	2300      	movs	r3, #0
 800178a:	817b      	strh	r3, [r7, #10]

	Red_Value   = (uint16_t)((Color&0x00F80000)>>8);   //  16 RGB565
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	0a1b      	lsrs	r3, r3, #8
 8001790:	b29a      	uxth	r2, r3
 8001792:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <LCD_SetColor+0x58>)
 8001794:	4013      	ands	r3, r2
 8001796:	81fb      	strh	r3, [r7, #14]
	Green_Value = (uint16_t)((Color&0x0000FC00)>>5);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	b29b      	uxth	r3, r3
 800179e:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 80017a2:	81bb      	strh	r3, [r7, #12]
	Blue_Value  = (uint16_t)((Color&0x000000F8)>>3);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	08db      	lsrs	r3, r3, #3
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	f003 031f 	and.w	r3, r3, #31
 80017ae:	817b      	strh	r3, [r7, #10]

	LCD.Color = (uint16_t)(Red_Value | Green_Value | Blue_Value);  // LCD
 80017b0:	89fa      	ldrh	r2, [r7, #14]
 80017b2:	89bb      	ldrh	r3, [r7, #12]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	897b      	ldrh	r3, [r7, #10]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	b29b      	uxth	r3, r3
 80017be:	461a      	mov	r2, r3
 80017c0:	4b04      	ldr	r3, [pc, #16]	@ (80017d4 <LCD_SetColor+0x5c>)
 80017c2:	601a      	str	r2, [r3, #0]
}
 80017c4:	bf00      	nop
 80017c6:	3714      	adds	r7, #20
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	fffff800 	.word	0xfffff800
 80017d4:	240003ac 	.word	0x240003ac

080017d8 <LCD_SetBackColor>:
*					2. 24 RGB  3
*
*****************************************************************************************************************************************/

void LCD_SetBackColor(uint32_t Color)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
	uint16_t Red_Value = 0, Green_Value = 0, Blue_Value = 0; //
 80017e0:	2300      	movs	r3, #0
 80017e2:	81fb      	strh	r3, [r7, #14]
 80017e4:	2300      	movs	r3, #0
 80017e6:	81bb      	strh	r3, [r7, #12]
 80017e8:	2300      	movs	r3, #0
 80017ea:	817b      	strh	r3, [r7, #10]

	Red_Value   = (uint16_t)((Color&0x00F80000)>>8);   //  16 RGB565
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	0a1b      	lsrs	r3, r3, #8
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001830 <LCD_SetBackColor+0x58>)
 80017f4:	4013      	ands	r3, r2
 80017f6:	81fb      	strh	r3, [r7, #14]
	Green_Value = (uint16_t)((Color&0x0000FC00)>>5);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	095b      	lsrs	r3, r3, #5
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001802:	81bb      	strh	r3, [r7, #12]
	Blue_Value  = (uint16_t)((Color&0x000000F8)>>3);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	08db      	lsrs	r3, r3, #3
 8001808:	b29b      	uxth	r3, r3
 800180a:	f003 031f 	and.w	r3, r3, #31
 800180e:	817b      	strh	r3, [r7, #10]

	LCD.BackColor = (uint16_t)(Red_Value | Green_Value | Blue_Value);	// LCD
 8001810:	89fa      	ldrh	r2, [r7, #14]
 8001812:	89bb      	ldrh	r3, [r7, #12]
 8001814:	4313      	orrs	r3, r2
 8001816:	b29a      	uxth	r2, r3
 8001818:	897b      	ldrh	r3, [r7, #10]
 800181a:	4313      	orrs	r3, r2
 800181c:	b29b      	uxth	r3, r3
 800181e:	461a      	mov	r2, r3
 8001820:	4b04      	ldr	r3, [pc, #16]	@ (8001834 <LCD_SetBackColor+0x5c>)
 8001822:	605a      	str	r2, [r3, #4]
}
 8001824:	bf00      	nop
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	fffff800 	.word	0xfffff800
 8001834:	240003ac 	.word	0x240003ac

08001838 <LCD_SetDirection>:
*              2.  LCD_DisplayDirection(Direction_H) 
*
*****************************************************************************************************************************************/

void LCD_SetDirection(uint8_t direction)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
	LCD.Direction = direction;    // LCD
 8001842:	4a31      	ldr	r2, [pc, #196]	@ (8001908 <LCD_SetDirection+0xd0>)
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	7253      	strb	r3, [r2, #9]

   if( direction == Direction_H )   // 
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d113      	bne.n	8001876 <LCD_SetDirection+0x3e>
   {
      LCD_WriteCommand(0x36);    		//  
 800184e:	2036      	movs	r0, #54	@ 0x36
 8001850:	f7ff fe1c 	bl	800148c <LCD_WriteCommand>
      LCD_WriteData_8bit(0x70);        // 
 8001854:	2070      	movs	r0, #112	@ 0x70
 8001856:	f7ff fe33 	bl	80014c0 <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;             // 
 800185a:	4b2b      	ldr	r3, [pc, #172]	@ (8001908 <LCD_SetDirection+0xd0>)
 800185c:	2200      	movs	r2, #0
 800185e:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;   
 8001860:	4b29      	ldr	r3, [pc, #164]	@ (8001908 <LCD_SetDirection+0xd0>)
 8001862:	2200      	movs	r2, #0
 8001864:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Height;		// 
 8001866:	4b28      	ldr	r3, [pc, #160]	@ (8001908 <LCD_SetDirection+0xd0>)
 8001868:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800186c:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Width;		
 800186e:	4b26      	ldr	r3, [pc, #152]	@ (8001908 <LCD_SetDirection+0xd0>)
 8001870:	22f0      	movs	r2, #240	@ 0xf0
 8001872:	819a      	strh	r2, [r3, #12]
      LCD.X_Offset   = 0;              // 
      LCD.Y_Offset   = 0;     
      LCD.Width      = LCD_Width;		// 
      LCD.Height     = LCD_Height;				
   }   
}
 8001874:	e043      	b.n	80018fe <LCD_SetDirection+0xc6>
   else if( direction == Direction_V )
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	2b02      	cmp	r3, #2
 800187a:	d113      	bne.n	80018a4 <LCD_SetDirection+0x6c>
      LCD_WriteCommand(0x36);    		//  
 800187c:	2036      	movs	r0, #54	@ 0x36
 800187e:	f7ff fe05 	bl	800148c <LCD_WriteCommand>
      LCD_WriteData_8bit(0x00);        // 
 8001882:	2000      	movs	r0, #0
 8001884:	f7ff fe1c 	bl	80014c0 <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 
 8001888:	4b1f      	ldr	r3, [pc, #124]	@ (8001908 <LCD_SetDirection+0xd0>)
 800188a:	2200      	movs	r2, #0
 800188c:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;     
 800188e:	4b1e      	ldr	r3, [pc, #120]	@ (8001908 <LCD_SetDirection+0xd0>)
 8001890:	2200      	movs	r2, #0
 8001892:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Width;		// 
 8001894:	4b1c      	ldr	r3, [pc, #112]	@ (8001908 <LCD_SetDirection+0xd0>)
 8001896:	22f0      	movs	r2, #240	@ 0xf0
 8001898:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Height;						
 800189a:	4b1b      	ldr	r3, [pc, #108]	@ (8001908 <LCD_SetDirection+0xd0>)
 800189c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80018a0:	819a      	strh	r2, [r3, #12]
}
 80018a2:	e02c      	b.n	80018fe <LCD_SetDirection+0xc6>
   else if( direction == Direction_H_Flip )
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d113      	bne.n	80018d2 <LCD_SetDirection+0x9a>
      LCD_WriteCommand(0x36);   			 //  
 80018aa:	2036      	movs	r0, #54	@ 0x36
 80018ac:	f7ff fdee 	bl	800148c <LCD_WriteCommand>
      LCD_WriteData_8bit(0xA0);         // RGB
 80018b0:	20a0      	movs	r0, #160	@ 0xa0
 80018b2:	f7ff fe05 	bl	80014c0 <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 
 80018b6:	4b14      	ldr	r3, [pc, #80]	@ (8001908 <LCD_SetDirection+0xd0>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;      
 80018bc:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <LCD_SetDirection+0xd0>)
 80018be:	2200      	movs	r2, #0
 80018c0:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Height;		 // 
 80018c2:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <LCD_SetDirection+0xd0>)
 80018c4:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80018c8:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Width;				
 80018ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001908 <LCD_SetDirection+0xd0>)
 80018cc:	22f0      	movs	r2, #240	@ 0xf0
 80018ce:	819a      	strh	r2, [r3, #12]
}
 80018d0:	e015      	b.n	80018fe <LCD_SetDirection+0xc6>
   else if( direction == Direction_V_Flip )
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	2b03      	cmp	r3, #3
 80018d6:	d112      	bne.n	80018fe <LCD_SetDirection+0xc6>
      LCD_WriteCommand(0x36);    		//  
 80018d8:	2036      	movs	r0, #54	@ 0x36
 80018da:	f7ff fdd7 	bl	800148c <LCD_WriteCommand>
      LCD_WriteData_8bit(0xC0);        //  RGB
 80018de:	20c0      	movs	r0, #192	@ 0xc0
 80018e0:	f7ff fdee 	bl	80014c0 <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 
 80018e4:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <LCD_SetDirection+0xd0>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;     
 80018ea:	4b07      	ldr	r3, [pc, #28]	@ (8001908 <LCD_SetDirection+0xd0>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Width;		// 
 80018f0:	4b05      	ldr	r3, [pc, #20]	@ (8001908 <LCD_SetDirection+0xd0>)
 80018f2:	22f0      	movs	r2, #240	@ 0xf0
 80018f4:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Height;				
 80018f6:	4b04      	ldr	r3, [pc, #16]	@ (8001908 <LCD_SetDirection+0xd0>)
 80018f8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80018fc:	819a      	strh	r2, [r3, #12]
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	240003ac 	.word	0x240003ac

0800190c <LCD_SetAsciiFont>:
*					2.  lcd_fonts.c
*
*****************************************************************************************************************************************/

void LCD_SetAsciiFont(pFONT *Asciifonts)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  LCD_AsciiFonts = Asciifonts;
 8001914:	4a04      	ldr	r2, [pc, #16]	@ (8001928 <LCD_SetAsciiFont+0x1c>)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6013      	str	r3, [r2, #0]
}
 800191a:	bf00      	nop
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	240003a8 	.word	0x240003a8

0800192c <LCD_Clear>:
*	    :	 LCD_SetBackColor() 
*
*****************************************************************************************************************************************/

void LCD_Clear(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
   LCD_SetAddress(0,0,LCD.Width-1,LCD.Height-1);	// 
 8001930:	4b16      	ldr	r3, [pc, #88]	@ (800198c <LCD_Clear+0x60>)
 8001932:	895b      	ldrh	r3, [r3, #10]
 8001934:	3b01      	subs	r3, #1
 8001936:	b29a      	uxth	r2, r3
 8001938:	4b14      	ldr	r3, [pc, #80]	@ (800198c <LCD_Clear+0x60>)
 800193a:	899b      	ldrh	r3, [r3, #12]
 800193c:	3b01      	subs	r3, #1
 800193e:	b29b      	uxth	r3, r3
 8001940:	2100      	movs	r1, #0
 8001942:	2000      	movs	r0, #0
 8001944:	f7ff fed6 	bl	80016f4 <LCD_SetAddress>
	
	LCD_DC_Data;     //   
 8001948:	2201      	movs	r2, #1
 800194a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800194e:	4810      	ldr	r0, [pc, #64]	@ (8001990 <LCD_Clear+0x64>)
 8001950:	f004 f8a4 	bl	8005a9c <HAL_GPIO_WritePin>

// 16
   LCD_SPI.Init.DataSize 	= SPI_DATASIZE_16BIT;   //	16
 8001954:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <LCD_Clear+0x68>)
 8001956:	220f      	movs	r2, #15
 8001958:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);		
 800195a:	480e      	ldr	r0, [pc, #56]	@ (8001994 <LCD_Clear+0x68>)
 800195c:	f007 fc3e 	bl	80091dc <HAL_SPI_Init>
	
   LCD_SPI_Transmit(&LCD_SPI, LCD.BackColor, LCD.Width * LCD.Height) ;   // 
 8001960:	4b0a      	ldr	r3, [pc, #40]	@ (800198c <LCD_Clear+0x60>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	b29b      	uxth	r3, r3
 8001966:	4a09      	ldr	r2, [pc, #36]	@ (800198c <LCD_Clear+0x60>)
 8001968:	8952      	ldrh	r2, [r2, #10]
 800196a:	4611      	mov	r1, r2
 800196c:	4a07      	ldr	r2, [pc, #28]	@ (800198c <LCD_Clear+0x60>)
 800196e:	8992      	ldrh	r2, [r2, #12]
 8001970:	fb01 f202 	mul.w	r2, r1, r2
 8001974:	4619      	mov	r1, r3
 8001976:	4807      	ldr	r0, [pc, #28]	@ (8001994 <LCD_Clear+0x68>)
 8001978:	f000 f8ec 	bl	8001b54 <LCD_SPI_Transmit>

// 88
	LCD_SPI.Init.DataSize 	= SPI_DATASIZE_8BIT;    //	8
 800197c:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <LCD_Clear+0x68>)
 800197e:	2207      	movs	r2, #7
 8001980:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);
 8001982:	4804      	ldr	r0, [pc, #16]	@ (8001994 <LCD_Clear+0x68>)
 8001984:	f007 fc2a 	bl	80091dc <HAL_SPI_Init>
}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	240003ac 	.word	0x240003ac
 8001990:	58021800 	.word	0x58021800
 8001994:	240003d8 	.word	0x240003d8

08001998 <LCD_ShowNumMode>:
*					2.  LCD_ShowNumMode(Fill_Zero) 0 123  000123
*
*****************************************************************************************************************************************/

void LCD_ShowNumMode(uint8_t mode)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
	LCD.ShowNum_Mode = mode;
 80019a2:	4a04      	ldr	r2, [pc, #16]	@ (80019b4 <LCD_ShowNumMode+0x1c>)
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	7213      	strb	r3, [r2, #8]
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	240003ac 	.word	0x240003ac

080019b8 <MY_SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
HAL_StatusTypeDef MY_SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	603b      	str	r3, [r7, #0]
 80019c4:	4613      	mov	r3, r2
 80019c6:	71fb      	strb	r3, [r7, #7]
   /* Wait until flag is set */
   while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80019c8:	e010      	b.n	80019ec <MY_SPI_WaitOnFlagUntilTimeout+0x34>
   {
      /* Check for the Timeout */
      if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80019ca:	f001 f805 	bl	80029d8 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d803      	bhi.n	80019e2 <MY_SPI_WaitOnFlagUntilTimeout+0x2a>
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e0:	d102      	bne.n	80019e8 <MY_SPI_WaitOnFlagUntilTimeout+0x30>
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d101      	bne.n	80019ec <MY_SPI_WaitOnFlagUntilTimeout+0x34>
      {
         return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e00f      	b.n	8001a0c <MY_SPI_WaitOnFlagUntilTimeout+0x54>
   while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	695a      	ldr	r2, [r3, #20]
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	4013      	ands	r3, r2
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	bf0c      	ite	eq
 80019fc:	2301      	moveq	r3, #1
 80019fe:	2300      	movne	r3, #0
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	461a      	mov	r2, r3
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d0df      	beq.n	80019ca <MY_SPI_WaitOnFlagUntilTimeout+0x12>
      }
   }
   return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <MY_SPI_CloseTransfer>:
 *               the configuration information for SPI module.
 * @retval HAL_ERROR: if any error detected
 *         HAL_OK: if nothing detected
 */
 void MY_SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	695b      	ldr	r3, [r3, #20]
 8001a22:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	699a      	ldr	r2, [r3, #24]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f042 0208 	orr.w	r2, r2, #8
 8001a32:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	699a      	ldr	r2, [r3, #24]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f042 0210 	orr.w	r2, r2, #16
 8001a42:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 0201 	bic.w	r2, r2, #1
 8001a52:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	6919      	ldr	r1, [r3, #16]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b50 <MY_SPI_CloseTransfer+0x13c>)
 8001a60:	400b      	ands	r3, r1
 8001a62:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	689a      	ldr	r2, [r3, #8]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8001a72:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	d014      	beq.n	8001aaa <MY_SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f003 0320 	and.w	r3, r3, #32
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00f      	beq.n	8001aaa <MY_SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a90:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	699a      	ldr	r2, [r3, #24]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f042 0220 	orr.w	r2, r2, #32
 8001aa8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b03      	cmp	r3, #3
 8001ab4:	d014      	beq.n	8001ae0 <MY_SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d00f      	beq.n	8001ae0 <MY_SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ac6:	f043 0204 	orr.w	r2, r3, #4
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	699a      	ldr	r2, [r3, #24]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ade:	619a      	str	r2, [r3, #24]
    }
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d00f      	beq.n	8001b0a <MY_SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001af0:	f043 0201 	orr.w	r2, r3, #1
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	699a      	ldr	r2, [r3, #24]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b08:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d00f      	beq.n	8001b34 <MY_SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b1a:	f043 0208 	orr.w	r2, r3, #8
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	699a      	ldr	r2, [r3, #24]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b32:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8001b44:	bf00      	nop
 8001b46:	3714      	adds	r7, #20
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	fffffc90 	.word	0xfffffc90

08001b54 <LCD_SPI_Transmit>:
  * @param  pData  : 
  * @param  Size   : 
  * @retval HAL status
  */
HAL_StatusTypeDef LCD_SPI_Transmit(SPI_HandleTypeDef *hspi, uint16_t pData, uint32_t Size)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08c      	sub	sp, #48	@ 0x30
 8001b58:	af02      	add	r7, sp, #8
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	607a      	str	r2, [r7, #4]
 8001b60:	817b      	strh	r3, [r7, #10]
   uint32_t    tickstart;  
   uint32_t    Timeout = 1000;      // 
 8001b62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b66:	623b      	str	r3, [r7, #32]
   uint32_t    LCD_pData_32bit;     // 32
   uint32_t    LCD_TxDataCount;     // 
   HAL_StatusTypeDef errorcode = HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d101      	bne.n	8001b7a <LCD_SPI_Transmit+0x26>
 8001b76:	2302      	movs	r3, #2
 8001b78:	e0f5      	b.n	8001d66 <LCD_SPI_Transmit+0x212>
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b82:	f000 ff29 	bl	80029d8 <HAL_GetTick>
 8001b86:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d007      	beq.n	8001ba4 <LCD_SPI_Transmit+0x50>
  {
    errorcode = HAL_BUSY;
 8001b94:	2302      	movs	r3, #2
 8001b96:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 8001ba0:	7ffb      	ldrb	r3, [r7, #31]
 8001ba2:	e0e0      	b.n	8001d66 <LCD_SPI_Transmit+0x212>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2203      	movs	r2, #3
 8001ba8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
//   hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  LCD_TxDataCount   = Size;                // 
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	627b      	str	r3, [r7, #36]	@ 0x24
  LCD_pData_32bit   = (pData<<16)|pData ;  // 322
 8001bcc:	897a      	ldrh	r2, [r7, #10]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	041b      	lsls	r3, r3, #16
 8001bd2:	4413      	add	r3, r2
 8001bd4:	617b      	str	r3, [r7, #20]

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2200      	movs	r2, #0
 8001be0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */

   SPI_1LINE_TX(hspi);  // SPI
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c06:	601a      	str	r2, [r3, #0]
  
//  TSIZE 0
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	6859      	ldr	r1, [r3, #4]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	4b57      	ldr	r3, [pc, #348]	@ (8001d70 <LCD_SPI_Transmit+0x21c>)
 8001c14:	400b      	ands	r3, r1
 8001c16:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f042 0201 	orr.w	r2, r2, #1
 8001c26:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c30:	d14b      	bne.n	8001cca <LCD_SPI_Transmit+0x176>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
    /* Transmit data in 16 Bit mode */
    while (LCD_TxDataCount > 0UL)
 8001c42:	e042      	b.n	8001cca <LCD_SPI_Transmit+0x176>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	695b      	ldr	r3, [r3, #20]
 8001c4a:	f003 0302 	and.w	r3, r3, #2
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d117      	bne.n	8001c82 <LCD_SPI_Transmit+0x12e>
      {
        if ((LCD_TxDataCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8001c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d90b      	bls.n	8001c70 <LCD_SPI_Transmit+0x11c>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d007      	beq.n	8001c70 <LCD_SPI_Transmit+0x11c>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = (uint32_t )LCD_pData_32bit;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	697a      	ldr	r2, [r7, #20]
 8001c66:	621a      	str	r2, [r3, #32]
         //  pData += sizeof(uint32_t);
          LCD_TxDataCount -= (uint16_t)2UL;
 8001c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6a:	3b02      	subs	r3, #2
 8001c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c6e:	e02c      	b.n	8001cca <LCD_SPI_Transmit+0x176>
        }
        else
        {
          *((__IO uint16_t *)&hspi->Instance->TXDR) = (uint16_t )pData;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	3320      	adds	r3, #32
 8001c76:	897a      	ldrh	r2, [r7, #10]
 8001c78:	801a      	strh	r2, [r3, #0]
         //  pData += sizeof(uint16_t);
          LCD_TxDataCount--;
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c80:	e023      	b.n	8001cca <LCD_SPI_Transmit+0x176>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c82:	f000 fea9 	bl	80029d8 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	6a3a      	ldr	r2, [r7, #32]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d803      	bhi.n	8001c9a <LCD_SPI_Transmit+0x146>
 8001c92:	6a3b      	ldr	r3, [r7, #32]
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c98:	d102      	bne.n	8001ca0 <LCD_SPI_Transmit+0x14c>
 8001c9a:	6a3b      	ldr	r3, [r7, #32]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d114      	bne.n	8001cca <LCD_SPI_Transmit+0x176>
        {
          /* Call standard close procedure with error check */
          MY_SPI_CloseTransfer(hspi);
 8001ca0:	68f8      	ldr	r0, [r7, #12]
 8001ca2:	f7ff feb7 	bl	8001a14 <MY_SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001cb4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e04d      	b.n	8001d66 <LCD_SPI_Transmit+0x212>
    while (LCD_TxDataCount > 0UL)
 8001cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1b9      	bne.n	8001c44 <LCD_SPI_Transmit+0xf0>
        }
      }
    }
 	if (MY_SPI_WaitOnFlagUntilTimeout(hspi, SPI_SR_TXC, RESET, tickstart, Timeout) != HAL_OK)
 8001cd0:	6a3b      	ldr	r3, [r7, #32]
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cdc:	68f8      	ldr	r0, [r7, #12]
 8001cde:	f7ff fe6b 	bl	80019b8 <MY_SPI_WaitOnFlagUntilTimeout>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d007      	beq.n	8001cf8 <LCD_SPI_Transmit+0x1a4>
   {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001cee:	f043 0220 	orr.w	r2, r3, #32
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
   }
	
   SET_BIT((hspi)->Instance->CR1 , SPI_CR1_CSUSP); // SPI
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001d06:	601a      	str	r2, [r3, #0]
   /* SPI */
   if (MY_SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_SUSP, RESET, tickstart, Timeout) != HAL_OK)
 8001d08:	6a3b      	ldr	r3, [r7, #32]
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d14:	68f8      	ldr	r0, [r7, #12]
 8001d16:	f7ff fe4f 	bl	80019b8 <MY_SPI_WaitOnFlagUntilTimeout>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d007      	beq.n	8001d30 <LCD_SPI_Transmit+0x1dc>
   {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001d26:	f043 0220 	orr.w	r2, r3, #32
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
   }
   MY_SPI_CloseTransfer(hspi);   /* Call standard close procedure with error check */
 8001d30:	68f8      	ldr	r0, [r7, #12]
 8001d32:	f7ff fe6f 	bl	8001a14 <MY_SPI_CloseTransfer>

   SET_BIT((hspi)->Instance->IFCR , SPI_IFCR_SUSPC);  // 
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	699a      	ldr	r2, [r3, #24]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d44:	619a      	str	r2, [r3, #24]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2201      	movs	r2, #1
 8001d52:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <LCD_SPI_Transmit+0x210>
  {
    return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e000      	b.n	8001d66 <LCD_SPI_Transmit+0x212>
  }
  return errorcode;
 8001d64:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3728      	adds	r7, #40	@ 0x28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	ffff0000 	.word	0xffff0000

08001d74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001d78:	f000 f8b6 	bl	8001ee8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d7c:	f000 fda6 	bl	80028cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d80:	f000 f822 	bl	8001dc8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001d84:	f000 f892 	bl	8001eac <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d88:	f7ff fb02 	bl	8001390 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001d8c:	f7fe fea2 	bl	8000ad4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001d90:	f7fe ff1a 	bl	8000bc8 <MX_ADC2_Init>
  MX_SPI6_Init();
 8001d94:	f000 f96e 	bl	8002074 <MX_SPI6_Init>
  MX_UART4_Init();
 8001d98:	f000 fbfc 	bl	8002594 <MX_UART4_Init>
  MX_UART5_Init();
 8001d9c:	f000 fc46 	bl	800262c <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  SPI_LCD_Init();
 8001da0:	f7ff fbcc 	bl	800153c <SPI_LCD_Init>
  HAL_UARTEx_ReceiveToIdle_IT(&huart4, g_uart_rx_frame.buf, ATK_MW8266D_UART_RX_BUF_SIZE-1);
 8001da4:	227f      	movs	r2, #127	@ 0x7f
 8001da6:	4906      	ldr	r1, [pc, #24]	@ (8001dc0 <main+0x4c>)
 8001da8:	4806      	ldr	r0, [pc, #24]	@ (8001dc4 <main+0x50>)
 8001daa:	f00a fac4 	bl	800c336 <HAL_UARTEx_ReceiveToIdle_IT>
  WIFI_Init();
 8001dae:	f000 f8cd 	bl	8001f4c <WIFI_Init>
  /* Infinite loop */
  while (1)
  {
	  /* Infinite loop */
	  /* USER CODE BEGIN WHILE */
	  Get_Chanel_1_2();
 8001db2:	f7ff f835 	bl	8000e20 <Get_Chanel_1_2>

		 HAL_Delay(100);
 8001db6:	2064      	movs	r0, #100	@ 0x64
 8001db8:	f000 fe1a 	bl	80029f0 <HAL_Delay>
	  Get_Chanel_1_2();
 8001dbc:	bf00      	nop
 8001dbe:	e7f8      	b.n	8001db2 <main+0x3e>
 8001dc0:	240002e4 	.word	0x240002e4
 8001dc4:	24000464 	.word	0x24000464

08001dc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b09c      	sub	sp, #112	@ 0x70
 8001dcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dd2:	224c      	movs	r2, #76	@ 0x4c
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f00b fbd2 	bl	800d580 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ddc:	1d3b      	adds	r3, r7, #4
 8001dde:	2220      	movs	r2, #32
 8001de0:	2100      	movs	r1, #0
 8001de2:	4618      	mov	r0, r3
 8001de4:	f00b fbcc 	bl	800d580 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001de8:	2002      	movs	r0, #2
 8001dea:	f003 fe71 	bl	8005ad0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001dee:	2300      	movs	r3, #0
 8001df0:	603b      	str	r3, [r7, #0]
 8001df2:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <SystemClock_Config+0xe0>)
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	4a2c      	ldr	r2, [pc, #176]	@ (8001ea8 <SystemClock_Config+0xe0>)
 8001df8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001dfc:	6193      	str	r3, [r2, #24]
 8001dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea8 <SystemClock_Config+0xe0>)
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e06:	603b      	str	r3, [r7, #0]
 8001e08:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001e0a:	bf00      	nop
 8001e0c:	4b26      	ldr	r3, [pc, #152]	@ (8001ea8 <SystemClock_Config+0xe0>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e18:	d1f8      	bne.n	8001e0c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e22:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001e24:	2301      	movs	r3, #1
 8001e26:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001e28:	2340      	movs	r3, #64	@ 0x40
 8001e2a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e30:	2302      	movs	r3, #2
 8001e32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001e34:	2305      	movs	r3, #5
 8001e36:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 110;
 8001e38:	236e      	movs	r3, #110	@ 0x6e
 8001e3a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e40:	2302      	movs	r3, #2
 8001e42:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e44:	2302      	movs	r3, #2
 8001e46:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001e48:	2308      	movs	r3, #8
 8001e4a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f003 fe73 	bl	8005b44 <HAL_RCC_OscConfig>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001e64:	f000 f86c 	bl	8001f40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e68:	233f      	movs	r3, #63	@ 0x3f
 8001e6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001e74:	2308      	movs	r3, #8
 8001e76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001e78:	2340      	movs	r3, #64	@ 0x40
 8001e7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001e7c:	2340      	movs	r3, #64	@ 0x40
 8001e7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001e80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e84:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001e86:	2340      	movs	r3, #64	@ 0x40
 8001e88:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	2103      	movs	r1, #3
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f004 fa32 	bl	80062f8 <HAL_RCC_ClockConfig>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001e9a:	f000 f851 	bl	8001f40 <Error_Handler>
  }
}
 8001e9e:	bf00      	nop
 8001ea0:	3770      	adds	r7, #112	@ 0x70
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	58024800 	.word	0x58024800

08001eac <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b0ae      	sub	sp, #184	@ 0xb8
 8001eb0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001eb2:	463b      	mov	r3, r7
 8001eb4:	22b8      	movs	r2, #184	@ 0xb8
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f00b fb61 	bl	800d580 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8001ebe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001ec2:	f04f 0300 	mov.w	r3, #0
 8001ec6:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ece:	463b      	mov	r3, r7
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f004 fd9d 	bl	8006a10 <HAL_RCCEx_PeriphCLKConfig>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8001edc:	f000 f830 	bl	8001f40 <Error_Handler>
  }
}
 8001ee0:	bf00      	nop
 8001ee2:	37b8      	adds	r7, #184	@ 0xb8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001eee:	463b      	mov	r3, r7
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001efa:	f002 fe4b 	bl	8004b94 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001efe:	2301      	movs	r3, #1
 8001f00:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001f06:	2300      	movs	r3, #0
 8001f08:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001f0a:	231f      	movs	r3, #31
 8001f0c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001f0e:	2387      	movs	r3, #135	@ 0x87
 8001f10:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001f16:	2300      	movs	r3, #0
 8001f18:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001f22:	2300      	movs	r3, #0
 8001f24:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001f2a:	463b      	mov	r3, r7
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f002 fe69 	bl	8004c04 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001f32:	2004      	movs	r0, #4
 8001f34:	f002 fe46 	bl	8004bc4 <HAL_MPU_Enable>

}
 8001f38:	bf00      	nop
 8001f3a:	3710      	adds	r7, #16
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f44:	b672      	cpsid	i
}
 8001f46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f48:	bf00      	nop
 8001f4a:	e7fd      	b.n	8001f48 <Error_Handler+0x8>

08001f4c <WIFI_Init>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

void WIFI_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0

	    /* ATK-MW8266D */
	    ret = atk_mw8266d_init();
 8001f50:	f7ff f834 	bl	8000fbc <atk_mw8266d_init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b3b      	ldr	r3, [pc, #236]	@ (8002048 <WIFI_Init+0xfc>)
 8001f5a:	701a      	strb	r2, [r3, #0]
	    if (ret != 0)
 8001f5c:	4b3a      	ldr	r3, [pc, #232]	@ (8002048 <WIFI_Init+0xfc>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d004      	beq.n	8001f6e <WIFI_Init+0x22>
	    {
	        printf("ATK-MW8266D init failed!\r\n");
 8001f64:	4839      	ldr	r0, [pc, #228]	@ (800204c <WIFI_Init+0x100>)
 8001f66:	f00b f9e9 	bl	800d33c <puts>
	        while (1);
 8001f6a:	bf00      	nop
 8001f6c:	e7fd      	b.n	8001f6a <WIFI_Init+0x1e>
	    }

	    printf("Joining to AP...\r\n");
 8001f6e:	4838      	ldr	r0, [pc, #224]	@ (8002050 <WIFI_Init+0x104>)
 8001f70:	f00b f9e4 	bl	800d33c <puts>
	    ret  = atk_mw8266d_restore();                               /*  */
 8001f74:	f7ff f832 	bl	8000fdc <atk_mw8266d_restore>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4b32      	ldr	r3, [pc, #200]	@ (8002048 <WIFI_Init+0xfc>)
 8001f7e:	701a      	strb	r2, [r3, #0]
	    ret += atk_mw8266d_at_test();                               /* AT */
 8001f80:	f7ff f846 	bl	8001010 <atk_mw8266d_at_test>
 8001f84:	4603      	mov	r3, r0
 8001f86:	461a      	mov	r2, r3
 8001f88:	4b2f      	ldr	r3, [pc, #188]	@ (8002048 <WIFI_Init+0xfc>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	4b2d      	ldr	r3, [pc, #180]	@ (8002048 <WIFI_Init+0xfc>)
 8001f92:	701a      	strb	r2, [r3, #0]
	    ret += atk_mw8266d_set_mode(1);                             /* Station */
 8001f94:	2001      	movs	r0, #1
 8001f96:	f7ff f85d 	bl	8001054 <atk_mw8266d_set_mode>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4b2a      	ldr	r3, [pc, #168]	@ (8002048 <WIFI_Init+0xfc>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	b2da      	uxtb	r2, r3
 8001fa6:	4b28      	ldr	r3, [pc, #160]	@ (8002048 <WIFI_Init+0xfc>)
 8001fa8:	701a      	strb	r2, [r3, #0]
	    ret += atk_mw8266d_sw_reset();                              /*  */
 8001faa:	f7ff f891 	bl	80010d0 <atk_mw8266d_sw_reset>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4b25      	ldr	r3, [pc, #148]	@ (8002048 <WIFI_Init+0xfc>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	b2da      	uxtb	r2, r3
 8001fba:	4b23      	ldr	r3, [pc, #140]	@ (8002048 <WIFI_Init+0xfc>)
 8001fbc:	701a      	strb	r2, [r3, #0]
	    ret += atk_mw8266d_ate_config(0);                           /*  */
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f7ff f8a4 	bl	800110c <atk_mw8266d_ate_config>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	4b1f      	ldr	r3, [pc, #124]	@ (8002048 <WIFI_Init+0xfc>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	4413      	add	r3, r2
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <WIFI_Init+0xfc>)
 8001fd2:	701a      	strb	r2, [r3, #0]
	    ret += atk_mw8266d_join_ap(DEMO_WIFI_SSID, DEMO_WIFI_PWD);  /* WIFI */
 8001fd4:	491f      	ldr	r1, [pc, #124]	@ (8002054 <WIFI_Init+0x108>)
 8001fd6:	4820      	ldr	r0, [pc, #128]	@ (8002058 <WIFI_Init+0x10c>)
 8001fd8:	f7ff f8c8 	bl	800116c <atk_mw8266d_join_ap>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4b19      	ldr	r3, [pc, #100]	@ (8002048 <WIFI_Init+0xfc>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	b2da      	uxtb	r2, r3
 8001fe8:	4b17      	ldr	r3, [pc, #92]	@ (8002048 <WIFI_Init+0xfc>)
 8001fea:	701a      	strb	r2, [r3, #0]
	    ret += atk_mw8266d_get_ip(ip_buf);                          /* IP */
 8001fec:	481b      	ldr	r0, [pc, #108]	@ (800205c <WIFI_Init+0x110>)
 8001fee:	f7ff f8e3 	bl	80011b8 <atk_mw8266d_get_ip>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4b14      	ldr	r3, [pc, #80]	@ (8002048 <WIFI_Init+0xfc>)
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	4b12      	ldr	r3, [pc, #72]	@ (8002048 <WIFI_Init+0xfc>)
 8002000:	701a      	strb	r2, [r3, #0]
	    if (ret != 0)
 8002002:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <WIFI_Init+0xfc>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d004      	beq.n	8002014 <WIFI_Init+0xc8>
	    {
	        printf("Error to join ap!\r\n");
 800200a:	4815      	ldr	r0, [pc, #84]	@ (8002060 <WIFI_Init+0x114>)
 800200c:	f00b f996 	bl	800d33c <puts>
	        while (1);
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <WIFI_Init+0xc4>
	    }
	    printf("IP: %s\r\n", ip_buf);
 8002014:	4911      	ldr	r1, [pc, #68]	@ (800205c <WIFI_Init+0x110>)
 8002016:	4813      	ldr	r0, [pc, #76]	@ (8002064 <WIFI_Init+0x118>)
 8002018:	f00b f928 	bl	800d26c <iprintf>

	    /* TCP */
	    ret = atk_mw8266d_connect_atkcld(YUN_ID, YUN_CODE);
 800201c:	4912      	ldr	r1, [pc, #72]	@ (8002068 <WIFI_Init+0x11c>)
 800201e:	4813      	ldr	r0, [pc, #76]	@ (800206c <WIFI_Init+0x120>)
 8002020:	f7ff f900 	bl	8001224 <atk_mw8266d_connect_atkcld>
 8002024:	4603      	mov	r3, r0
 8002026:	461a      	mov	r2, r3
 8002028:	4b07      	ldr	r3, [pc, #28]	@ (8002048 <WIFI_Init+0xfc>)
 800202a:	701a      	strb	r2, [r3, #0]
	    if (ret != 0)
 800202c:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <WIFI_Init+0xfc>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d004      	beq.n	800203e <WIFI_Init+0xf2>
	    {
	        printf("Error to connect YUANZIYUN!\r\n");
 8002034:	480e      	ldr	r0, [pc, #56]	@ (8002070 <WIFI_Init+0x124>)
 8002036:	f00b f981 	bl	800d33c <puts>
	        while (1);
 800203a:	bf00      	nop
 800203c:	e7fd      	b.n	800203a <WIFI_Init+0xee>
	    }

	    /*  */
	    atk_mw8266d_uart_rx_restart();
 800203e:	f7ff f93b 	bl	80012b8 <atk_mw8266d_uart_rx_restart>

}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	240003bc 	.word	0x240003bc
 800204c:	08010c14 	.word	0x08010c14
 8002050:	08010c30 	.word	0x08010c30
 8002054:	08010c44 	.word	0x08010c44
 8002058:	08010c50 	.word	0x08010c50
 800205c:	240003c8 	.word	0x240003c8
 8002060:	08010c60 	.word	0x08010c60
 8002064:	08010c74 	.word	0x08010c74
 8002068:	08010c80 	.word	0x08010c80
 800206c:	08010c8c 	.word	0x08010c8c
 8002070:	08010ca4 	.word	0x08010ca4

08002074 <MX_SPI6_Init>:

SPI_HandleTypeDef hspi6;

/* SPI6 init function */
void MX_SPI6_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 0 */
	LCD_SPI.Instance 									= SPI6;							   					//	SPI
 8002078:	4b24      	ldr	r3, [pc, #144]	@ (800210c <MX_SPI6_Init+0x98>)
 800207a:	4a25      	ldr	r2, [pc, #148]	@ (8002110 <MX_SPI6_Init+0x9c>)
 800207c:	601a      	str	r2, [r3, #0]
		LCD_SPI.Init.Mode 								= SPI_MODE_MASTER;            					//	
 800207e:	4b23      	ldr	r3, [pc, #140]	@ (800210c <MX_SPI6_Init+0x98>)
 8002080:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002084:	605a      	str	r2, [r3, #4]
		LCD_SPI.Init.Direction 							= SPI_DIRECTION_1LINE;       					   //	
 8002086:	4b21      	ldr	r3, [pc, #132]	@ (800210c <MX_SPI6_Init+0x98>)
 8002088:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 800208c:	609a      	str	r2, [r3, #8]
		LCD_SPI.Init.DataSize 							= SPI_DATASIZE_8BIT;          					//	8
 800208e:	4b1f      	ldr	r3, [pc, #124]	@ (800210c <MX_SPI6_Init+0x98>)
 8002090:	2207      	movs	r2, #7
 8002092:	60da      	str	r2, [r3, #12]
		LCD_SPI.Init.CLKPolarity 						= SPI_POLARITY_LOW;           					//	CLK
 8002094:	4b1d      	ldr	r3, [pc, #116]	@ (800210c <MX_SPI6_Init+0x98>)
 8002096:	2200      	movs	r2, #0
 8002098:	611a      	str	r2, [r3, #16]
		LCD_SPI.Init.CLKPhase 							= SPI_PHASE_1EDGE;            					//	CLK
 800209a:	4b1c      	ldr	r3, [pc, #112]	@ (800210c <MX_SPI6_Init+0x98>)
 800209c:	2200      	movs	r2, #0
 800209e:	615a      	str	r2, [r3, #20]
		LCD_SPI.Init.NSS 									= SPI_NSS_HARD_OUTPUT;        					//	
 80020a0:	4b1a      	ldr	r3, [pc, #104]	@ (800210c <MX_SPI6_Init+0x98>)
 80020a2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80020a6:	619a      	str	r2, [r3, #24]

	//  main.c SystemClock_Config() SPI6 137.5M2 68.75M SCK
		LCD_SPI.Init.BaudRatePrescaler 				= SPI_BAUDRATEPRESCALER_2;
 80020a8:	4b18      	ldr	r3, [pc, #96]	@ (800210c <MX_SPI6_Init+0x98>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	61da      	str	r2, [r3, #28]

		LCD_SPI.Init.FirstBit	 						= SPI_FIRSTBIT_MSB;									//	
 80020ae:	4b17      	ldr	r3, [pc, #92]	@ (800210c <MX_SPI6_Init+0x98>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	621a      	str	r2, [r3, #32]
		LCD_SPI.Init.TIMode 								= SPI_TIMODE_DISABLE;         					//	TI
 80020b4:	4b15      	ldr	r3, [pc, #84]	@ (800210c <MX_SPI6_Init+0x98>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	625a      	str	r2, [r3, #36]	@ 0x24
		LCD_SPI.Init.CRCCalculation					= SPI_CRCCALCULATION_DISABLE; 					//	CRC
 80020ba:	4b14      	ldr	r3, [pc, #80]	@ (800210c <MX_SPI6_Init+0x98>)
 80020bc:	2200      	movs	r2, #0
 80020be:	629a      	str	r2, [r3, #40]	@ 0x28
		LCD_SPI.Init.CRCPolynomial 					= 0x0;                        					// CRC
 80020c0:	4b12      	ldr	r3, [pc, #72]	@ (800210c <MX_SPI6_Init+0x98>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	62da      	str	r2, [r3, #44]	@ 0x2c
		LCD_SPI.Init.NSSPMode 							= SPI_NSS_PULSE_DISABLE;      					//	
 80020c6:	4b11      	ldr	r3, [pc, #68]	@ (800210c <MX_SPI6_Init+0x98>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	635a      	str	r2, [r3, #52]	@ 0x34
		LCD_SPI.Init.NSSPolarity 						= SPI_NSS_POLARITY_LOW;      						//	
 80020cc:	4b0f      	ldr	r3, [pc, #60]	@ (800210c <MX_SPI6_Init+0x98>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	639a      	str	r2, [r3, #56]	@ 0x38
		LCD_SPI.Init.FifoThreshold 					= SPI_FIFO_THRESHOLD_02DATA;  					//	FIFO
 80020d2:	4b0e      	ldr	r3, [pc, #56]	@ (800210c <MX_SPI6_Init+0x98>)
 80020d4:	2220      	movs	r2, #32
 80020d6:	63da      	str	r2, [r3, #60]	@ 0x3c
		LCD_SPI.Init.TxCRCInitializationPattern 	= SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;   // CRC
 80020d8:	4b0c      	ldr	r3, [pc, #48]	@ (800210c <MX_SPI6_Init+0x98>)
 80020da:	2200      	movs	r2, #0
 80020dc:	641a      	str	r2, [r3, #64]	@ 0x40
		LCD_SPI.Init.RxCRCInitializationPattern 	= SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;   // CRC
 80020de:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <MX_SPI6_Init+0x98>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	645a      	str	r2, [r3, #68]	@ 0x44
		LCD_SPI.Init.MasterSSIdleness 				= SPI_MASTER_SS_IDLENESS_00CYCLE;            // 0
 80020e4:	4b09      	ldr	r3, [pc, #36]	@ (800210c <MX_SPI6_Init+0x98>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	649a      	str	r2, [r3, #72]	@ 0x48
		LCD_SPI.Init.MasterInterDataIdleness 		= SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;     // 
 80020ea:	4b08      	ldr	r3, [pc, #32]	@ (800210c <MX_SPI6_Init+0x98>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	64da      	str	r2, [r3, #76]	@ 0x4c
		LCD_SPI.Init.MasterReceiverAutoSusp 		= SPI_MASTER_RX_AUTOSUSP_DISABLE;            // 
 80020f0:	4b06      	ldr	r3, [pc, #24]	@ (800210c <MX_SPI6_Init+0x98>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	651a      	str	r2, [r3, #80]	@ 0x50
		LCD_SPI.Init.MasterKeepIOState 				= SPI_MASTER_KEEP_IO_STATE_DISABLE; 	 		//	SPI
 80020f6:	4b05      	ldr	r3, [pc, #20]	@ (800210c <MX_SPI6_Init+0x98>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	655a      	str	r2, [r3, #84]	@ 0x54
		LCD_SPI.Init.IOSwap 							= SPI_IO_SWAP_DISABLE;				            // MOSIMISO
 80020fc:	4b03      	ldr	r3, [pc, #12]	@ (800210c <MX_SPI6_Init+0x98>)
 80020fe:	2200      	movs	r2, #0
 8002100:	659a      	str	r2, [r3, #88]	@ 0x58

	   HAL_SPI_Init(&LCD_SPI);
 8002102:	4802      	ldr	r0, [pc, #8]	@ (800210c <MX_SPI6_Init+0x98>)
 8002104:	f007 f86a 	bl	80091dc <HAL_SPI_Init>
  /* USER CODE END SPI6_Init 1 */
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8002108:	bf00      	nop
 800210a:	bd80      	pop	{r7, pc}
 800210c:	240003d8 	.word	0x240003d8
 8002110:	58001400 	.word	0x58001400

08002114 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08c      	sub	sp, #48	@ 0x30
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 031c 	add.w	r3, r7, #28
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI6)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a38      	ldr	r2, [pc, #224]	@ (8002214 <HAL_SPI_MspInit+0x100>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d16a      	bne.n	800220c <HAL_SPI_MspInit+0xf8>
  {
  /* USER CODE BEGIN SPI6_MspInit 0 */
	  __HAL_RCC_SPI6_CLK_ENABLE();     // SPI
 8002136:	4b38      	ldr	r3, [pc, #224]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 8002138:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800213c:	4a36      	ldr	r2, [pc, #216]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 800213e:	f043 0320 	orr.w	r3, r3, #32
 8002142:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002146:	4b34      	ldr	r3, [pc, #208]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 8002148:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800214c:	f003 0320 	and.w	r3, r3, #32
 8002150:	61bb      	str	r3, [r7, #24]
 8002152:	69bb      	ldr	r3, [r7, #24]

	       __HAL_RCC_GPIOG_CLK_ENABLE();    //  SPI GPIO 
 8002154:	4b30      	ldr	r3, [pc, #192]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 8002156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800215a:	4a2f      	ldr	r2, [pc, #188]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 800215c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002160:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002164:	4b2c      	ldr	r3, [pc, #176]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 8002166:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800216a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800216e:	617b      	str	r3, [r7, #20]
 8002170:	697b      	ldr	r3, [r7, #20]
	       GPIO_LDC_Backlight_CLK_ENABLE;   //          
 8002172:	4b29      	ldr	r3, [pc, #164]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 8002174:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002178:	4a27      	ldr	r2, [pc, #156]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 800217a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800217e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002182:	4b25      	ldr	r3, [pc, #148]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 8002184:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	693b      	ldr	r3, [r7, #16]
	       GPIO_LDC_DC_CLK_ENABLE;          //   
 8002190:	4b21      	ldr	r3, [pc, #132]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 8002192:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002196:	4a20      	ldr	r2, [pc, #128]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 8002198:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800219c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002218 <HAL_SPI_MspInit+0x104>)
 80021a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
	       PG12    ------>   
	       PG15    ------>  
	 *******************************************************/

	 //  SCKMOSI
	 		GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_13|GPIO_PIN_14;
 80021ae:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 80021b2:	61fb      	str	r3, [r7, #28]
	 		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;						// 
 80021b4:	2302      	movs	r3, #2
 80021b6:	623b      	str	r3, [r7, #32]
	 		GPIO_InitStruct.Pull = GPIO_NOPULL;								// 
 80021b8:	2300      	movs	r3, #0
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
	 		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;			// 
 80021bc:	2303      	movs	r3, #3
 80021be:	62bb      	str	r3, [r7, #40]	@ 0x28
	 		GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;					// SPI5
 80021c0:	2305      	movs	r3, #5
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	 		HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021c4:	f107 031c 	add.w	r3, r7, #28
 80021c8:	4619      	mov	r1, r3
 80021ca:	4814      	ldr	r0, [pc, #80]	@ (800221c <HAL_SPI_MspInit+0x108>)
 80021cc:	f003 fabe 	bl	800574c <HAL_GPIO_Init>

	 //   
	 		GPIO_InitStruct.Pin 		= LCD_Backlight_PIN;				//  
 80021d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021d4:	61fb      	str	r3, [r7, #28]
	 		GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;			// 
 80021d6:	2301      	movs	r3, #1
 80021d8:	623b      	str	r3, [r7, #32]
	 		GPIO_InitStruct.Pull 	= GPIO_PULLDOWN;					// 
 80021da:	2302      	movs	r3, #2
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
	 		GPIO_InitStruct.Speed 	= GPIO_SPEED_FREQ_LOW;			// 
 80021de:	2300      	movs	r3, #0
 80021e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	 		HAL_GPIO_Init(LCD_Backlight_PORT, &GPIO_InitStruct);	// 
 80021e2:	f107 031c 	add.w	r3, r7, #28
 80021e6:	4619      	mov	r1, r3
 80021e8:	480c      	ldr	r0, [pc, #48]	@ (800221c <HAL_SPI_MspInit+0x108>)
 80021ea:	f003 faaf 	bl	800574c <HAL_GPIO_Init>

	 //   
	 		GPIO_InitStruct.Pin 		= LCD_DC_PIN;				      //  
 80021ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021f2:	61fb      	str	r3, [r7, #28]
	 		GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;			// 
 80021f4:	2301      	movs	r3, #1
 80021f6:	623b      	str	r3, [r7, #32]
	 		GPIO_InitStruct.Pull 	= GPIO_NOPULL;						// 
 80021f8:	2300      	movs	r3, #0
 80021fa:	627b      	str	r3, [r7, #36]	@ 0x24
	 		GPIO_InitStruct.Speed 	= GPIO_SPEED_FREQ_LOW;			// 
 80021fc:	2300      	movs	r3, #0
 80021fe:	62bb      	str	r3, [r7, #40]	@ 0x28
	 		HAL_GPIO_Init(LCD_DC_PORT, &GPIO_InitStruct);	      // 
 8002200:	f107 031c 	add.w	r3, r7, #28
 8002204:	4619      	mov	r1, r3
 8002206:	4805      	ldr	r0, [pc, #20]	@ (800221c <HAL_SPI_MspInit+0x108>)
 8002208:	f003 faa0 	bl	800574c <HAL_GPIO_Init>

  /** Initializes the peripherals clock
  */

  }
}
 800220c:	bf00      	nop
 800220e:	3730      	adds	r7, #48	@ 0x30
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	58001400 	.word	0x58001400
 8002218:	58024400 	.word	0x58024400
 800221c:	58021800 	.word	0x58021800

08002220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002226:	4b0a      	ldr	r3, [pc, #40]	@ (8002250 <HAL_MspInit+0x30>)
 8002228:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800222c:	4a08      	ldr	r2, [pc, #32]	@ (8002250 <HAL_MspInit+0x30>)
 800222e:	f043 0302 	orr.w	r3, r3, #2
 8002232:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002236:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <HAL_MspInit+0x30>)
 8002238:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	607b      	str	r3, [r7, #4]
 8002242:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	58024400 	.word	0x58024400

08002254 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <NMI_Handler+0x4>

0800225c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002260:	bf00      	nop
 8002262:	e7fd      	b.n	8002260 <HardFault_Handler+0x4>

08002264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <MemManage_Handler+0x4>

0800226c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002270:	bf00      	nop
 8002272:	e7fd      	b.n	8002270 <BusFault_Handler+0x4>

08002274 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002278:	bf00      	nop
 800227a:	e7fd      	b.n	8002278 <UsageFault_Handler+0x4>

0800227c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800228a:	b480      	push	{r7}
 800228c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800229c:	bf00      	nop
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022aa:	f000 fb81 	bl	80029b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022b2:	b480      	push	{r7}
 80022b4:	af00      	add	r7, sp, #0
  return 1;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <_kill>:

int _kill(int pid, int sig)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b082      	sub	sp, #8
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
 80022ca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022cc:	f00b f9ce 	bl	800d66c <__errno>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2216      	movs	r2, #22
 80022d4:	601a      	str	r2, [r3, #0]
  return -1;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <_exit>:

void _exit (int status)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b082      	sub	sp, #8
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022ea:	f04f 31ff 	mov.w	r1, #4294967295
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7ff ffe7 	bl	80022c2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <_exit+0x12>

080022f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	e00a      	b.n	8002320 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800230a:	f3af 8000 	nop.w
 800230e:	4601      	mov	r1, r0
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	1c5a      	adds	r2, r3, #1
 8002314:	60ba      	str	r2, [r7, #8]
 8002316:	b2ca      	uxtb	r2, r1
 8002318:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	3301      	adds	r3, #1
 800231e:	617b      	str	r3, [r7, #20]
 8002320:	697a      	ldr	r2, [r7, #20]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	429a      	cmp	r2, r3
 8002326:	dbf0      	blt.n	800230a <_read+0x12>
  }

  return len;
 8002328:	687b      	ldr	r3, [r7, #4]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3718      	adds	r7, #24
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b086      	sub	sp, #24
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart5, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	b29a      	uxth	r2, r3
 8002344:	f04f 33ff 	mov.w	r3, #4294967295
 8002348:	68b9      	ldr	r1, [r7, #8]
 800234a:	4808      	ldr	r0, [pc, #32]	@ (800236c <_write+0x38>)
 800234c:	f007 fb91 	bl	8009a72 <HAL_UART_Transmit>
 8002350:	4603      	mov	r3, r0
 8002352:	75fb      	strb	r3, [r7, #23]

	if (status == HAL_OK)
 8002354:	7dfb      	ldrb	r3, [r7, #23]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <_write+0x2a>
	{
		return len;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	e001      	b.n	8002362 <_write+0x2e>
	}
	else
	{
		return -1;
 800235e:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	240004f8 	.word	0x240004f8

08002370 <_close>:

int _close(int file)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002378:	f04f 33ff 	mov.w	r3, #4294967295
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002398:	605a      	str	r2, [r3, #4]
  return 0;
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <_isatty>:

int _isatty(int file)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023b0:	2301      	movs	r3, #1
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023be:	b480      	push	{r7}
 80023c0:	b085      	sub	sp, #20
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	60f8      	str	r0, [r7, #12]
 80023c6:	60b9      	str	r1, [r7, #8]
 80023c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e0:	4a14      	ldr	r2, [pc, #80]	@ (8002434 <_sbrk+0x5c>)
 80023e2:	4b15      	ldr	r3, [pc, #84]	@ (8002438 <_sbrk+0x60>)
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ec:	4b13      	ldr	r3, [pc, #76]	@ (800243c <_sbrk+0x64>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d102      	bne.n	80023fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023f4:	4b11      	ldr	r3, [pc, #68]	@ (800243c <_sbrk+0x64>)
 80023f6:	4a12      	ldr	r2, [pc, #72]	@ (8002440 <_sbrk+0x68>)
 80023f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023fa:	4b10      	ldr	r3, [pc, #64]	@ (800243c <_sbrk+0x64>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	429a      	cmp	r2, r3
 8002406:	d207      	bcs.n	8002418 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002408:	f00b f930 	bl	800d66c <__errno>
 800240c:	4603      	mov	r3, r0
 800240e:	220c      	movs	r2, #12
 8002410:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002412:	f04f 33ff 	mov.w	r3, #4294967295
 8002416:	e009      	b.n	800242c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002418:	4b08      	ldr	r3, [pc, #32]	@ (800243c <_sbrk+0x64>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800241e:	4b07      	ldr	r3, [pc, #28]	@ (800243c <_sbrk+0x64>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	4a05      	ldr	r2, [pc, #20]	@ (800243c <_sbrk+0x64>)
 8002428:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800242a:	68fb      	ldr	r3, [r7, #12]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	24050000 	.word	0x24050000
 8002438:	00000400 	.word	0x00000400
 800243c:	24000460 	.word	0x24000460
 8002440:	240006e0 	.word	0x240006e0

08002444 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002448:	4b3e      	ldr	r3, [pc, #248]	@ (8002544 <SystemInit+0x100>)
 800244a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800244e:	4a3d      	ldr	r2, [pc, #244]	@ (8002544 <SystemInit+0x100>)
 8002450:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002454:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002458:	4b3b      	ldr	r3, [pc, #236]	@ (8002548 <SystemInit+0x104>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 030f 	and.w	r3, r3, #15
 8002460:	2b06      	cmp	r3, #6
 8002462:	d807      	bhi.n	8002474 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002464:	4b38      	ldr	r3, [pc, #224]	@ (8002548 <SystemInit+0x104>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f023 030f 	bic.w	r3, r3, #15
 800246c:	4a36      	ldr	r2, [pc, #216]	@ (8002548 <SystemInit+0x104>)
 800246e:	f043 0307 	orr.w	r3, r3, #7
 8002472:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002474:	4b35      	ldr	r3, [pc, #212]	@ (800254c <SystemInit+0x108>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a34      	ldr	r2, [pc, #208]	@ (800254c <SystemInit+0x108>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002480:	4b32      	ldr	r3, [pc, #200]	@ (800254c <SystemInit+0x108>)
 8002482:	2200      	movs	r2, #0
 8002484:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002486:	4b31      	ldr	r3, [pc, #196]	@ (800254c <SystemInit+0x108>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	4930      	ldr	r1, [pc, #192]	@ (800254c <SystemInit+0x108>)
 800248c:	4b30      	ldr	r3, [pc, #192]	@ (8002550 <SystemInit+0x10c>)
 800248e:	4013      	ands	r3, r2
 8002490:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002492:	4b2d      	ldr	r3, [pc, #180]	@ (8002548 <SystemInit+0x104>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b00      	cmp	r3, #0
 800249c:	d007      	beq.n	80024ae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800249e:	4b2a      	ldr	r3, [pc, #168]	@ (8002548 <SystemInit+0x104>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f023 030f 	bic.w	r3, r3, #15
 80024a6:	4a28      	ldr	r2, [pc, #160]	@ (8002548 <SystemInit+0x104>)
 80024a8:	f043 0307 	orr.w	r3, r3, #7
 80024ac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80024ae:	4b27      	ldr	r3, [pc, #156]	@ (800254c <SystemInit+0x108>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80024b4:	4b25      	ldr	r3, [pc, #148]	@ (800254c <SystemInit+0x108>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80024ba:	4b24      	ldr	r3, [pc, #144]	@ (800254c <SystemInit+0x108>)
 80024bc:	2200      	movs	r2, #0
 80024be:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80024c0:	4b22      	ldr	r3, [pc, #136]	@ (800254c <SystemInit+0x108>)
 80024c2:	4a24      	ldr	r2, [pc, #144]	@ (8002554 <SystemInit+0x110>)
 80024c4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80024c6:	4b21      	ldr	r3, [pc, #132]	@ (800254c <SystemInit+0x108>)
 80024c8:	4a23      	ldr	r2, [pc, #140]	@ (8002558 <SystemInit+0x114>)
 80024ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80024cc:	4b1f      	ldr	r3, [pc, #124]	@ (800254c <SystemInit+0x108>)
 80024ce:	4a23      	ldr	r2, [pc, #140]	@ (800255c <SystemInit+0x118>)
 80024d0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80024d2:	4b1e      	ldr	r3, [pc, #120]	@ (800254c <SystemInit+0x108>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80024d8:	4b1c      	ldr	r3, [pc, #112]	@ (800254c <SystemInit+0x108>)
 80024da:	4a20      	ldr	r2, [pc, #128]	@ (800255c <SystemInit+0x118>)
 80024dc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80024de:	4b1b      	ldr	r3, [pc, #108]	@ (800254c <SystemInit+0x108>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80024e4:	4b19      	ldr	r3, [pc, #100]	@ (800254c <SystemInit+0x108>)
 80024e6:	4a1d      	ldr	r2, [pc, #116]	@ (800255c <SystemInit+0x118>)
 80024e8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80024ea:	4b18      	ldr	r3, [pc, #96]	@ (800254c <SystemInit+0x108>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80024f0:	4b16      	ldr	r3, [pc, #88]	@ (800254c <SystemInit+0x108>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a15      	ldr	r2, [pc, #84]	@ (800254c <SystemInit+0x108>)
 80024f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80024fc:	4b13      	ldr	r3, [pc, #76]	@ (800254c <SystemInit+0x108>)
 80024fe:	2200      	movs	r2, #0
 8002500:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002502:	4b12      	ldr	r3, [pc, #72]	@ (800254c <SystemInit+0x108>)
 8002504:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002508:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d113      	bne.n	8002538 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002510:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <SystemInit+0x108>)
 8002512:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002516:	4a0d      	ldr	r2, [pc, #52]	@ (800254c <SystemInit+0x108>)
 8002518:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800251c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002520:	4b0f      	ldr	r3, [pc, #60]	@ (8002560 <SystemInit+0x11c>)
 8002522:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002526:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002528:	4b08      	ldr	r3, [pc, #32]	@ (800254c <SystemInit+0x108>)
 800252a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800252e:	4a07      	ldr	r2, [pc, #28]	@ (800254c <SystemInit+0x108>)
 8002530:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002534:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000ed00 	.word	0xe000ed00
 8002548:	52002000 	.word	0x52002000
 800254c:	58024400 	.word	0x58024400
 8002550:	eaf6ed7f 	.word	0xeaf6ed7f
 8002554:	02020200 	.word	0x02020200
 8002558:	01ff0000 	.word	0x01ff0000
 800255c:	01010280 	.word	0x01010280
 8002560:	52004000 	.word	0x52004000

08002564 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002568:	4b09      	ldr	r3, [pc, #36]	@ (8002590 <ExitRun0Mode+0x2c>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	4a08      	ldr	r2, [pc, #32]	@ (8002590 <ExitRun0Mode+0x2c>)
 800256e:	f043 0302 	orr.w	r3, r3, #2
 8002572:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002574:	bf00      	nop
 8002576:	4b06      	ldr	r3, [pc, #24]	@ (8002590 <ExitRun0Mode+0x2c>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f9      	beq.n	8002576 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002582:	bf00      	nop
 8002584:	bf00      	nop
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	58024800 	.word	0x58024800

08002594 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart5;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002598:	4b22      	ldr	r3, [pc, #136]	@ (8002624 <MX_UART4_Init+0x90>)
 800259a:	4a23      	ldr	r2, [pc, #140]	@ (8002628 <MX_UART4_Init+0x94>)
 800259c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800259e:	4b21      	ldr	r3, [pc, #132]	@ (8002624 <MX_UART4_Init+0x90>)
 80025a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025a4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80025a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002624 <MX_UART4_Init+0x90>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80025ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002624 <MX_UART4_Init+0x90>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80025b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002624 <MX_UART4_Init+0x90>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80025b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002624 <MX_UART4_Init+0x90>)
 80025ba:	220c      	movs	r2, #12
 80025bc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025be:	4b19      	ldr	r3, [pc, #100]	@ (8002624 <MX_UART4_Init+0x90>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c4:	4b17      	ldr	r3, [pc, #92]	@ (8002624 <MX_UART4_Init+0x90>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025ca:	4b16      	ldr	r3, [pc, #88]	@ (8002624 <MX_UART4_Init+0x90>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025d0:	4b14      	ldr	r3, [pc, #80]	@ (8002624 <MX_UART4_Init+0x90>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025d6:	4b13      	ldr	r3, [pc, #76]	@ (8002624 <MX_UART4_Init+0x90>)
 80025d8:	2200      	movs	r2, #0
 80025da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80025dc:	4811      	ldr	r0, [pc, #68]	@ (8002624 <MX_UART4_Init+0x90>)
 80025de:	f007 f9f8 	bl	80099d2 <HAL_UART_Init>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80025e8:	f7ff fcaa 	bl	8001f40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025ec:	2100      	movs	r1, #0
 80025ee:	480d      	ldr	r0, [pc, #52]	@ (8002624 <MX_UART4_Init+0x90>)
 80025f0:	f009 fe25 	bl	800c23e <HAL_UARTEx_SetTxFifoThreshold>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80025fa:	f7ff fca1 	bl	8001f40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025fe:	2100      	movs	r1, #0
 8002600:	4808      	ldr	r0, [pc, #32]	@ (8002624 <MX_UART4_Init+0x90>)
 8002602:	f009 fe5a 	bl	800c2ba <HAL_UARTEx_SetRxFifoThreshold>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800260c:	f7ff fc98 	bl	8001f40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002610:	4804      	ldr	r0, [pc, #16]	@ (8002624 <MX_UART4_Init+0x90>)
 8002612:	f009 fddb 	bl	800c1cc <HAL_UARTEx_DisableFifoMode>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800261c:	f7ff fc90 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */
  /* USER CODE END UART4_Init 2 */

}
 8002620:	bf00      	nop
 8002622:	bd80      	pop	{r7, pc}
 8002624:	24000464 	.word	0x24000464
 8002628:	40004c00 	.word	0x40004c00

0800262c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002630:	4b22      	ldr	r3, [pc, #136]	@ (80026bc <MX_UART5_Init+0x90>)
 8002632:	4a23      	ldr	r2, [pc, #140]	@ (80026c0 <MX_UART5_Init+0x94>)
 8002634:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002636:	4b21      	ldr	r3, [pc, #132]	@ (80026bc <MX_UART5_Init+0x90>)
 8002638:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800263c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800263e:	4b1f      	ldr	r3, [pc, #124]	@ (80026bc <MX_UART5_Init+0x90>)
 8002640:	2200      	movs	r2, #0
 8002642:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002644:	4b1d      	ldr	r3, [pc, #116]	@ (80026bc <MX_UART5_Init+0x90>)
 8002646:	2200      	movs	r2, #0
 8002648:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800264a:	4b1c      	ldr	r3, [pc, #112]	@ (80026bc <MX_UART5_Init+0x90>)
 800264c:	2200      	movs	r2, #0
 800264e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002650:	4b1a      	ldr	r3, [pc, #104]	@ (80026bc <MX_UART5_Init+0x90>)
 8002652:	220c      	movs	r2, #12
 8002654:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002656:	4b19      	ldr	r3, [pc, #100]	@ (80026bc <MX_UART5_Init+0x90>)
 8002658:	2200      	movs	r2, #0
 800265a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800265c:	4b17      	ldr	r3, [pc, #92]	@ (80026bc <MX_UART5_Init+0x90>)
 800265e:	2200      	movs	r2, #0
 8002660:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002662:	4b16      	ldr	r3, [pc, #88]	@ (80026bc <MX_UART5_Init+0x90>)
 8002664:	2200      	movs	r2, #0
 8002666:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002668:	4b14      	ldr	r3, [pc, #80]	@ (80026bc <MX_UART5_Init+0x90>)
 800266a:	2200      	movs	r2, #0
 800266c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800266e:	4b13      	ldr	r3, [pc, #76]	@ (80026bc <MX_UART5_Init+0x90>)
 8002670:	2200      	movs	r2, #0
 8002672:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002674:	4811      	ldr	r0, [pc, #68]	@ (80026bc <MX_UART5_Init+0x90>)
 8002676:	f007 f9ac 	bl	80099d2 <HAL_UART_Init>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8002680:	f7ff fc5e 	bl	8001f40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002684:	2100      	movs	r1, #0
 8002686:	480d      	ldr	r0, [pc, #52]	@ (80026bc <MX_UART5_Init+0x90>)
 8002688:	f009 fdd9 	bl	800c23e <HAL_UARTEx_SetTxFifoThreshold>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8002692:	f7ff fc55 	bl	8001f40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002696:	2100      	movs	r1, #0
 8002698:	4808      	ldr	r0, [pc, #32]	@ (80026bc <MX_UART5_Init+0x90>)
 800269a:	f009 fe0e 	bl	800c2ba <HAL_UARTEx_SetRxFifoThreshold>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 80026a4:	f7ff fc4c 	bl	8001f40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80026a8:	4804      	ldr	r0, [pc, #16]	@ (80026bc <MX_UART5_Init+0x90>)
 80026aa:	f009 fd8f 	bl	800c1cc <HAL_UARTEx_DisableFifoMode>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 80026b4:	f7ff fc44 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80026b8:	bf00      	nop
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	240004f8 	.word	0x240004f8
 80026c0:	40005000 	.word	0x40005000

080026c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b0ba      	sub	sp, #232	@ 0xe8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026cc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026dc:	f107 0318 	add.w	r3, r7, #24
 80026e0:	22b8      	movs	r2, #184	@ 0xb8
 80026e2:	2100      	movs	r1, #0
 80026e4:	4618      	mov	r0, r3
 80026e6:	f00a ff4b 	bl	800d580 <memset>
  if(uartHandle->Instance==UART4)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002860 <HAL_UART_MspInit+0x19c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d164      	bne.n	80027be <HAL_UART_MspInit+0xfa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80026f4:	f04f 0202 	mov.w	r2, #2
 80026f8:	f04f 0300 	mov.w	r3, #0
 80026fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002700:	2300      	movs	r3, #0
 8002702:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002706:	f107 0318 	add.w	r3, r7, #24
 800270a:	4618      	mov	r0, r3
 800270c:	f004 f980 	bl	8006a10 <HAL_RCCEx_PeriphCLKConfig>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002716:	f7ff fc13 	bl	8001f40 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800271a:	4b52      	ldr	r3, [pc, #328]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 800271c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002720:	4a50      	ldr	r2, [pc, #320]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 8002722:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002726:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800272a:	4b4e      	ldr	r3, [pc, #312]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 800272c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002730:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002738:	4b4a      	ldr	r3, [pc, #296]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 800273a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800273e:	4a49      	ldr	r2, [pc, #292]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 8002740:	f043 0301 	orr.w	r3, r3, #1
 8002744:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002748:	4b46      	ldr	r3, [pc, #280]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 800274a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	613b      	str	r3, [r7, #16]
 8002754:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PA12     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002756:	2302      	movs	r3, #2
 8002758:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275c:	2302      	movs	r3, #2
 800275e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002762:	2300      	movs	r3, #0
 8002764:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002768:	2300      	movs	r3, #0
 800276a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800276e:	2308      	movs	r3, #8
 8002770:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002774:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002778:	4619      	mov	r1, r3
 800277a:	483b      	ldr	r0, [pc, #236]	@ (8002868 <HAL_UART_MspInit+0x1a4>)
 800277c:	f002 ffe6 	bl	800574c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002780:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002784:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002788:	2302      	movs	r3, #2
 800278a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002794:	2300      	movs	r3, #0
 8002796:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 800279a:	2306      	movs	r3, #6
 800279c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80027a4:	4619      	mov	r1, r3
 80027a6:	4830      	ldr	r0, [pc, #192]	@ (8002868 <HAL_UART_MspInit+0x1a4>)
 80027a8:	f002 ffd0 	bl	800574c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80027ac:	2200      	movs	r2, #0
 80027ae:	2100      	movs	r1, #0
 80027b0:	2034      	movs	r0, #52	@ 0x34
 80027b2:	f002 f9ba 	bl	8004b2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80027b6:	2034      	movs	r0, #52	@ 0x34
 80027b8:	f002 f9d1 	bl	8004b5e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 80027bc:	e04b      	b.n	8002856 <HAL_UART_MspInit+0x192>
  else if(uartHandle->Instance==UART5)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a2a      	ldr	r2, [pc, #168]	@ (800286c <HAL_UART_MspInit+0x1a8>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d146      	bne.n	8002856 <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80027c8:	f04f 0202 	mov.w	r2, #2
 80027cc:	f04f 0300 	mov.w	r3, #0
 80027d0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80027d4:	2300      	movs	r3, #0
 80027d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027da:	f107 0318 	add.w	r3, r7, #24
 80027de:	4618      	mov	r0, r3
 80027e0:	f004 f916 	bl	8006a10 <HAL_RCCEx_PeriphCLKConfig>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_UART_MspInit+0x12a>
      Error_Handler();
 80027ea:	f7ff fba9 	bl	8001f40 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80027ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 80027f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027f4:	4a1b      	ldr	r2, [pc, #108]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 80027f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027fa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80027fe:	4b19      	ldr	r3, [pc, #100]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 8002800:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002804:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002808:	60fb      	str	r3, [r7, #12]
 800280a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800280c:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 800280e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002812:	4a14      	ldr	r2, [pc, #80]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 8002814:	f043 0302 	orr.w	r3, r3, #2
 8002818:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800281c:	4b11      	ldr	r3, [pc, #68]	@ (8002864 <HAL_UART_MspInit+0x1a0>)
 800281e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	60bb      	str	r3, [r7, #8]
 8002828:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800282a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800282e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002832:	2302      	movs	r3, #2
 8002834:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800283e:	2300      	movs	r3, #0
 8002840:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8002844:	230e      	movs	r3, #14
 8002846:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800284e:	4619      	mov	r1, r3
 8002850:	4807      	ldr	r0, [pc, #28]	@ (8002870 <HAL_UART_MspInit+0x1ac>)
 8002852:	f002 ff7b 	bl	800574c <HAL_GPIO_Init>
}
 8002856:	bf00      	nop
 8002858:	37e8      	adds	r7, #232	@ 0xe8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	40004c00 	.word	0x40004c00
 8002864:	58024400 	.word	0x58024400
 8002868:	58020000 	.word	0x58020000
 800286c:	40005000 	.word	0x40005000
 8002870:	58020400 	.word	0x58020400

08002874 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002874:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80028b0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002878:	f7ff fe74 	bl	8002564 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800287c:	f7ff fde2 	bl	8002444 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002880:	480c      	ldr	r0, [pc, #48]	@ (80028b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002882:	490d      	ldr	r1, [pc, #52]	@ (80028b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002884:	4a0d      	ldr	r2, [pc, #52]	@ (80028bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002886:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002888:	e002      	b.n	8002890 <LoopCopyDataInit>

0800288a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800288a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800288c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800288e:	3304      	adds	r3, #4

08002890 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002890:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002892:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002894:	d3f9      	bcc.n	800288a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002896:	4a0a      	ldr	r2, [pc, #40]	@ (80028c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002898:	4c0a      	ldr	r4, [pc, #40]	@ (80028c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800289a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800289c:	e001      	b.n	80028a2 <LoopFillZerobss>

0800289e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800289e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028a0:	3204      	adds	r2, #4

080028a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028a4:	d3fb      	bcc.n	800289e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028a6:	f00a fee7 	bl	800d678 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028aa:	f7ff fa63 	bl	8001d74 <main>
  bx  lr
 80028ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80028b0:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80028b4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80028b8:	240001e4 	.word	0x240001e4
  ldr r2, =_sidata
 80028bc:	08012304 	.word	0x08012304
  ldr r2, =_sbss
 80028c0:	240001e4 	.word	0x240001e4
  ldr r4, =_ebss
 80028c4:	240006dc 	.word	0x240006dc

080028c8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028c8:	e7fe      	b.n	80028c8 <ADC3_IRQHandler>
	...

080028cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028d2:	2003      	movs	r0, #3
 80028d4:	f002 f91e 	bl	8004b14 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80028d8:	f003 fec4 	bl	8006664 <HAL_RCC_GetSysClockFreq>
 80028dc:	4602      	mov	r2, r0
 80028de:	4b15      	ldr	r3, [pc, #84]	@ (8002934 <HAL_Init+0x68>)
 80028e0:	699b      	ldr	r3, [r3, #24]
 80028e2:	0a1b      	lsrs	r3, r3, #8
 80028e4:	f003 030f 	and.w	r3, r3, #15
 80028e8:	4913      	ldr	r1, [pc, #76]	@ (8002938 <HAL_Init+0x6c>)
 80028ea:	5ccb      	ldrb	r3, [r1, r3]
 80028ec:	f003 031f 	and.w	r3, r3, #31
 80028f0:	fa22 f303 	lsr.w	r3, r2, r3
 80028f4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80028f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002934 <HAL_Init+0x68>)
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	f003 030f 	and.w	r3, r3, #15
 80028fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002938 <HAL_Init+0x6c>)
 8002900:	5cd3      	ldrb	r3, [r2, r3]
 8002902:	f003 031f 	and.w	r3, r3, #31
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	fa22 f303 	lsr.w	r3, r2, r3
 800290c:	4a0b      	ldr	r2, [pc, #44]	@ (800293c <HAL_Init+0x70>)
 800290e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002910:	4a0b      	ldr	r2, [pc, #44]	@ (8002940 <HAL_Init+0x74>)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002916:	200f      	movs	r0, #15
 8002918:	f000 f814 	bl	8002944 <HAL_InitTick>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e002      	b.n	800292c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002926:	f7ff fc7b 	bl	8002220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	58024400 	.word	0x58024400
 8002938:	08011e94 	.word	0x08011e94
 800293c:	24000010 	.word	0x24000010
 8002940:	2400000c 	.word	0x2400000c

08002944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800294c:	4b15      	ldr	r3, [pc, #84]	@ (80029a4 <HAL_InitTick+0x60>)
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e021      	b.n	800299c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002958:	4b13      	ldr	r3, [pc, #76]	@ (80029a8 <HAL_InitTick+0x64>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4b11      	ldr	r3, [pc, #68]	@ (80029a4 <HAL_InitTick+0x60>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	4619      	mov	r1, r3
 8002962:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002966:	fbb3 f3f1 	udiv	r3, r3, r1
 800296a:	fbb2 f3f3 	udiv	r3, r2, r3
 800296e:	4618      	mov	r0, r3
 8002970:	f002 f903 	bl	8004b7a <HAL_SYSTICK_Config>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e00e      	b.n	800299c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b0f      	cmp	r3, #15
 8002982:	d80a      	bhi.n	800299a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002984:	2200      	movs	r2, #0
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	f04f 30ff 	mov.w	r0, #4294967295
 800298c:	f002 f8cd 	bl	8004b2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002990:	4a06      	ldr	r2, [pc, #24]	@ (80029ac <HAL_InitTick+0x68>)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
 8002998:	e000      	b.n	800299c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
}
 800299c:	4618      	mov	r0, r3
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	24000018 	.word	0x24000018
 80029a8:	2400000c 	.word	0x2400000c
 80029ac:	24000014 	.word	0x24000014

080029b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80029b4:	4b06      	ldr	r3, [pc, #24]	@ (80029d0 <HAL_IncTick+0x20>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	461a      	mov	r2, r3
 80029ba:	4b06      	ldr	r3, [pc, #24]	@ (80029d4 <HAL_IncTick+0x24>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4413      	add	r3, r2
 80029c0:	4a04      	ldr	r2, [pc, #16]	@ (80029d4 <HAL_IncTick+0x24>)
 80029c2:	6013      	str	r3, [r2, #0]
}
 80029c4:	bf00      	nop
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	24000018 	.word	0x24000018
 80029d4:	2400058c 	.word	0x2400058c

080029d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  return uwTick;
 80029dc:	4b03      	ldr	r3, [pc, #12]	@ (80029ec <HAL_GetTick+0x14>)
 80029de:	681b      	ldr	r3, [r3, #0]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	2400058c 	.word	0x2400058c

080029f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029f8:	f7ff ffee 	bl	80029d8 <HAL_GetTick>
 80029fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a08:	d005      	beq.n	8002a16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a34 <HAL_Delay+0x44>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4413      	add	r3, r2
 8002a14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a16:	bf00      	nop
 8002a18:	f7ff ffde 	bl	80029d8 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d8f7      	bhi.n	8002a18 <HAL_Delay+0x28>
  {
  }
}
 8002a28:	bf00      	nop
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	24000018 	.word	0x24000018

08002a38 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	609a      	str	r2, [r3, #8]
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr

08002a5e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	b083      	sub	sp, #12
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
 8002a66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	431a      	orrs	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	609a      	str	r2, [r3, #8]
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b087      	sub	sp, #28
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a18      	ldr	r2, [pc, #96]	@ (8002b10 <LL_ADC_SetChannelPreselection+0x70>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d027      	beq.n	8002b02 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d107      	bne.n	8002acc <LL_ADC_SetChannelPreselection+0x2c>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	0e9b      	lsrs	r3, r3, #26
 8002ac0:	f003 031f 	and.w	r3, r3, #31
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aca:	e015      	b.n	8002af8 <LL_ADC_SetChannelPreselection+0x58>
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	fa93 f3a3 	rbit	r3, r3
 8002ad6:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8002ae2:	2320      	movs	r3, #32
 8002ae4:	e003      	b.n	8002aee <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	fab3 f383 	clz	r3, r3
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	f003 031f 	and.w	r3, r3, #31
 8002af2:	2201      	movs	r2, #1
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	69d2      	ldr	r2, [r2, #28]
 8002afc:	431a      	orrs	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8002b02:	bf00      	nop
 8002b04:	371c      	adds	r7, #28
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	58026000 	.word	0x58026000

08002b14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
 8002b20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	3360      	adds	r3, #96	@ 0x60
 8002b26:	461a      	mov	r2, r3
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4413      	add	r3, r2
 8002b2e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4a10      	ldr	r2, [pc, #64]	@ (8002b74 <LL_ADC_SetOffset+0x60>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d10b      	bne.n	8002b50 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002b4e:	e00b      	b.n	8002b68 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	430b      	orrs	r3, r1
 8002b62:	431a      	orrs	r2, r3
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	601a      	str	r2, [r3, #0]
}
 8002b68:	bf00      	nop
 8002b6a:	371c      	adds	r7, #28
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	58026000 	.word	0x58026000

08002b78 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3360      	adds	r3, #96	@ 0x60
 8002b86:	461a      	mov	r2, r3
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	4413      	add	r3, r2
 8002b8e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3714      	adds	r7, #20
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	f003 031f 	and.w	r3, r3, #31
 8002bbe:	6879      	ldr	r1, [r7, #4]
 8002bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	611a      	str	r2, [r3, #16]
}
 8002bca:	bf00      	nop
 8002bcc:	3714      	adds	r7, #20
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
	...

08002bd8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b087      	sub	sp, #28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4a0c      	ldr	r2, [pc, #48]	@ (8002c18 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d00e      	beq.n	8002c0a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	3360      	adds	r3, #96	@ 0x60
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	4413      	add	r3, r2
 8002bf8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	431a      	orrs	r2, r3
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	601a      	str	r2, [r3, #0]
  }
}
 8002c0a:	bf00      	nop
 8002c0c:	371c      	adds	r7, #28
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	58026000 	.word	0x58026000

08002c1c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b087      	sub	sp, #28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c5c <LL_ADC_SetOffsetSaturation+0x40>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d10e      	bne.n	8002c4e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	3360      	adds	r3, #96	@ 0x60
 8002c34:	461a      	mov	r2, r3
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002c4e:	bf00      	nop
 8002c50:	371c      	adds	r7, #28
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	58026000 	.word	0x58026000

08002c60 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b087      	sub	sp, #28
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002ca0 <LL_ADC_SetOffsetSign+0x40>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d10e      	bne.n	8002c92 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	3360      	adds	r3, #96	@ 0x60
 8002c78:	461a      	mov	r2, r3
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002c92:	bf00      	nop
 8002c94:	371c      	adds	r7, #28
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	58026000 	.word	0x58026000

08002ca4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b087      	sub	sp, #28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	3360      	adds	r3, #96	@ 0x60
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	4a0c      	ldr	r2, [pc, #48]	@ (8002cf4 <LL_ADC_SetOffsetState+0x50>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d108      	bne.n	8002cd8 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002cd6:	e007      	b.n	8002ce8 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	601a      	str	r2, [r3, #0]
}
 8002ce8:	bf00      	nop
 8002cea:	371c      	adds	r7, #28
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	58026000 	.word	0x58026000

08002cf8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e000      	b.n	8002d12 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b087      	sub	sp, #28
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	3330      	adds	r3, #48	@ 0x30
 8002d2e:	461a      	mov	r2, r3
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	0a1b      	lsrs	r3, r3, #8
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	4413      	add	r3, r2
 8002d3c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	f003 031f 	and.w	r3, r3, #31
 8002d48:	211f      	movs	r1, #31
 8002d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	401a      	ands	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	0e9b      	lsrs	r3, r3, #26
 8002d56:	f003 011f 	and.w	r1, r3, #31
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	f003 031f 	and.w	r3, r3, #31
 8002d60:	fa01 f303 	lsl.w	r3, r1, r3
 8002d64:	431a      	orrs	r2, r3
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d6a:	bf00      	nop
 8002d6c:	371c      	adds	r7, #28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b087      	sub	sp, #28
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	60f8      	str	r0, [r7, #12]
 8002d7e:	60b9      	str	r1, [r7, #8]
 8002d80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	3314      	adds	r3, #20
 8002d86:	461a      	mov	r2, r3
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	0e5b      	lsrs	r3, r3, #25
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	4413      	add	r3, r2
 8002d94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	0d1b      	lsrs	r3, r3, #20
 8002d9e:	f003 031f 	and.w	r3, r3, #31
 8002da2:	2107      	movs	r1, #7
 8002da4:	fa01 f303 	lsl.w	r3, r1, r3
 8002da8:	43db      	mvns	r3, r3
 8002daa:	401a      	ands	r2, r3
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	0d1b      	lsrs	r3, r3, #20
 8002db0:	f003 031f 	and.w	r3, r3, #31
 8002db4:	6879      	ldr	r1, [r7, #4]
 8002db6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002dc0:	bf00      	nop
 8002dc2:	371c      	adds	r7, #28
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4a1a      	ldr	r2, [pc, #104]	@ (8002e44 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d115      	bne.n	8002e0c <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dec:	43db      	mvns	r3, r3
 8002dee:	401a      	ands	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f003 0318 	and.w	r3, r3, #24
 8002df6:	4914      	ldr	r1, [pc, #80]	@ (8002e48 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002df8:	40d9      	lsrs	r1, r3
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	400b      	ands	r3, r1
 8002dfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e02:	431a      	orrs	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002e0a:	e014      	b.n	8002e36 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e18:	43db      	mvns	r3, r3
 8002e1a:	401a      	ands	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f003 0318 	and.w	r3, r3, #24
 8002e22:	4909      	ldr	r1, [pc, #36]	@ (8002e48 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002e24:	40d9      	lsrs	r1, r3
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	400b      	ands	r3, r1
 8002e2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002e36:	bf00      	nop
 8002e38:	3714      	adds	r7, #20
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	58026000 	.word	0x58026000
 8002e48:	000fffff 	.word	0x000fffff

08002e4c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 031f 	and.w	r3, r3, #31
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	4b04      	ldr	r3, [pc, #16]	@ (8002ea4 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002e92:	4013      	ands	r3, r2
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6093      	str	r3, [r2, #8]
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	5fffffc0 	.word	0x5fffffc0

08002ea8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002eb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ebc:	d101      	bne.n	8002ec2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	4b05      	ldr	r3, [pc, #20]	@ (8002ef4 <LL_ADC_EnableInternalRegulator+0x24>)
 8002ede:	4013      	ands	r3, r2
 8002ee0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr
 8002ef4:	6fffffc0 	.word	0x6fffffc0

08002ef8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f0c:	d101      	bne.n	8002f12 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e000      	b.n	8002f14 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <LL_ADC_Enable+0x24>)
 8002f2e:	4013      	ands	r3, r2
 8002f30:	f043 0201 	orr.w	r2, r3, #1
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr
 8002f44:	7fffffc0 	.word	0x7fffffc0

08002f48 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	4b05      	ldr	r3, [pc, #20]	@ (8002f6c <LL_ADC_Disable+0x24>)
 8002f56:	4013      	ands	r3, r2
 8002f58:	f043 0202 	orr.w	r2, r3, #2
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	7fffffc0 	.word	0x7fffffc0

08002f70 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d101      	bne.n	8002f88 <LL_ADC_IsEnabled+0x18>
 8002f84:	2301      	movs	r3, #1
 8002f86:	e000      	b.n	8002f8a <LL_ADC_IsEnabled+0x1a>
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002f96:	b480      	push	{r7}
 8002f98:	b083      	sub	sp, #12
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d101      	bne.n	8002fae <LL_ADC_IsDisableOngoing+0x18>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <LL_ADC_IsDisableOngoing+0x1a>
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	4b05      	ldr	r3, [pc, #20]	@ (8002fe0 <LL_ADC_REG_StartConversion+0x24>)
 8002fca:	4013      	ands	r3, r2
 8002fcc:	f043 0204 	orr.w	r2, r3, #4
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	7fffffc0 	.word	0x7fffffc0

08002fe4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	4b05      	ldr	r3, [pc, #20]	@ (8003008 <LL_ADC_REG_StopConversion+0x24>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	f043 0210 	orr.w	r2, r3, #16
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	7fffffc0 	.word	0x7fffffc0

0800300c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f003 0304 	and.w	r3, r3, #4
 800301c:	2b04      	cmp	r3, #4
 800301e:	d101      	bne.n	8003024 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003020:	2301      	movs	r3, #1
 8003022:	e000      	b.n	8003026 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	370c      	adds	r7, #12
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
	...

08003034 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	4b05      	ldr	r3, [pc, #20]	@ (8003058 <LL_ADC_INJ_StopConversion+0x24>)
 8003042:	4013      	ands	r3, r2
 8003044:	f043 0220 	orr.w	r2, r3, #32
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr
 8003058:	7fffffc0 	.word	0x7fffffc0

0800305c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b08      	cmp	r3, #8
 800306e:	d101      	bne.n	8003074 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003070:	2301      	movs	r3, #1
 8003072:	e000      	b.n	8003076 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
	...

08003084 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003084:	b590      	push	{r4, r7, lr}
 8003086:	b089      	sub	sp, #36	@ 0x24
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003090:	2300      	movs	r3, #0
 8003092:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e1ee      	b.n	800347c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d109      	bne.n	80030c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7fd fdf3 	bl	8000c98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff feef 	bl	8002ea8 <LL_ADC_IsDeepPowerDownEnabled>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d004      	beq.n	80030da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff fed5 	bl	8002e84 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff ff0a 	bl	8002ef8 <LL_ADC_IsInternalRegulatorEnabled>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d114      	bne.n	8003114 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff feee 	bl	8002ed0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030f4:	4b8e      	ldr	r3, [pc, #568]	@ (8003330 <HAL_ADC_Init+0x2ac>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	099b      	lsrs	r3, r3, #6
 80030fa:	4a8e      	ldr	r2, [pc, #568]	@ (8003334 <HAL_ADC_Init+0x2b0>)
 80030fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003100:	099b      	lsrs	r3, r3, #6
 8003102:	3301      	adds	r3, #1
 8003104:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003106:	e002      	b.n	800310e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	3b01      	subs	r3, #1
 800310c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1f9      	bne.n	8003108 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff feed 	bl	8002ef8 <LL_ADC_IsInternalRegulatorEnabled>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d10d      	bne.n	8003140 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003128:	f043 0210 	orr.w	r2, r3, #16
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003134:	f043 0201 	orr.w	r2, r3, #1
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff ff61 	bl	800300c <LL_ADC_REG_IsConversionOngoing>
 800314a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003150:	f003 0310 	and.w	r3, r3, #16
 8003154:	2b00      	cmp	r3, #0
 8003156:	f040 8188 	bne.w	800346a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	2b00      	cmp	r3, #0
 800315e:	f040 8184 	bne.w	800346a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003166:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800316a:	f043 0202 	orr.w	r2, r3, #2
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff fefa 	bl	8002f70 <LL_ADC_IsEnabled>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d136      	bne.n	80031f0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a6c      	ldr	r2, [pc, #432]	@ (8003338 <HAL_ADC_Init+0x2b4>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d004      	beq.n	8003196 <HAL_ADC_Init+0x112>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a6a      	ldr	r2, [pc, #424]	@ (800333c <HAL_ADC_Init+0x2b8>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d10e      	bne.n	80031b4 <HAL_ADC_Init+0x130>
 8003196:	4868      	ldr	r0, [pc, #416]	@ (8003338 <HAL_ADC_Init+0x2b4>)
 8003198:	f7ff feea 	bl	8002f70 <LL_ADC_IsEnabled>
 800319c:	4604      	mov	r4, r0
 800319e:	4867      	ldr	r0, [pc, #412]	@ (800333c <HAL_ADC_Init+0x2b8>)
 80031a0:	f7ff fee6 	bl	8002f70 <LL_ADC_IsEnabled>
 80031a4:	4603      	mov	r3, r0
 80031a6:	4323      	orrs	r3, r4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	bf0c      	ite	eq
 80031ac:	2301      	moveq	r3, #1
 80031ae:	2300      	movne	r3, #0
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	e008      	b.n	80031c6 <HAL_ADC_Init+0x142>
 80031b4:	4862      	ldr	r0, [pc, #392]	@ (8003340 <HAL_ADC_Init+0x2bc>)
 80031b6:	f7ff fedb 	bl	8002f70 <LL_ADC_IsEnabled>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	bf0c      	ite	eq
 80031c0:	2301      	moveq	r3, #1
 80031c2:	2300      	movne	r3, #0
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d012      	beq.n	80031f0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a5a      	ldr	r2, [pc, #360]	@ (8003338 <HAL_ADC_Init+0x2b4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d004      	beq.n	80031de <HAL_ADC_Init+0x15a>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a58      	ldr	r2, [pc, #352]	@ (800333c <HAL_ADC_Init+0x2b8>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d101      	bne.n	80031e2 <HAL_ADC_Init+0x15e>
 80031de:	4a59      	ldr	r2, [pc, #356]	@ (8003344 <HAL_ADC_Init+0x2c0>)
 80031e0:	e000      	b.n	80031e4 <HAL_ADC_Init+0x160>
 80031e2:	4a59      	ldr	r2, [pc, #356]	@ (8003348 <HAL_ADC_Init+0x2c4>)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	4619      	mov	r1, r3
 80031ea:	4610      	mov	r0, r2
 80031ec:	f7ff fc24 	bl	8002a38 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a52      	ldr	r2, [pc, #328]	@ (8003340 <HAL_ADC_Init+0x2bc>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d129      	bne.n	800324e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	7e5b      	ldrb	r3, [r3, #25]
 80031fe:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003204:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800320a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	2b08      	cmp	r3, #8
 8003212:	d013      	beq.n	800323c <HAL_ADC_Init+0x1b8>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	2b0c      	cmp	r3, #12
 800321a:	d00d      	beq.n	8003238 <HAL_ADC_Init+0x1b4>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	2b1c      	cmp	r3, #28
 8003222:	d007      	beq.n	8003234 <HAL_ADC_Init+0x1b0>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	2b18      	cmp	r3, #24
 800322a:	d101      	bne.n	8003230 <HAL_ADC_Init+0x1ac>
 800322c:	2318      	movs	r3, #24
 800322e:	e006      	b.n	800323e <HAL_ADC_Init+0x1ba>
 8003230:	2300      	movs	r3, #0
 8003232:	e004      	b.n	800323e <HAL_ADC_Init+0x1ba>
 8003234:	2310      	movs	r3, #16
 8003236:	e002      	b.n	800323e <HAL_ADC_Init+0x1ba>
 8003238:	2308      	movs	r3, #8
 800323a:	e000      	b.n	800323e <HAL_ADC_Init+0x1ba>
 800323c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800323e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003246:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003248:	4313      	orrs	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
 800324c:	e00e      	b.n	800326c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	7e5b      	ldrb	r3, [r3, #25]
 8003252:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003258:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800325e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003266:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003268:	4313      	orrs	r3, r2
 800326a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d106      	bne.n	8003284 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327a:	3b01      	subs	r3, #1
 800327c:	045b      	lsls	r3, r3, #17
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4313      	orrs	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003288:	2b00      	cmp	r3, #0
 800328a:	d009      	beq.n	80032a0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003290:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003298:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4313      	orrs	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a26      	ldr	r2, [pc, #152]	@ (8003340 <HAL_ADC_Init+0x2bc>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d115      	bne.n	80032d6 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68da      	ldr	r2, [r3, #12]
 80032b0:	4b26      	ldr	r3, [pc, #152]	@ (800334c <HAL_ADC_Init+0x2c8>)
 80032b2:	4013      	ands	r3, r2
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	69b9      	ldr	r1, [r7, #24]
 80032ba:	430b      	orrs	r3, r1
 80032bc:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	430a      	orrs	r2, r1
 80032d2:	611a      	str	r2, [r3, #16]
 80032d4:	e009      	b.n	80032ea <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68da      	ldr	r2, [r3, #12]
 80032dc:	4b1c      	ldr	r3, [pc, #112]	@ (8003350 <HAL_ADC_Init+0x2cc>)
 80032de:	4013      	ands	r3, r2
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	69b9      	ldr	r1, [r7, #24]
 80032e6:	430b      	orrs	r3, r1
 80032e8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff fe8c 	bl	800300c <LL_ADC_REG_IsConversionOngoing>
 80032f4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff feae 	bl	800305c <LL_ADC_INJ_IsConversionOngoing>
 8003300:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	2b00      	cmp	r3, #0
 8003306:	f040 808e 	bne.w	8003426 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2b00      	cmp	r3, #0
 800330e:	f040 808a 	bne.w	8003426 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a0a      	ldr	r2, [pc, #40]	@ (8003340 <HAL_ADC_Init+0x2bc>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d11b      	bne.n	8003354 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	7e1b      	ldrb	r3, [r3, #24]
 8003320:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003328:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800332a:	4313      	orrs	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
 800332e:	e018      	b.n	8003362 <HAL_ADC_Init+0x2de>
 8003330:	2400000c 	.word	0x2400000c
 8003334:	053e2d63 	.word	0x053e2d63
 8003338:	40022000 	.word	0x40022000
 800333c:	40022100 	.word	0x40022100
 8003340:	58026000 	.word	0x58026000
 8003344:	40022300 	.word	0x40022300
 8003348:	58026300 	.word	0x58026300
 800334c:	fff04007 	.word	0xfff04007
 8003350:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	7e1b      	ldrb	r3, [r3, #24]
 8003358:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68da      	ldr	r2, [r3, #12]
 8003368:	4b46      	ldr	r3, [pc, #280]	@ (8003484 <HAL_ADC_Init+0x400>)
 800336a:	4013      	ands	r3, r2
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	69b9      	ldr	r1, [r7, #24]
 8003372:	430b      	orrs	r3, r1
 8003374:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800337c:	2b01      	cmp	r3, #1
 800337e:	d137      	bne.n	80033f0 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003384:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a3f      	ldr	r2, [pc, #252]	@ (8003488 <HAL_ADC_Init+0x404>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d116      	bne.n	80033be <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	691a      	ldr	r2, [r3, #16]
 8003396:	4b3d      	ldr	r3, [pc, #244]	@ (800348c <HAL_ADC_Init+0x408>)
 8003398:	4013      	ands	r3, r2
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80033a2:	4311      	orrs	r1, r2
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80033a8:	4311      	orrs	r1, r2
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80033ae:	430a      	orrs	r2, r1
 80033b0:	431a      	orrs	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0201 	orr.w	r2, r2, #1
 80033ba:	611a      	str	r2, [r3, #16]
 80033bc:	e020      	b.n	8003400 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	691a      	ldr	r2, [r3, #16]
 80033c4:	4b32      	ldr	r3, [pc, #200]	@ (8003490 <HAL_ADC_Init+0x40c>)
 80033c6:	4013      	ands	r3, r2
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80033cc:	3a01      	subs	r2, #1
 80033ce:	0411      	lsls	r1, r2, #16
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80033d4:	4311      	orrs	r1, r2
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80033da:	4311      	orrs	r1, r2
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80033e0:	430a      	orrs	r2, r1
 80033e2:	431a      	orrs	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f042 0201 	orr.w	r2, r2, #1
 80033ec:	611a      	str	r2, [r3, #16]
 80033ee:	e007      	b.n	8003400 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	691a      	ldr	r2, [r3, #16]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 0201 	bic.w	r2, r2, #1
 80033fe:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	430a      	orrs	r2, r1
 8003414:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a1b      	ldr	r2, [pc, #108]	@ (8003488 <HAL_ADC_Init+0x404>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d002      	beq.n	8003426 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f001 f8b1 	bl	8004588 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d10c      	bne.n	8003448 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003434:	f023 010f 	bic.w	r1, r3, #15
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	69db      	ldr	r3, [r3, #28]
 800343c:	1e5a      	subs	r2, r3, #1
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	430a      	orrs	r2, r1
 8003444:	631a      	str	r2, [r3, #48]	@ 0x30
 8003446:	e007      	b.n	8003458 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 020f 	bic.w	r2, r2, #15
 8003456:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800345c:	f023 0303 	bic.w	r3, r3, #3
 8003460:	f043 0201 	orr.w	r2, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	661a      	str	r2, [r3, #96]	@ 0x60
 8003468:	e007      	b.n	800347a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800346e:	f043 0210 	orr.w	r2, r3, #16
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800347a:	7ffb      	ldrb	r3, [r7, #31]
}
 800347c:	4618      	mov	r0, r3
 800347e:	3724      	adds	r7, #36	@ 0x24
 8003480:	46bd      	mov	sp, r7
 8003482:	bd90      	pop	{r4, r7, pc}
 8003484:	ffffbffc 	.word	0xffffbffc
 8003488:	58026000 	.word	0x58026000
 800348c:	fc00f81f 	.word	0xfc00f81f
 8003490:	fc00f81e 	.word	0xfc00f81e

08003494 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a5c      	ldr	r2, [pc, #368]	@ (8003614 <HAL_ADC_Start+0x180>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d004      	beq.n	80034b0 <HAL_ADC_Start+0x1c>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a5b      	ldr	r2, [pc, #364]	@ (8003618 <HAL_ADC_Start+0x184>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d101      	bne.n	80034b4 <HAL_ADC_Start+0x20>
 80034b0:	4b5a      	ldr	r3, [pc, #360]	@ (800361c <HAL_ADC_Start+0x188>)
 80034b2:	e000      	b.n	80034b6 <HAL_ADC_Start+0x22>
 80034b4:	4b5a      	ldr	r3, [pc, #360]	@ (8003620 <HAL_ADC_Start+0x18c>)
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff fcc8 	bl	8002e4c <LL_ADC_GetMultimode>
 80034bc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff fda2 	bl	800300c <LL_ADC_REG_IsConversionOngoing>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f040 809a 	bne.w	8003604 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d101      	bne.n	80034de <HAL_ADC_Start+0x4a>
 80034da:	2302      	movs	r3, #2
 80034dc:	e095      	b.n	800360a <HAL_ADC_Start+0x176>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 ff64 	bl	80043b4 <ADC_Enable>
 80034ec:	4603      	mov	r3, r0
 80034ee:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80034f0:	7dfb      	ldrb	r3, [r7, #23]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f040 8081 	bne.w	80035fa <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80034fc:	4b49      	ldr	r3, [pc, #292]	@ (8003624 <HAL_ADC_Start+0x190>)
 80034fe:	4013      	ands	r3, r2
 8003500:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a42      	ldr	r2, [pc, #264]	@ (8003618 <HAL_ADC_Start+0x184>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d002      	beq.n	8003518 <HAL_ADC_Start+0x84>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	e000      	b.n	800351a <HAL_ADC_Start+0x86>
 8003518:	4b3e      	ldr	r3, [pc, #248]	@ (8003614 <HAL_ADC_Start+0x180>)
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	6812      	ldr	r2, [r2, #0]
 800351e:	4293      	cmp	r3, r2
 8003520:	d002      	beq.n	8003528 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d105      	bne.n	8003534 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800352c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003538:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800353c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003540:	d106      	bne.n	8003550 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003546:	f023 0206 	bic.w	r2, r3, #6
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	665a      	str	r2, [r3, #100]	@ 0x64
 800354e:	e002      	b.n	8003556 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	221c      	movs	r2, #28
 800355c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a2b      	ldr	r2, [pc, #172]	@ (8003618 <HAL_ADC_Start+0x184>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d002      	beq.n	8003576 <HAL_ADC_Start+0xe2>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	e000      	b.n	8003578 <HAL_ADC_Start+0xe4>
 8003576:	4b27      	ldr	r3, [pc, #156]	@ (8003614 <HAL_ADC_Start+0x180>)
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6812      	ldr	r2, [r2, #0]
 800357c:	4293      	cmp	r3, r2
 800357e:	d008      	beq.n	8003592 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d005      	beq.n	8003592 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	2b05      	cmp	r3, #5
 800358a:	d002      	beq.n	8003592 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	2b09      	cmp	r3, #9
 8003590:	d114      	bne.n	80035bc <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d007      	beq.n	80035b0 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80035a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7ff fd01 	bl	8002fbc <LL_ADC_REG_StartConversion>
 80035ba:	e025      	b.n	8003608 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035c0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	661a      	str	r2, [r3, #96]	@ 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a12      	ldr	r2, [pc, #72]	@ (8003618 <HAL_ADC_Start+0x184>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d002      	beq.n	80035d8 <HAL_ADC_Start+0x144>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	e000      	b.n	80035da <HAL_ADC_Start+0x146>
 80035d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003614 <HAL_ADC_Start+0x180>)
 80035da:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00f      	beq.n	8003608 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80035f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	661a      	str	r2, [r3, #96]	@ 0x60
 80035f8:	e006      	b.n	8003608 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8003602:	e001      	b.n	8003608 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003604:	2302      	movs	r3, #2
 8003606:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003608:	7dfb      	ldrb	r3, [r7, #23]
}
 800360a:	4618      	mov	r0, r3
 800360c:	3718      	adds	r7, #24
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	40022000 	.word	0x40022000
 8003618:	40022100 	.word	0x40022100
 800361c:	40022300 	.word	0x40022300
 8003620:	58026300 	.word	0x58026300
 8003624:	fffff0fe 	.word	0xfffff0fe

08003628 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003636:	2b01      	cmp	r3, #1
 8003638:	d101      	bne.n	800363e <HAL_ADC_Stop+0x16>
 800363a:	2302      	movs	r3, #2
 800363c:	e021      	b.n	8003682 <HAL_ADC_Stop+0x5a>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2201      	movs	r2, #1
 8003642:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003646:	2103      	movs	r1, #3
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 fdf7 	bl	800423c <ADC_ConversionStop>
 800364e:	4603      	mov	r3, r0
 8003650:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003652:	7bfb      	ldrb	r3, [r7, #15]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d10f      	bne.n	8003678 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 ff35 	bl	80044c8 <ADC_Disable>
 800365e:	4603      	mov	r3, r0
 8003660:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003662:	7bfb      	ldrb	r3, [r7, #15]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d107      	bne.n	8003678 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800366c:	4b07      	ldr	r3, [pc, #28]	@ (800368c <HAL_ADC_Stop+0x64>)
 800366e:	4013      	ands	r3, r2
 8003670:	f043 0201 	orr.w	r2, r3, #1
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003680:	7bfb      	ldrb	r3, [r7, #15]
}
 8003682:	4618      	mov	r0, r3
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	ffffeefe 	.word	0xffffeefe

08003690 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b088      	sub	sp, #32
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a72      	ldr	r2, [pc, #456]	@ (8003868 <HAL_ADC_PollForConversion+0x1d8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d004      	beq.n	80036ae <HAL_ADC_PollForConversion+0x1e>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a70      	ldr	r2, [pc, #448]	@ (800386c <HAL_ADC_PollForConversion+0x1dc>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d101      	bne.n	80036b2 <HAL_ADC_PollForConversion+0x22>
 80036ae:	4b70      	ldr	r3, [pc, #448]	@ (8003870 <HAL_ADC_PollForConversion+0x1e0>)
 80036b0:	e000      	b.n	80036b4 <HAL_ADC_PollForConversion+0x24>
 80036b2:	4b70      	ldr	r3, [pc, #448]	@ (8003874 <HAL_ADC_PollForConversion+0x1e4>)
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff fbc9 	bl	8002e4c <LL_ADC_GetMultimode>
 80036ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d102      	bne.n	80036ca <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80036c4:	2308      	movs	r3, #8
 80036c6:	61fb      	str	r3, [r7, #28]
 80036c8:	e037      	b.n	800373a <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d005      	beq.n	80036dc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	2b05      	cmp	r3, #5
 80036d4:	d002      	beq.n	80036dc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	2b09      	cmp	r3, #9
 80036da:	d111      	bne.n	8003700 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d007      	beq.n	80036fa <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ee:	f043 0220 	orr.w	r2, r3, #32
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e0b1      	b.n	800385e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80036fa:	2304      	movs	r3, #4
 80036fc:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80036fe:	e01c      	b.n	800373a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a58      	ldr	r2, [pc, #352]	@ (8003868 <HAL_ADC_PollForConversion+0x1d8>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d004      	beq.n	8003714 <HAL_ADC_PollForConversion+0x84>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a57      	ldr	r2, [pc, #348]	@ (800386c <HAL_ADC_PollForConversion+0x1dc>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d101      	bne.n	8003718 <HAL_ADC_PollForConversion+0x88>
 8003714:	4b56      	ldr	r3, [pc, #344]	@ (8003870 <HAL_ADC_PollForConversion+0x1e0>)
 8003716:	e000      	b.n	800371a <HAL_ADC_PollForConversion+0x8a>
 8003718:	4b56      	ldr	r3, [pc, #344]	@ (8003874 <HAL_ADC_PollForConversion+0x1e4>)
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff fba4 	bl	8002e68 <LL_ADC_GetMultiDMATransfer>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d007      	beq.n	8003736 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800372a:	f043 0220 	orr.w	r2, r3, #32
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e093      	b.n	800385e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003736:	2304      	movs	r3, #4
 8003738:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800373a:	f7ff f94d 	bl	80029d8 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003740:	e021      	b.n	8003786 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003748:	d01d      	beq.n	8003786 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800374a:	f7ff f945 	bl	80029d8 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	683a      	ldr	r2, [r7, #0]
 8003756:	429a      	cmp	r2, r3
 8003758:	d302      	bcc.n	8003760 <HAL_ADC_PollForConversion+0xd0>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d112      	bne.n	8003786 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	4013      	ands	r3, r2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10b      	bne.n	8003786 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003772:	f043 0204 	orr.w	r2, r3, #4
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

          return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e06b      	b.n	800385e <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	4013      	ands	r3, r2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0d6      	beq.n	8003742 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003798:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff faa7 	bl	8002cf8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d01c      	beq.n	80037ea <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	7e5b      	ldrb	r3, [r3, #25]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d118      	bne.n	80037ea <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b08      	cmp	r3, #8
 80037c4:	d111      	bne.n	80037ea <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	661a      	str	r2, [r3, #96]	@ 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d105      	bne.n	80037ea <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037e2:	f043 0201 	orr.w	r2, r3, #1
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a1f      	ldr	r2, [pc, #124]	@ (800386c <HAL_ADC_PollForConversion+0x1dc>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d002      	beq.n	80037fa <HAL_ADC_PollForConversion+0x16a>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	e000      	b.n	80037fc <HAL_ADC_PollForConversion+0x16c>
 80037fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003868 <HAL_ADC_PollForConversion+0x1d8>)
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	4293      	cmp	r3, r2
 8003802:	d008      	beq.n	8003816 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d005      	beq.n	8003816 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	2b05      	cmp	r3, #5
 800380e:	d002      	beq.n	8003816 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	2b09      	cmp	r3, #9
 8003814:	d104      	bne.n	8003820 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	61bb      	str	r3, [r7, #24]
 800381e:	e00c      	b.n	800383a <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a11      	ldr	r2, [pc, #68]	@ (800386c <HAL_ADC_PollForConversion+0x1dc>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d002      	beq.n	8003830 <HAL_ADC_PollForConversion+0x1a0>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	e000      	b.n	8003832 <HAL_ADC_PollForConversion+0x1a2>
 8003830:	4b0d      	ldr	r3, [pc, #52]	@ (8003868 <HAL_ADC_PollForConversion+0x1d8>)
 8003832:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	2b08      	cmp	r3, #8
 800383e:	d104      	bne.n	800384a <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2208      	movs	r2, #8
 8003846:	601a      	str	r2, [r3, #0]
 8003848:	e008      	b.n	800385c <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d103      	bne.n	800385c <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	220c      	movs	r2, #12
 800385a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3720      	adds	r7, #32
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40022000 	.word	0x40022000
 800386c:	40022100 	.word	0x40022100
 8003870:	40022300 	.word	0x40022300
 8003874:	58026300 	.word	0x58026300

08003878 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003886:	4618      	mov	r0, r3
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
	...

08003894 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003894:	b590      	push	{r4, r7, lr}
 8003896:	b0a5      	sub	sp, #148	@ 0x94
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800389e:	2300      	movs	r3, #0
 80038a0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80038a4:	2300      	movs	r3, #0
 80038a6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80038ae:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	4aa4      	ldr	r2, [pc, #656]	@ (8003b48 <HAL_ADC_ConfigChannel+0x2b4>)
 80038b6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d102      	bne.n	80038c8 <HAL_ADC_ConfigChannel+0x34>
 80038c2:	2302      	movs	r3, #2
 80038c4:	f000 bca2 	b.w	800420c <HAL_ADC_ConfigChannel+0x978>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7ff fb99 	bl	800300c <LL_ADC_REG_IsConversionOngoing>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f040 8486 	bne.w	80041ee <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	db31      	blt.n	800394e <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a97      	ldr	r2, [pc, #604]	@ (8003b4c <HAL_ADC_ConfigChannel+0x2b8>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d02c      	beq.n	800394e <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d108      	bne.n	8003912 <HAL_ADC_ConfigChannel+0x7e>
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	0e9b      	lsrs	r3, r3, #26
 8003906:	f003 031f 	and.w	r3, r3, #31
 800390a:	2201      	movs	r2, #1
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	e016      	b.n	8003940 <HAL_ADC_ConfigChannel+0xac>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003918:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800391a:	fa93 f3a3 	rbit	r3, r3
 800391e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003920:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003922:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003924:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800392a:	2320      	movs	r3, #32
 800392c:	e003      	b.n	8003936 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 800392e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003930:	fab3 f383 	clz	r3, r3
 8003934:	b2db      	uxtb	r3, r3
 8003936:	f003 031f 	and.w	r3, r3, #31
 800393a:	2201      	movs	r2, #1
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6812      	ldr	r2, [r2, #0]
 8003944:	69d1      	ldr	r1, [r2, #28]
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	6812      	ldr	r2, [r2, #0]
 800394a:	430b      	orrs	r3, r1
 800394c:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6818      	ldr	r0, [r3, #0]
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	6859      	ldr	r1, [r3, #4]
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	461a      	mov	r2, r3
 800395c:	f7ff f9df 	bl	8002d1e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4618      	mov	r0, r3
 8003966:	f7ff fb51 	bl	800300c <LL_ADC_REG_IsConversionOngoing>
 800396a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff fb72 	bl	800305c <LL_ADC_INJ_IsConversionOngoing>
 8003978:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800397c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003980:	2b00      	cmp	r3, #0
 8003982:	f040 824a 	bne.w	8003e1a <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003986:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800398a:	2b00      	cmp	r3, #0
 800398c:	f040 8245 	bne.w	8003e1a <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6818      	ldr	r0, [r3, #0]
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	6819      	ldr	r1, [r3, #0]
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	461a      	mov	r2, r3
 800399e:	f7ff f9ea 	bl	8002d76 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a69      	ldr	r2, [pc, #420]	@ (8003b4c <HAL_ADC_ConfigChannel+0x2b8>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d10d      	bne.n	80039c8 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	695a      	ldr	r2, [r3, #20]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	08db      	lsrs	r3, r3, #3
 80039b8:	f003 0303 	and.w	r3, r3, #3
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	fa02 f303 	lsl.w	r3, r2, r3
 80039c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039c6:	e032      	b.n	8003a2e <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80039c8:	4b61      	ldr	r3, [pc, #388]	@ (8003b50 <HAL_ADC_ConfigChannel+0x2bc>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80039d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039d4:	d10b      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x15a>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	695a      	ldr	r2, [r3, #20]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	089b      	lsrs	r3, r3, #2
 80039e2:	f003 0307 	and.w	r3, r3, #7
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	e01d      	b.n	8003a2a <HAL_ADC_ConfigChannel+0x196>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	f003 0310 	and.w	r3, r3, #16
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10b      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x180>
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	695a      	ldr	r2, [r3, #20]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	089b      	lsrs	r3, r3, #2
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	e00a      	b.n	8003a2a <HAL_ADC_ConfigChannel+0x196>
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	695a      	ldr	r2, [r3, #20]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	089b      	lsrs	r3, r3, #2
 8003a20:	f003 0304 	and.w	r3, r3, #4
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d048      	beq.n	8003ac8 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6818      	ldr	r0, [r3, #0]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	6919      	ldr	r1, [r3, #16]
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a46:	f7ff f865 	bl	8002b14 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a3f      	ldr	r2, [pc, #252]	@ (8003b4c <HAL_ADC_ConfigChannel+0x2b8>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d119      	bne.n	8003a88 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6818      	ldr	r0, [r3, #0]
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	6919      	ldr	r1, [r3, #16]
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	69db      	ldr	r3, [r3, #28]
 8003a60:	461a      	mov	r2, r3
 8003a62:	f7ff f8fd 	bl	8002c60 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	6919      	ldr	r1, [r3, #16]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d102      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x1ea>
 8003a78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a7c:	e000      	b.n	8003a80 <HAL_ADC_ConfigChannel+0x1ec>
 8003a7e:	2300      	movs	r3, #0
 8003a80:	461a      	mov	r2, r3
 8003a82:	f7ff f8cb 	bl	8002c1c <LL_ADC_SetOffsetSaturation>
 8003a86:	e1c8      	b.n	8003e1a <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6818      	ldr	r0, [r3, #0]
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	6919      	ldr	r1, [r3, #16]
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d102      	bne.n	8003aa0 <HAL_ADC_ConfigChannel+0x20c>
 8003a9a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003a9e:	e000      	b.n	8003aa2 <HAL_ADC_ConfigChannel+0x20e>
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	f7ff f898 	bl	8002bd8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6818      	ldr	r0, [r3, #0]
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	6919      	ldr	r1, [r3, #16]
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	7e1b      	ldrb	r3, [r3, #24]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d102      	bne.n	8003abe <HAL_ADC_ConfigChannel+0x22a>
 8003ab8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003abc:	e000      	b.n	8003ac0 <HAL_ADC_ConfigChannel+0x22c>
 8003abe:	2300      	movs	r3, #0
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	f7ff f86f 	bl	8002ba4 <LL_ADC_SetDataRightShift>
 8003ac6:	e1a8      	b.n	8003e1a <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a1f      	ldr	r2, [pc, #124]	@ (8003b4c <HAL_ADC_ConfigChannel+0x2b8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	f040 815b 	bne.w	8003d8a <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2100      	movs	r1, #0
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7ff f84c 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10a      	bne.n	8003b00 <HAL_ADC_ConfigChannel+0x26c>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2100      	movs	r1, #0
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7ff f841 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003af6:	4603      	mov	r3, r0
 8003af8:	0e9b      	lsrs	r3, r3, #26
 8003afa:	f003 021f 	and.w	r2, r3, #31
 8003afe:	e017      	b.n	8003b30 <HAL_ADC_ConfigChannel+0x29c>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2100      	movs	r1, #0
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7ff f836 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b12:	fa93 f3a3 	rbit	r3, r3
 8003b16:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003b18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003b1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003b22:	2320      	movs	r3, #32
 8003b24:	e003      	b.n	8003b2e <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8003b26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b28:	fab3 f383 	clz	r3, r3
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	461a      	mov	r2, r3
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10b      	bne.n	8003b54 <HAL_ADC_ConfigChannel+0x2c0>
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	0e9b      	lsrs	r3, r3, #26
 8003b42:	f003 031f 	and.w	r3, r3, #31
 8003b46:	e017      	b.n	8003b78 <HAL_ADC_ConfigChannel+0x2e4>
 8003b48:	47ff0000 	.word	0x47ff0000
 8003b4c:	58026000 	.word	0x58026000
 8003b50:	5c001000 	.word	0x5c001000
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b5c:	fa93 f3a3 	rbit	r3, r3
 8003b60:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003b62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b64:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003b66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8003b6c:	2320      	movs	r3, #32
 8003b6e:	e003      	b.n	8003b78 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8003b70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b72:	fab3 f383 	clz	r3, r3
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d106      	bne.n	8003b8a <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2200      	movs	r2, #0
 8003b82:	2100      	movs	r1, #0
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7ff f88d 	bl	8002ca4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2101      	movs	r1, #1
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7fe fff1 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003b96:	4603      	mov	r3, r0
 8003b98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d10a      	bne.n	8003bb6 <HAL_ADC_ConfigChannel+0x322>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fe ffe6 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003bac:	4603      	mov	r3, r0
 8003bae:	0e9b      	lsrs	r3, r3, #26
 8003bb0:	f003 021f 	and.w	r2, r3, #31
 8003bb4:	e017      	b.n	8003be6 <HAL_ADC_ConfigChannel+0x352>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2101      	movs	r1, #1
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fe ffdb 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bc8:	fa93 f3a3 	rbit	r3, r3
 8003bcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003bce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003bd0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003bd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d101      	bne.n	8003bdc <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8003bd8:	2320      	movs	r3, #32
 8003bda:	e003      	b.n	8003be4 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8003bdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bde:	fab3 f383 	clz	r3, r3
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	461a      	mov	r2, r3
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d105      	bne.n	8003bfe <HAL_ADC_ConfigChannel+0x36a>
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	0e9b      	lsrs	r3, r3, #26
 8003bf8:	f003 031f 	and.w	r3, r3, #31
 8003bfc:	e011      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x38e>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c06:	fa93 f3a3 	rbit	r3, r3
 8003c0a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003c0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003c10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003c16:	2320      	movs	r3, #32
 8003c18:	e003      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003c1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c1c:	fab3 f383 	clz	r3, r3
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d106      	bne.n	8003c34 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7ff f838 	bl	8002ca4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2102      	movs	r1, #2
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7fe ff9c 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003c40:	4603      	mov	r3, r0
 8003c42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10a      	bne.n	8003c60 <HAL_ADC_ConfigChannel+0x3cc>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2102      	movs	r1, #2
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fe ff91 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003c56:	4603      	mov	r3, r0
 8003c58:	0e9b      	lsrs	r3, r3, #26
 8003c5a:	f003 021f 	and.w	r2, r3, #31
 8003c5e:	e017      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3fc>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2102      	movs	r1, #2
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7fe ff86 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c72:	fa93 f3a3 	rbit	r3, r3
 8003c76:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003c7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8003c82:	2320      	movs	r3, #32
 8003c84:	e003      	b.n	8003c8e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8003c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c88:	fab3 f383 	clz	r3, r3
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	461a      	mov	r2, r3
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d105      	bne.n	8003ca8 <HAL_ADC_ConfigChannel+0x414>
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	0e9b      	lsrs	r3, r3, #26
 8003ca2:	f003 031f 	and.w	r3, r3, #31
 8003ca6:	e011      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x438>
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cb0:	fa93 f3a3 	rbit	r3, r3
 8003cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d101      	bne.n	8003cc4 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003cc0:	2320      	movs	r3, #32
 8003cc2:	e003      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc6:	fab3 f383 	clz	r3, r3
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d106      	bne.n	8003cde <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	2102      	movs	r1, #2
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f7fe ffe3 	bl	8002ca4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2103      	movs	r1, #3
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7fe ff47 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003cea:	4603      	mov	r3, r0
 8003cec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d10a      	bne.n	8003d0a <HAL_ADC_ConfigChannel+0x476>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2103      	movs	r1, #3
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fe ff3c 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003d00:	4603      	mov	r3, r0
 8003d02:	0e9b      	lsrs	r3, r3, #26
 8003d04:	f003 021f 	and.w	r2, r3, #31
 8003d08:	e017      	b.n	8003d3a <HAL_ADC_ConfigChannel+0x4a6>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2103      	movs	r1, #3
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fe ff31 	bl	8002b78 <LL_ADC_GetOffsetChannel>
 8003d16:	4603      	mov	r3, r0
 8003d18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1a:	6a3b      	ldr	r3, [r7, #32]
 8003d1c:	fa93 f3a3 	rbit	r3, r3
 8003d20:	61fb      	str	r3, [r7, #28]
  return result;
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003d2c:	2320      	movs	r3, #32
 8003d2e:	e003      	b.n	8003d38 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d32:	fab3 f383 	clz	r3, r3
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	461a      	mov	r2, r3
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d105      	bne.n	8003d52 <HAL_ADC_ConfigChannel+0x4be>
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	0e9b      	lsrs	r3, r3, #26
 8003d4c:	f003 031f 	and.w	r3, r3, #31
 8003d50:	e011      	b.n	8003d76 <HAL_ADC_ConfigChannel+0x4e2>
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	fa93 f3a3 	rbit	r3, r3
 8003d5e:	613b      	str	r3, [r7, #16]
  return result;
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8003d6a:	2320      	movs	r3, #32
 8003d6c:	e003      	b.n	8003d76 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	fab3 f383 	clz	r3, r3
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d14f      	bne.n	8003e1a <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	2103      	movs	r1, #3
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe ff8e 	bl	8002ca4 <LL_ADC_SetOffsetState>
 8003d88:	e047      	b.n	8003e1a <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d90:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	069b      	lsls	r3, r3, #26
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d107      	bne.n	8003dae <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003dac:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003db4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	069b      	lsls	r3, r3, #26
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d107      	bne.n	8003dd2 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003dd0:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dd8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	069b      	lsls	r3, r3, #26
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d107      	bne.n	8003df6 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003df4:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dfc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	069b      	lsls	r3, r3, #26
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d107      	bne.n	8003e1a <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003e18:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7ff f8a6 	bl	8002f70 <LL_ADC_IsEnabled>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f040 81ea 	bne.w	8004200 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6818      	ldr	r0, [r3, #0]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	6819      	ldr	r1, [r3, #0]
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	f7fe ffc7 	bl	8002dcc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	4a7a      	ldr	r2, [pc, #488]	@ (800402c <HAL_ADC_ConfigChannel+0x798>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	f040 80e0 	bne.w	800400a <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4977      	ldr	r1, [pc, #476]	@ (8004030 <HAL_ADC_ConfigChannel+0x79c>)
 8003e54:	428b      	cmp	r3, r1
 8003e56:	d147      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x654>
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4975      	ldr	r1, [pc, #468]	@ (8004034 <HAL_ADC_ConfigChannel+0x7a0>)
 8003e5e:	428b      	cmp	r3, r1
 8003e60:	d040      	beq.n	8003ee4 <HAL_ADC_ConfigChannel+0x650>
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4974      	ldr	r1, [pc, #464]	@ (8004038 <HAL_ADC_ConfigChannel+0x7a4>)
 8003e68:	428b      	cmp	r3, r1
 8003e6a:	d039      	beq.n	8003ee0 <HAL_ADC_ConfigChannel+0x64c>
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4972      	ldr	r1, [pc, #456]	@ (800403c <HAL_ADC_ConfigChannel+0x7a8>)
 8003e72:	428b      	cmp	r3, r1
 8003e74:	d032      	beq.n	8003edc <HAL_ADC_ConfigChannel+0x648>
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4971      	ldr	r1, [pc, #452]	@ (8004040 <HAL_ADC_ConfigChannel+0x7ac>)
 8003e7c:	428b      	cmp	r3, r1
 8003e7e:	d02b      	beq.n	8003ed8 <HAL_ADC_ConfigChannel+0x644>
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	496f      	ldr	r1, [pc, #444]	@ (8004044 <HAL_ADC_ConfigChannel+0x7b0>)
 8003e86:	428b      	cmp	r3, r1
 8003e88:	d024      	beq.n	8003ed4 <HAL_ADC_ConfigChannel+0x640>
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	496e      	ldr	r1, [pc, #440]	@ (8004048 <HAL_ADC_ConfigChannel+0x7b4>)
 8003e90:	428b      	cmp	r3, r1
 8003e92:	d01d      	beq.n	8003ed0 <HAL_ADC_ConfigChannel+0x63c>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	496c      	ldr	r1, [pc, #432]	@ (800404c <HAL_ADC_ConfigChannel+0x7b8>)
 8003e9a:	428b      	cmp	r3, r1
 8003e9c:	d016      	beq.n	8003ecc <HAL_ADC_ConfigChannel+0x638>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	496b      	ldr	r1, [pc, #428]	@ (8004050 <HAL_ADC_ConfigChannel+0x7bc>)
 8003ea4:	428b      	cmp	r3, r1
 8003ea6:	d00f      	beq.n	8003ec8 <HAL_ADC_ConfigChannel+0x634>
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4969      	ldr	r1, [pc, #420]	@ (8004054 <HAL_ADC_ConfigChannel+0x7c0>)
 8003eae:	428b      	cmp	r3, r1
 8003eb0:	d008      	beq.n	8003ec4 <HAL_ADC_ConfigChannel+0x630>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4968      	ldr	r1, [pc, #416]	@ (8004058 <HAL_ADC_ConfigChannel+0x7c4>)
 8003eb8:	428b      	cmp	r3, r1
 8003eba:	d101      	bne.n	8003ec0 <HAL_ADC_ConfigChannel+0x62c>
 8003ebc:	4b67      	ldr	r3, [pc, #412]	@ (800405c <HAL_ADC_ConfigChannel+0x7c8>)
 8003ebe:	e0a0      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	e09e      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ec4:	4b66      	ldr	r3, [pc, #408]	@ (8004060 <HAL_ADC_ConfigChannel+0x7cc>)
 8003ec6:	e09c      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ec8:	4b66      	ldr	r3, [pc, #408]	@ (8004064 <HAL_ADC_ConfigChannel+0x7d0>)
 8003eca:	e09a      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ecc:	4b60      	ldr	r3, [pc, #384]	@ (8004050 <HAL_ADC_ConfigChannel+0x7bc>)
 8003ece:	e098      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ed0:	4b5e      	ldr	r3, [pc, #376]	@ (800404c <HAL_ADC_ConfigChannel+0x7b8>)
 8003ed2:	e096      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ed4:	4b64      	ldr	r3, [pc, #400]	@ (8004068 <HAL_ADC_ConfigChannel+0x7d4>)
 8003ed6:	e094      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ed8:	4b64      	ldr	r3, [pc, #400]	@ (800406c <HAL_ADC_ConfigChannel+0x7d8>)
 8003eda:	e092      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003edc:	4b64      	ldr	r3, [pc, #400]	@ (8004070 <HAL_ADC_ConfigChannel+0x7dc>)
 8003ede:	e090      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ee0:	4b64      	ldr	r3, [pc, #400]	@ (8004074 <HAL_ADC_ConfigChannel+0x7e0>)
 8003ee2:	e08e      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e08c      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4962      	ldr	r1, [pc, #392]	@ (8004078 <HAL_ADC_ConfigChannel+0x7e4>)
 8003eee:	428b      	cmp	r3, r1
 8003ef0:	d140      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x6e0>
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	494f      	ldr	r1, [pc, #316]	@ (8004034 <HAL_ADC_ConfigChannel+0x7a0>)
 8003ef8:	428b      	cmp	r3, r1
 8003efa:	d039      	beq.n	8003f70 <HAL_ADC_ConfigChannel+0x6dc>
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	494d      	ldr	r1, [pc, #308]	@ (8004038 <HAL_ADC_ConfigChannel+0x7a4>)
 8003f02:	428b      	cmp	r3, r1
 8003f04:	d032      	beq.n	8003f6c <HAL_ADC_ConfigChannel+0x6d8>
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	494c      	ldr	r1, [pc, #304]	@ (800403c <HAL_ADC_ConfigChannel+0x7a8>)
 8003f0c:	428b      	cmp	r3, r1
 8003f0e:	d02b      	beq.n	8003f68 <HAL_ADC_ConfigChannel+0x6d4>
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	494a      	ldr	r1, [pc, #296]	@ (8004040 <HAL_ADC_ConfigChannel+0x7ac>)
 8003f16:	428b      	cmp	r3, r1
 8003f18:	d024      	beq.n	8003f64 <HAL_ADC_ConfigChannel+0x6d0>
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4949      	ldr	r1, [pc, #292]	@ (8004044 <HAL_ADC_ConfigChannel+0x7b0>)
 8003f20:	428b      	cmp	r3, r1
 8003f22:	d01d      	beq.n	8003f60 <HAL_ADC_ConfigChannel+0x6cc>
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4947      	ldr	r1, [pc, #284]	@ (8004048 <HAL_ADC_ConfigChannel+0x7b4>)
 8003f2a:	428b      	cmp	r3, r1
 8003f2c:	d016      	beq.n	8003f5c <HAL_ADC_ConfigChannel+0x6c8>
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4946      	ldr	r1, [pc, #280]	@ (800404c <HAL_ADC_ConfigChannel+0x7b8>)
 8003f34:	428b      	cmp	r3, r1
 8003f36:	d00f      	beq.n	8003f58 <HAL_ADC_ConfigChannel+0x6c4>
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4944      	ldr	r1, [pc, #272]	@ (8004050 <HAL_ADC_ConfigChannel+0x7bc>)
 8003f3e:	428b      	cmp	r3, r1
 8003f40:	d008      	beq.n	8003f54 <HAL_ADC_ConfigChannel+0x6c0>
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4944      	ldr	r1, [pc, #272]	@ (8004058 <HAL_ADC_ConfigChannel+0x7c4>)
 8003f48:	428b      	cmp	r3, r1
 8003f4a:	d101      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x6bc>
 8003f4c:	4b43      	ldr	r3, [pc, #268]	@ (800405c <HAL_ADC_ConfigChannel+0x7c8>)
 8003f4e:	e058      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f50:	2300      	movs	r3, #0
 8003f52:	e056      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f54:	4b43      	ldr	r3, [pc, #268]	@ (8004064 <HAL_ADC_ConfigChannel+0x7d0>)
 8003f56:	e054      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f58:	4b3d      	ldr	r3, [pc, #244]	@ (8004050 <HAL_ADC_ConfigChannel+0x7bc>)
 8003f5a:	e052      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f5c:	4b3b      	ldr	r3, [pc, #236]	@ (800404c <HAL_ADC_ConfigChannel+0x7b8>)
 8003f5e:	e050      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f60:	4b41      	ldr	r3, [pc, #260]	@ (8004068 <HAL_ADC_ConfigChannel+0x7d4>)
 8003f62:	e04e      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f64:	4b41      	ldr	r3, [pc, #260]	@ (800406c <HAL_ADC_ConfigChannel+0x7d8>)
 8003f66:	e04c      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f68:	4b41      	ldr	r3, [pc, #260]	@ (8004070 <HAL_ADC_ConfigChannel+0x7dc>)
 8003f6a:	e04a      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f6c:	4b41      	ldr	r3, [pc, #260]	@ (8004074 <HAL_ADC_ConfigChannel+0x7e0>)
 8003f6e:	e048      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f70:	2301      	movs	r3, #1
 8003f72:	e046      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4940      	ldr	r1, [pc, #256]	@ (800407c <HAL_ADC_ConfigChannel+0x7e8>)
 8003f7a:	428b      	cmp	r3, r1
 8003f7c:	d140      	bne.n	8004000 <HAL_ADC_ConfigChannel+0x76c>
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	492c      	ldr	r1, [pc, #176]	@ (8004034 <HAL_ADC_ConfigChannel+0x7a0>)
 8003f84:	428b      	cmp	r3, r1
 8003f86:	d039      	beq.n	8003ffc <HAL_ADC_ConfigChannel+0x768>
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	492a      	ldr	r1, [pc, #168]	@ (8004038 <HAL_ADC_ConfigChannel+0x7a4>)
 8003f8e:	428b      	cmp	r3, r1
 8003f90:	d032      	beq.n	8003ff8 <HAL_ADC_ConfigChannel+0x764>
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4929      	ldr	r1, [pc, #164]	@ (800403c <HAL_ADC_ConfigChannel+0x7a8>)
 8003f98:	428b      	cmp	r3, r1
 8003f9a:	d02b      	beq.n	8003ff4 <HAL_ADC_ConfigChannel+0x760>
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4927      	ldr	r1, [pc, #156]	@ (8004040 <HAL_ADC_ConfigChannel+0x7ac>)
 8003fa2:	428b      	cmp	r3, r1
 8003fa4:	d024      	beq.n	8003ff0 <HAL_ADC_ConfigChannel+0x75c>
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4926      	ldr	r1, [pc, #152]	@ (8004044 <HAL_ADC_ConfigChannel+0x7b0>)
 8003fac:	428b      	cmp	r3, r1
 8003fae:	d01d      	beq.n	8003fec <HAL_ADC_ConfigChannel+0x758>
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4924      	ldr	r1, [pc, #144]	@ (8004048 <HAL_ADC_ConfigChannel+0x7b4>)
 8003fb6:	428b      	cmp	r3, r1
 8003fb8:	d016      	beq.n	8003fe8 <HAL_ADC_ConfigChannel+0x754>
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4923      	ldr	r1, [pc, #140]	@ (800404c <HAL_ADC_ConfigChannel+0x7b8>)
 8003fc0:	428b      	cmp	r3, r1
 8003fc2:	d00f      	beq.n	8003fe4 <HAL_ADC_ConfigChannel+0x750>
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4926      	ldr	r1, [pc, #152]	@ (8004064 <HAL_ADC_ConfigChannel+0x7d0>)
 8003fca:	428b      	cmp	r3, r1
 8003fcc:	d008      	beq.n	8003fe0 <HAL_ADC_ConfigChannel+0x74c>
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	492b      	ldr	r1, [pc, #172]	@ (8004080 <HAL_ADC_ConfigChannel+0x7ec>)
 8003fd4:	428b      	cmp	r3, r1
 8003fd6:	d101      	bne.n	8003fdc <HAL_ADC_ConfigChannel+0x748>
 8003fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8004084 <HAL_ADC_ConfigChannel+0x7f0>)
 8003fda:	e012      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	e010      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003fe0:	4b27      	ldr	r3, [pc, #156]	@ (8004080 <HAL_ADC_ConfigChannel+0x7ec>)
 8003fe2:	e00e      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8004050 <HAL_ADC_ConfigChannel+0x7bc>)
 8003fe6:	e00c      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003fe8:	4b18      	ldr	r3, [pc, #96]	@ (800404c <HAL_ADC_ConfigChannel+0x7b8>)
 8003fea:	e00a      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003fec:	4b1e      	ldr	r3, [pc, #120]	@ (8004068 <HAL_ADC_ConfigChannel+0x7d4>)
 8003fee:	e008      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ff0:	4b1e      	ldr	r3, [pc, #120]	@ (800406c <HAL_ADC_ConfigChannel+0x7d8>)
 8003ff2:	e006      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8004070 <HAL_ADC_ConfigChannel+0x7dc>)
 8003ff6:	e004      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8004074 <HAL_ADC_ConfigChannel+0x7e0>)
 8003ffa:	e002      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e000      	b.n	8004002 <HAL_ADC_ConfigChannel+0x76e>
 8004000:	2300      	movs	r3, #0
 8004002:	4619      	mov	r1, r3
 8004004:	4610      	mov	r0, r2
 8004006:	f7fe fd4b 	bl	8002aa0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2b00      	cmp	r3, #0
 8004010:	f280 80f6 	bge.w	8004200 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a05      	ldr	r2, [pc, #20]	@ (8004030 <HAL_ADC_ConfigChannel+0x79c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d004      	beq.n	8004028 <HAL_ADC_ConfigChannel+0x794>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a15      	ldr	r2, [pc, #84]	@ (8004078 <HAL_ADC_ConfigChannel+0x7e4>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d131      	bne.n	800408c <HAL_ADC_ConfigChannel+0x7f8>
 8004028:	4b17      	ldr	r3, [pc, #92]	@ (8004088 <HAL_ADC_ConfigChannel+0x7f4>)
 800402a:	e030      	b.n	800408e <HAL_ADC_ConfigChannel+0x7fa>
 800402c:	47ff0000 	.word	0x47ff0000
 8004030:	40022000 	.word	0x40022000
 8004034:	04300002 	.word	0x04300002
 8004038:	08600004 	.word	0x08600004
 800403c:	0c900008 	.word	0x0c900008
 8004040:	10c00010 	.word	0x10c00010
 8004044:	14f00020 	.word	0x14f00020
 8004048:	2a000400 	.word	0x2a000400
 800404c:	2e300800 	.word	0x2e300800
 8004050:	32601000 	.word	0x32601000
 8004054:	43210000 	.word	0x43210000
 8004058:	4b840000 	.word	0x4b840000
 800405c:	4fb80000 	.word	0x4fb80000
 8004060:	47520000 	.word	0x47520000
 8004064:	36902000 	.word	0x36902000
 8004068:	25b00200 	.word	0x25b00200
 800406c:	21800100 	.word	0x21800100
 8004070:	1d500080 	.word	0x1d500080
 8004074:	19200040 	.word	0x19200040
 8004078:	40022100 	.word	0x40022100
 800407c:	58026000 	.word	0x58026000
 8004080:	3ac04000 	.word	0x3ac04000
 8004084:	3ef08000 	.word	0x3ef08000
 8004088:	40022300 	.word	0x40022300
 800408c:	4b61      	ldr	r3, [pc, #388]	@ (8004214 <HAL_ADC_ConfigChannel+0x980>)
 800408e:	4618      	mov	r0, r3
 8004090:	f7fe fcf8 	bl	8002a84 <LL_ADC_GetCommonPathInternalCh>
 8004094:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a5f      	ldr	r2, [pc, #380]	@ (8004218 <HAL_ADC_ConfigChannel+0x984>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d004      	beq.n	80040aa <HAL_ADC_ConfigChannel+0x816>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a5d      	ldr	r2, [pc, #372]	@ (800421c <HAL_ADC_ConfigChannel+0x988>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d10e      	bne.n	80040c8 <HAL_ADC_ConfigChannel+0x834>
 80040aa:	485b      	ldr	r0, [pc, #364]	@ (8004218 <HAL_ADC_ConfigChannel+0x984>)
 80040ac:	f7fe ff60 	bl	8002f70 <LL_ADC_IsEnabled>
 80040b0:	4604      	mov	r4, r0
 80040b2:	485a      	ldr	r0, [pc, #360]	@ (800421c <HAL_ADC_ConfigChannel+0x988>)
 80040b4:	f7fe ff5c 	bl	8002f70 <LL_ADC_IsEnabled>
 80040b8:	4603      	mov	r3, r0
 80040ba:	4323      	orrs	r3, r4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	bf0c      	ite	eq
 80040c0:	2301      	moveq	r3, #1
 80040c2:	2300      	movne	r3, #0
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	e008      	b.n	80040da <HAL_ADC_ConfigChannel+0x846>
 80040c8:	4855      	ldr	r0, [pc, #340]	@ (8004220 <HAL_ADC_ConfigChannel+0x98c>)
 80040ca:	f7fe ff51 	bl	8002f70 <LL_ADC_IsEnabled>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	bf0c      	ite	eq
 80040d4:	2301      	moveq	r3, #1
 80040d6:	2300      	movne	r3, #0
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d07d      	beq.n	80041da <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a50      	ldr	r2, [pc, #320]	@ (8004224 <HAL_ADC_ConfigChannel+0x990>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d130      	bne.n	800414a <HAL_ADC_ConfigChannel+0x8b6>
 80040e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80040ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d12b      	bne.n	800414a <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a4a      	ldr	r2, [pc, #296]	@ (8004220 <HAL_ADC_ConfigChannel+0x98c>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	f040 8081 	bne.w	8004200 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a45      	ldr	r2, [pc, #276]	@ (8004218 <HAL_ADC_ConfigChannel+0x984>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d004      	beq.n	8004112 <HAL_ADC_ConfigChannel+0x87e>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a43      	ldr	r2, [pc, #268]	@ (800421c <HAL_ADC_ConfigChannel+0x988>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d101      	bne.n	8004116 <HAL_ADC_ConfigChannel+0x882>
 8004112:	4a45      	ldr	r2, [pc, #276]	@ (8004228 <HAL_ADC_ConfigChannel+0x994>)
 8004114:	e000      	b.n	8004118 <HAL_ADC_ConfigChannel+0x884>
 8004116:	4a3f      	ldr	r2, [pc, #252]	@ (8004214 <HAL_ADC_ConfigChannel+0x980>)
 8004118:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800411a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800411e:	4619      	mov	r1, r3
 8004120:	4610      	mov	r0, r2
 8004122:	f7fe fc9c 	bl	8002a5e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004126:	4b41      	ldr	r3, [pc, #260]	@ (800422c <HAL_ADC_ConfigChannel+0x998>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	099b      	lsrs	r3, r3, #6
 800412c:	4a40      	ldr	r2, [pc, #256]	@ (8004230 <HAL_ADC_ConfigChannel+0x99c>)
 800412e:	fba2 2303 	umull	r2, r3, r2, r3
 8004132:	099b      	lsrs	r3, r3, #6
 8004134:	3301      	adds	r3, #1
 8004136:	005b      	lsls	r3, r3, #1
 8004138:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800413a:	e002      	b.n	8004142 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	3b01      	subs	r3, #1
 8004140:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1f9      	bne.n	800413c <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004148:	e05a      	b.n	8004200 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a39      	ldr	r2, [pc, #228]	@ (8004234 <HAL_ADC_ConfigChannel+0x9a0>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d11e      	bne.n	8004192 <HAL_ADC_ConfigChannel+0x8fe>
 8004154:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004156:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d119      	bne.n	8004192 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a2f      	ldr	r2, [pc, #188]	@ (8004220 <HAL_ADC_ConfigChannel+0x98c>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d14b      	bne.n	8004200 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a2a      	ldr	r2, [pc, #168]	@ (8004218 <HAL_ADC_ConfigChannel+0x984>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d004      	beq.n	800417c <HAL_ADC_ConfigChannel+0x8e8>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a29      	ldr	r2, [pc, #164]	@ (800421c <HAL_ADC_ConfigChannel+0x988>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d101      	bne.n	8004180 <HAL_ADC_ConfigChannel+0x8ec>
 800417c:	4a2a      	ldr	r2, [pc, #168]	@ (8004228 <HAL_ADC_ConfigChannel+0x994>)
 800417e:	e000      	b.n	8004182 <HAL_ADC_ConfigChannel+0x8ee>
 8004180:	4a24      	ldr	r2, [pc, #144]	@ (8004214 <HAL_ADC_ConfigChannel+0x980>)
 8004182:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004184:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004188:	4619      	mov	r1, r3
 800418a:	4610      	mov	r0, r2
 800418c:	f7fe fc67 	bl	8002a5e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004190:	e036      	b.n	8004200 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a28      	ldr	r2, [pc, #160]	@ (8004238 <HAL_ADC_ConfigChannel+0x9a4>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d131      	bne.n	8004200 <HAL_ADC_ConfigChannel+0x96c>
 800419c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800419e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d12c      	bne.n	8004200 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a1d      	ldr	r2, [pc, #116]	@ (8004220 <HAL_ADC_ConfigChannel+0x98c>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d127      	bne.n	8004200 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a18      	ldr	r2, [pc, #96]	@ (8004218 <HAL_ADC_ConfigChannel+0x984>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d004      	beq.n	80041c4 <HAL_ADC_ConfigChannel+0x930>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a17      	ldr	r2, [pc, #92]	@ (800421c <HAL_ADC_ConfigChannel+0x988>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d101      	bne.n	80041c8 <HAL_ADC_ConfigChannel+0x934>
 80041c4:	4a18      	ldr	r2, [pc, #96]	@ (8004228 <HAL_ADC_ConfigChannel+0x994>)
 80041c6:	e000      	b.n	80041ca <HAL_ADC_ConfigChannel+0x936>
 80041c8:	4a12      	ldr	r2, [pc, #72]	@ (8004214 <HAL_ADC_ConfigChannel+0x980>)
 80041ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80041cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80041d0:	4619      	mov	r1, r3
 80041d2:	4610      	mov	r0, r2
 80041d4:	f7fe fc43 	bl	8002a5e <LL_ADC_SetCommonPathInternalCh>
 80041d8:	e012      	b.n	8004200 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041de:	f043 0220 	orr.w	r2, r3, #32
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80041ec:	e008      	b.n	8004200 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041f2:	f043 0220 	orr.w	r2, r3, #32
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004208:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800420c:	4618      	mov	r0, r3
 800420e:	3794      	adds	r7, #148	@ 0x94
 8004210:	46bd      	mov	sp, r7
 8004212:	bd90      	pop	{r4, r7, pc}
 8004214:	58026300 	.word	0x58026300
 8004218:	40022000 	.word	0x40022000
 800421c:	40022100 	.word	0x40022100
 8004220:	58026000 	.word	0x58026000
 8004224:	c7520000 	.word	0xc7520000
 8004228:	40022300 	.word	0x40022300
 800422c:	2400000c 	.word	0x2400000c
 8004230:	053e2d63 	.word	0x053e2d63
 8004234:	c3210000 	.word	0xc3210000
 8004238:	cb840000 	.word	0xcb840000

0800423c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b088      	sub	sp, #32
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004246:	2300      	movs	r3, #0
 8004248:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4618      	mov	r0, r3
 8004254:	f7fe feda 	bl	800300c <LL_ADC_REG_IsConversionOngoing>
 8004258:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4618      	mov	r0, r3
 8004260:	f7fe fefc 	bl	800305c <LL_ADC_INJ_IsConversionOngoing>
 8004264:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d103      	bne.n	8004274 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 8098 	beq.w	80043a4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d02a      	beq.n	80042d8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	7e5b      	ldrb	r3, [r3, #25]
 8004286:	2b01      	cmp	r3, #1
 8004288:	d126      	bne.n	80042d8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	7e1b      	ldrb	r3, [r3, #24]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d122      	bne.n	80042d8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004292:	2301      	movs	r3, #1
 8004294:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004296:	e014      	b.n	80042c2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	4a45      	ldr	r2, [pc, #276]	@ (80043b0 <ADC_ConversionStop+0x174>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d90d      	bls.n	80042bc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a4:	f043 0210 	orr.w	r2, r3, #16
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042b0:	f043 0201 	orr.w	r2, r3, #1
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e074      	b.n	80043a6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	3301      	adds	r3, #1
 80042c0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042cc:	2b40      	cmp	r3, #64	@ 0x40
 80042ce:	d1e3      	bne.n	8004298 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2240      	movs	r2, #64	@ 0x40
 80042d6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d014      	beq.n	8004308 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7fe fe92 	bl	800300c <LL_ADC_REG_IsConversionOngoing>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00c      	beq.n	8004308 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7fe fe4f 	bl	8002f96 <LL_ADC_IsDisableOngoing>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d104      	bne.n	8004308 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4618      	mov	r0, r3
 8004304:	f7fe fe6e 	bl	8002fe4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d014      	beq.n	8004338 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4618      	mov	r0, r3
 8004314:	f7fe fea2 	bl	800305c <LL_ADC_INJ_IsConversionOngoing>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00c      	beq.n	8004338 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4618      	mov	r0, r3
 8004324:	f7fe fe37 	bl	8002f96 <LL_ADC_IsDisableOngoing>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d104      	bne.n	8004338 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4618      	mov	r0, r3
 8004334:	f7fe fe7e 	bl	8003034 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	2b02      	cmp	r3, #2
 800433c:	d005      	beq.n	800434a <ADC_ConversionStop+0x10e>
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	2b03      	cmp	r3, #3
 8004342:	d105      	bne.n	8004350 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004344:	230c      	movs	r3, #12
 8004346:	617b      	str	r3, [r7, #20]
        break;
 8004348:	e005      	b.n	8004356 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800434a:	2308      	movs	r3, #8
 800434c:	617b      	str	r3, [r7, #20]
        break;
 800434e:	e002      	b.n	8004356 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004350:	2304      	movs	r3, #4
 8004352:	617b      	str	r3, [r7, #20]
        break;
 8004354:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004356:	f7fe fb3f 	bl	80029d8 <HAL_GetTick>
 800435a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800435c:	e01b      	b.n	8004396 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800435e:	f7fe fb3b 	bl	80029d8 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b05      	cmp	r3, #5
 800436a:	d914      	bls.n	8004396 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689a      	ldr	r2, [r3, #8]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	4013      	ands	r3, r2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00d      	beq.n	8004396 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800437e:	f043 0210 	orr.w	r2, r3, #16
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800438a:	f043 0201 	orr.w	r2, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e007      	b.n	80043a6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689a      	ldr	r2, [r3, #8]
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	4013      	ands	r3, r2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1dc      	bne.n	800435e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3720      	adds	r7, #32
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	000cdbff 	.word	0x000cdbff

080043b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7fe fdd5 	bl	8002f70 <LL_ADC_IsEnabled>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d16e      	bne.n	80044aa <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	689a      	ldr	r2, [r3, #8]
 80043d2:	4b38      	ldr	r3, [pc, #224]	@ (80044b4 <ADC_Enable+0x100>)
 80043d4:	4013      	ands	r3, r2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00d      	beq.n	80043f6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043de:	f043 0210 	orr.w	r2, r3, #16
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043ea:	f043 0201 	orr.w	r2, r3, #1
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e05a      	b.n	80044ac <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7fe fd90 	bl	8002f20 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004400:	f7fe faea 	bl	80029d8 <HAL_GetTick>
 8004404:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a2b      	ldr	r2, [pc, #172]	@ (80044b8 <ADC_Enable+0x104>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d004      	beq.n	800441a <ADC_Enable+0x66>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a29      	ldr	r2, [pc, #164]	@ (80044bc <ADC_Enable+0x108>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d101      	bne.n	800441e <ADC_Enable+0x6a>
 800441a:	4b29      	ldr	r3, [pc, #164]	@ (80044c0 <ADC_Enable+0x10c>)
 800441c:	e000      	b.n	8004420 <ADC_Enable+0x6c>
 800441e:	4b29      	ldr	r3, [pc, #164]	@ (80044c4 <ADC_Enable+0x110>)
 8004420:	4618      	mov	r0, r3
 8004422:	f7fe fd13 	bl	8002e4c <LL_ADC_GetMultimode>
 8004426:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a23      	ldr	r2, [pc, #140]	@ (80044bc <ADC_Enable+0x108>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d002      	beq.n	8004438 <ADC_Enable+0x84>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	e000      	b.n	800443a <ADC_Enable+0x86>
 8004438:	4b1f      	ldr	r3, [pc, #124]	@ (80044b8 <ADC_Enable+0x104>)
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	6812      	ldr	r2, [r2, #0]
 800443e:	4293      	cmp	r3, r2
 8004440:	d02c      	beq.n	800449c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d130      	bne.n	80044aa <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004448:	e028      	b.n	800449c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f7fe fd8e 	bl	8002f70 <LL_ADC_IsEnabled>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d104      	bne.n	8004464 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4618      	mov	r0, r3
 8004460:	f7fe fd5e 	bl	8002f20 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004464:	f7fe fab8 	bl	80029d8 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d914      	bls.n	800449c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0301 	and.w	r3, r3, #1
 800447c:	2b01      	cmp	r3, #1
 800447e:	d00d      	beq.n	800449c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004484:	f043 0210 	orr.w	r2, r3, #16
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004490:	f043 0201 	orr.w	r2, r3, #1
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e007      	b.n	80044ac <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0301 	and.w	r3, r3, #1
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d1cf      	bne.n	800444a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044aa:	2300      	movs	r3, #0
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	8000003f 	.word	0x8000003f
 80044b8:	40022000 	.word	0x40022000
 80044bc:	40022100 	.word	0x40022100
 80044c0:	40022300 	.word	0x40022300
 80044c4:	58026300 	.word	0x58026300

080044c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7fe fd5e 	bl	8002f96 <LL_ADC_IsDisableOngoing>
 80044da:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4618      	mov	r0, r3
 80044e2:	f7fe fd45 	bl	8002f70 <LL_ADC_IsEnabled>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d047      	beq.n	800457c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d144      	bne.n	800457c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f003 030d 	and.w	r3, r3, #13
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d10c      	bne.n	800451a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f7fe fd1f 	bl	8002f48 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2203      	movs	r2, #3
 8004510:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004512:	f7fe fa61 	bl	80029d8 <HAL_GetTick>
 8004516:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004518:	e029      	b.n	800456e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800451e:	f043 0210 	orr.w	r2, r3, #16
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800452a:	f043 0201 	orr.w	r2, r3, #1
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e023      	b.n	800457e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004536:	f7fe fa4f 	bl	80029d8 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d914      	bls.n	800456e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00d      	beq.n	800456e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004556:	f043 0210 	orr.w	r2, r3, #16
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004562:	f043 0201 	orr.w	r2, r3, #1
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e007      	b.n	800457e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1dc      	bne.n	8004536 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
	...

08004588 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a6c      	ldr	r2, [pc, #432]	@ (8004748 <ADC_ConfigureBoostMode+0x1c0>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d004      	beq.n	80045a4 <ADC_ConfigureBoostMode+0x1c>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a6b      	ldr	r2, [pc, #428]	@ (800474c <ADC_ConfigureBoostMode+0x1c4>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d109      	bne.n	80045b8 <ADC_ConfigureBoostMode+0x30>
 80045a4:	4b6a      	ldr	r3, [pc, #424]	@ (8004750 <ADC_ConfigureBoostMode+0x1c8>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	bf14      	ite	ne
 80045b0:	2301      	movne	r3, #1
 80045b2:	2300      	moveq	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	e008      	b.n	80045ca <ADC_ConfigureBoostMode+0x42>
 80045b8:	4b66      	ldr	r3, [pc, #408]	@ (8004754 <ADC_ConfigureBoostMode+0x1cc>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	bf14      	ite	ne
 80045c4:	2301      	movne	r3, #1
 80045c6:	2300      	moveq	r3, #0
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d01c      	beq.n	8004608 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80045ce:	f002 f9c3 	bl	8006958 <HAL_RCC_GetHCLKFreq>
 80045d2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80045dc:	d010      	beq.n	8004600 <ADC_ConfigureBoostMode+0x78>
 80045de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80045e2:	d873      	bhi.n	80046cc <ADC_ConfigureBoostMode+0x144>
 80045e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045e8:	d002      	beq.n	80045f0 <ADC_ConfigureBoostMode+0x68>
 80045ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045ee:	d16d      	bne.n	80046cc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	0c1b      	lsrs	r3, r3, #16
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045fc:	60fb      	str	r3, [r7, #12]
        break;
 80045fe:	e068      	b.n	80046d2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	089b      	lsrs	r3, r3, #2
 8004604:	60fb      	str	r3, [r7, #12]
        break;
 8004606:	e064      	b.n	80046d2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004608:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800460c:	f04f 0100 	mov.w	r1, #0
 8004610:	f003 fb9e 	bl	8007d50 <HAL_RCCEx_GetPeriphCLKFreq>
 8004614:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800461e:	d051      	beq.n	80046c4 <ADC_ConfigureBoostMode+0x13c>
 8004620:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004624:	d854      	bhi.n	80046d0 <ADC_ConfigureBoostMode+0x148>
 8004626:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800462a:	d047      	beq.n	80046bc <ADC_ConfigureBoostMode+0x134>
 800462c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004630:	d84e      	bhi.n	80046d0 <ADC_ConfigureBoostMode+0x148>
 8004632:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004636:	d03d      	beq.n	80046b4 <ADC_ConfigureBoostMode+0x12c>
 8004638:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800463c:	d848      	bhi.n	80046d0 <ADC_ConfigureBoostMode+0x148>
 800463e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004642:	d033      	beq.n	80046ac <ADC_ConfigureBoostMode+0x124>
 8004644:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004648:	d842      	bhi.n	80046d0 <ADC_ConfigureBoostMode+0x148>
 800464a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800464e:	d029      	beq.n	80046a4 <ADC_ConfigureBoostMode+0x11c>
 8004650:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004654:	d83c      	bhi.n	80046d0 <ADC_ConfigureBoostMode+0x148>
 8004656:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800465a:	d01a      	beq.n	8004692 <ADC_ConfigureBoostMode+0x10a>
 800465c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004660:	d836      	bhi.n	80046d0 <ADC_ConfigureBoostMode+0x148>
 8004662:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004666:	d014      	beq.n	8004692 <ADC_ConfigureBoostMode+0x10a>
 8004668:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800466c:	d830      	bhi.n	80046d0 <ADC_ConfigureBoostMode+0x148>
 800466e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004672:	d00e      	beq.n	8004692 <ADC_ConfigureBoostMode+0x10a>
 8004674:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004678:	d82a      	bhi.n	80046d0 <ADC_ConfigureBoostMode+0x148>
 800467a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800467e:	d008      	beq.n	8004692 <ADC_ConfigureBoostMode+0x10a>
 8004680:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004684:	d824      	bhi.n	80046d0 <ADC_ConfigureBoostMode+0x148>
 8004686:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800468a:	d002      	beq.n	8004692 <ADC_ConfigureBoostMode+0x10a>
 800468c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004690:	d11e      	bne.n	80046d0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	0c9b      	lsrs	r3, r3, #18
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a0:	60fb      	str	r3, [r7, #12]
        break;
 80046a2:	e016      	b.n	80046d2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	091b      	lsrs	r3, r3, #4
 80046a8:	60fb      	str	r3, [r7, #12]
        break;
 80046aa:	e012      	b.n	80046d2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	095b      	lsrs	r3, r3, #5
 80046b0:	60fb      	str	r3, [r7, #12]
        break;
 80046b2:	e00e      	b.n	80046d2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	099b      	lsrs	r3, r3, #6
 80046b8:	60fb      	str	r3, [r7, #12]
        break;
 80046ba:	e00a      	b.n	80046d2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	09db      	lsrs	r3, r3, #7
 80046c0:	60fb      	str	r3, [r7, #12]
        break;
 80046c2:	e006      	b.n	80046d2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	0a1b      	lsrs	r3, r3, #8
 80046c8:	60fb      	str	r3, [r7, #12]
        break;
 80046ca:	e002      	b.n	80046d2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80046cc:	bf00      	nop
 80046ce:	e000      	b.n	80046d2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80046d0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	085b      	lsrs	r3, r3, #1
 80046d6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	4a1f      	ldr	r2, [pc, #124]	@ (8004758 <ADC_ConfigureBoostMode+0x1d0>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d808      	bhi.n	80046f2 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689a      	ldr	r2, [r3, #8]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80046ee:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80046f0:	e025      	b.n	800473e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	4a19      	ldr	r2, [pc, #100]	@ (800475c <ADC_ConfigureBoostMode+0x1d4>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d80a      	bhi.n	8004710 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800470c:	609a      	str	r2, [r3, #8]
}
 800470e:	e016      	b.n	800473e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	4a13      	ldr	r2, [pc, #76]	@ (8004760 <ADC_ConfigureBoostMode+0x1d8>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d80a      	bhi.n	800472e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800472a:	609a      	str	r2, [r3, #8]
}
 800472c:	e007      	b.n	800473e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800473c:	609a      	str	r2, [r3, #8]
}
 800473e:	bf00      	nop
 8004740:	3710      	adds	r7, #16
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	40022000 	.word	0x40022000
 800474c:	40022100 	.word	0x40022100
 8004750:	40022300 	.word	0x40022300
 8004754:	58026300 	.word	0x58026300
 8004758:	005f5e10 	.word	0x005f5e10
 800475c:	00bebc20 	.word	0x00bebc20
 8004760:	017d7840 	.word	0x017d7840

08004764 <LL_ADC_IsEnabled>:
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	2b01      	cmp	r3, #1
 8004776:	d101      	bne.n	800477c <LL_ADC_IsEnabled+0x18>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <LL_ADC_IsEnabled+0x1a>
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr

0800478a <LL_ADC_REG_IsConversionOngoing>:
{
 800478a:	b480      	push	{r7}
 800478c:	b083      	sub	sp, #12
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 0304 	and.w	r3, r3, #4
 800479a:	2b04      	cmp	r3, #4
 800479c:	d101      	bne.n	80047a2 <LL_ADC_REG_IsConversionOngoing+0x18>
 800479e:	2301      	movs	r3, #1
 80047a0:	e000      	b.n	80047a4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80047b0:	b590      	push	{r4, r7, lr}
 80047b2:	b0a3      	sub	sp, #140	@ 0x8c
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047ba:	2300      	movs	r3, #0
 80047bc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d101      	bne.n	80047ce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80047ca:	2302      	movs	r3, #2
 80047cc:	e0c1      	b.n	8004952 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80047d6:	2300      	movs	r3, #0
 80047d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80047da:	2300      	movs	r3, #0
 80047dc:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a5e      	ldr	r2, [pc, #376]	@ (800495c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d102      	bne.n	80047ee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80047e8:	4b5d      	ldr	r3, [pc, #372]	@ (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80047ea:	60fb      	str	r3, [r7, #12]
 80047ec:	e001      	b.n	80047f2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80047ee:	2300      	movs	r3, #0
 80047f0:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d10b      	bne.n	8004810 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047fc:	f043 0220 	orr.w	r2, r3, #32
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e0a0      	b.n	8004952 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff ffb9 	bl	800478a <LL_ADC_REG_IsConversionOngoing>
 8004818:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4618      	mov	r0, r3
 8004822:	f7ff ffb2 	bl	800478a <LL_ADC_REG_IsConversionOngoing>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	f040 8081 	bne.w	8004930 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800482e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004832:	2b00      	cmp	r3, #0
 8004834:	d17c      	bne.n	8004930 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a48      	ldr	r2, [pc, #288]	@ (800495c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d004      	beq.n	800484a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a46      	ldr	r2, [pc, #280]	@ (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d101      	bne.n	800484e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800484a:	4b46      	ldr	r3, [pc, #280]	@ (8004964 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800484c:	e000      	b.n	8004850 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800484e:	4b46      	ldr	r3, [pc, #280]	@ (8004968 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004850:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d039      	beq.n	80048ce <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800485a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	431a      	orrs	r2, r3
 8004868:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800486a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a3a      	ldr	r2, [pc, #232]	@ (800495c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d004      	beq.n	8004880 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a39      	ldr	r2, [pc, #228]	@ (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d10e      	bne.n	800489e <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004880:	4836      	ldr	r0, [pc, #216]	@ (800495c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004882:	f7ff ff6f 	bl	8004764 <LL_ADC_IsEnabled>
 8004886:	4604      	mov	r4, r0
 8004888:	4835      	ldr	r0, [pc, #212]	@ (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800488a:	f7ff ff6b 	bl	8004764 <LL_ADC_IsEnabled>
 800488e:	4603      	mov	r3, r0
 8004890:	4323      	orrs	r3, r4
 8004892:	2b00      	cmp	r3, #0
 8004894:	bf0c      	ite	eq
 8004896:	2301      	moveq	r3, #1
 8004898:	2300      	movne	r3, #0
 800489a:	b2db      	uxtb	r3, r3
 800489c:	e008      	b.n	80048b0 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800489e:	4833      	ldr	r0, [pc, #204]	@ (800496c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80048a0:	f7ff ff60 	bl	8004764 <LL_ADC_IsEnabled>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	bf0c      	ite	eq
 80048aa:	2301      	moveq	r3, #1
 80048ac:	2300      	movne	r3, #0
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d047      	beq.n	8004944 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80048b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	4b2d      	ldr	r3, [pc, #180]	@ (8004970 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80048ba:	4013      	ands	r3, r2
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	6811      	ldr	r1, [r2, #0]
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	6892      	ldr	r2, [r2, #8]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	431a      	orrs	r2, r3
 80048c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80048ca:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80048cc:	e03a      	b.n	8004944 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80048ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80048d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80048d8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a1f      	ldr	r2, [pc, #124]	@ (800495c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d004      	beq.n	80048ee <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d10e      	bne.n	800490c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80048ee:	481b      	ldr	r0, [pc, #108]	@ (800495c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80048f0:	f7ff ff38 	bl	8004764 <LL_ADC_IsEnabled>
 80048f4:	4604      	mov	r4, r0
 80048f6:	481a      	ldr	r0, [pc, #104]	@ (8004960 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80048f8:	f7ff ff34 	bl	8004764 <LL_ADC_IsEnabled>
 80048fc:	4603      	mov	r3, r0
 80048fe:	4323      	orrs	r3, r4
 8004900:	2b00      	cmp	r3, #0
 8004902:	bf0c      	ite	eq
 8004904:	2301      	moveq	r3, #1
 8004906:	2300      	movne	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	e008      	b.n	800491e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 800490c:	4817      	ldr	r0, [pc, #92]	@ (800496c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 800490e:	f7ff ff29 	bl	8004764 <LL_ADC_IsEnabled>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	bf0c      	ite	eq
 8004918:	2301      	moveq	r3, #1
 800491a:	2300      	movne	r3, #0
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b00      	cmp	r3, #0
 8004920:	d010      	beq.n	8004944 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004922:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004924:	689a      	ldr	r2, [r3, #8]
 8004926:	4b12      	ldr	r3, [pc, #72]	@ (8004970 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004928:	4013      	ands	r3, r2
 800492a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800492c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800492e:	e009      	b.n	8004944 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004934:	f043 0220 	orr.w	r2, r3, #32
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004942:	e000      	b.n	8004946 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004944:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800494e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8004952:	4618      	mov	r0, r3
 8004954:	378c      	adds	r7, #140	@ 0x8c
 8004956:	46bd      	mov	sp, r7
 8004958:	bd90      	pop	{r4, r7, pc}
 800495a:	bf00      	nop
 800495c:	40022000 	.word	0x40022000
 8004960:	40022100 	.word	0x40022100
 8004964:	40022300 	.word	0x40022300
 8004968:	58026300 	.word	0x58026300
 800496c:	58026000 	.word	0x58026000
 8004970:	fffff0e0 	.word	0xfffff0e0

08004974 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004974:	b480      	push	{r7}
 8004976:	b085      	sub	sp, #20
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f003 0307 	and.w	r3, r3, #7
 8004982:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004984:	4b0b      	ldr	r3, [pc, #44]	@ (80049b4 <__NVIC_SetPriorityGrouping+0x40>)
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800498a:	68ba      	ldr	r2, [r7, #8]
 800498c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004990:	4013      	ands	r3, r2
 8004992:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800499c:	4b06      	ldr	r3, [pc, #24]	@ (80049b8 <__NVIC_SetPriorityGrouping+0x44>)
 800499e:	4313      	orrs	r3, r2
 80049a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049a2:	4a04      	ldr	r2, [pc, #16]	@ (80049b4 <__NVIC_SetPriorityGrouping+0x40>)
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	60d3      	str	r3, [r2, #12]
}
 80049a8:	bf00      	nop
 80049aa:	3714      	adds	r7, #20
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr
 80049b4:	e000ed00 	.word	0xe000ed00
 80049b8:	05fa0000 	.word	0x05fa0000

080049bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049c0:	4b04      	ldr	r3, [pc, #16]	@ (80049d4 <__NVIC_GetPriorityGrouping+0x18>)
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	0a1b      	lsrs	r3, r3, #8
 80049c6:	f003 0307 	and.w	r3, r3, #7
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr
 80049d4:	e000ed00 	.word	0xe000ed00

080049d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	4603      	mov	r3, r0
 80049e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80049e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	db0b      	blt.n	8004a02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049ea:	88fb      	ldrh	r3, [r7, #6]
 80049ec:	f003 021f 	and.w	r2, r3, #31
 80049f0:	4907      	ldr	r1, [pc, #28]	@ (8004a10 <__NVIC_EnableIRQ+0x38>)
 80049f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049f6:	095b      	lsrs	r3, r3, #5
 80049f8:	2001      	movs	r0, #1
 80049fa:	fa00 f202 	lsl.w	r2, r0, r2
 80049fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a02:	bf00      	nop
 8004a04:	370c      	adds	r7, #12
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
 8004a0e:	bf00      	nop
 8004a10:	e000e100 	.word	0xe000e100

08004a14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	6039      	str	r1, [r7, #0]
 8004a1e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004a20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	db0a      	blt.n	8004a3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	b2da      	uxtb	r2, r3
 8004a2c:	490c      	ldr	r1, [pc, #48]	@ (8004a60 <__NVIC_SetPriority+0x4c>)
 8004a2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a32:	0112      	lsls	r2, r2, #4
 8004a34:	b2d2      	uxtb	r2, r2
 8004a36:	440b      	add	r3, r1
 8004a38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a3c:	e00a      	b.n	8004a54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	b2da      	uxtb	r2, r3
 8004a42:	4908      	ldr	r1, [pc, #32]	@ (8004a64 <__NVIC_SetPriority+0x50>)
 8004a44:	88fb      	ldrh	r3, [r7, #6]
 8004a46:	f003 030f 	and.w	r3, r3, #15
 8004a4a:	3b04      	subs	r3, #4
 8004a4c:	0112      	lsls	r2, r2, #4
 8004a4e:	b2d2      	uxtb	r2, r2
 8004a50:	440b      	add	r3, r1
 8004a52:	761a      	strb	r2, [r3, #24]
}
 8004a54:	bf00      	nop
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr
 8004a60:	e000e100 	.word	0xe000e100
 8004a64:	e000ed00 	.word	0xe000ed00

08004a68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b089      	sub	sp, #36	@ 0x24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f003 0307 	and.w	r3, r3, #7
 8004a7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	f1c3 0307 	rsb	r3, r3, #7
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	bf28      	it	cs
 8004a86:	2304      	movcs	r3, #4
 8004a88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	3304      	adds	r3, #4
 8004a8e:	2b06      	cmp	r3, #6
 8004a90:	d902      	bls.n	8004a98 <NVIC_EncodePriority+0x30>
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	3b03      	subs	r3, #3
 8004a96:	e000      	b.n	8004a9a <NVIC_EncodePriority+0x32>
 8004a98:	2300      	movs	r3, #0
 8004a9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa6:	43da      	mvns	r2, r3
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	401a      	ands	r2, r3
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ab0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8004aba:	43d9      	mvns	r1, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ac0:	4313      	orrs	r3, r2
         );
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3724      	adds	r7, #36	@ 0x24
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
	...

08004ad0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3b01      	subs	r3, #1
 8004adc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ae0:	d301      	bcc.n	8004ae6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e00f      	b.n	8004b06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8004b10 <SysTick_Config+0x40>)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	3b01      	subs	r3, #1
 8004aec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004aee:	210f      	movs	r1, #15
 8004af0:	f04f 30ff 	mov.w	r0, #4294967295
 8004af4:	f7ff ff8e 	bl	8004a14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004af8:	4b05      	ldr	r3, [pc, #20]	@ (8004b10 <SysTick_Config+0x40>)
 8004afa:	2200      	movs	r2, #0
 8004afc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004afe:	4b04      	ldr	r3, [pc, #16]	@ (8004b10 <SysTick_Config+0x40>)
 8004b00:	2207      	movs	r2, #7
 8004b02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3708      	adds	r7, #8
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	e000e010 	.word	0xe000e010

08004b14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b082      	sub	sp, #8
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f7ff ff29 	bl	8004974 <__NVIC_SetPriorityGrouping>
}
 8004b22:	bf00      	nop
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b086      	sub	sp, #24
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	4603      	mov	r3, r0
 8004b32:	60b9      	str	r1, [r7, #8]
 8004b34:	607a      	str	r2, [r7, #4]
 8004b36:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004b38:	f7ff ff40 	bl	80049bc <__NVIC_GetPriorityGrouping>
 8004b3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	68b9      	ldr	r1, [r7, #8]
 8004b42:	6978      	ldr	r0, [r7, #20]
 8004b44:	f7ff ff90 	bl	8004a68 <NVIC_EncodePriority>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004b4e:	4611      	mov	r1, r2
 8004b50:	4618      	mov	r0, r3
 8004b52:	f7ff ff5f 	bl	8004a14 <__NVIC_SetPriority>
}
 8004b56:	bf00      	nop
 8004b58:	3718      	adds	r7, #24
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b082      	sub	sp, #8
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	4603      	mov	r3, r0
 8004b66:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f7ff ff33 	bl	80049d8 <__NVIC_EnableIRQ>
}
 8004b72:	bf00      	nop
 8004b74:	3708      	adds	r7, #8
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b082      	sub	sp, #8
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f7ff ffa4 	bl	8004ad0 <SysTick_Config>
 8004b88:	4603      	mov	r3, r0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3708      	adds	r7, #8
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
	...

08004b94 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004b94:	b480      	push	{r7}
 8004b96:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004b98:	f3bf 8f5f 	dmb	sy
}
 8004b9c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004b9e:	4b07      	ldr	r3, [pc, #28]	@ (8004bbc <HAL_MPU_Disable+0x28>)
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba2:	4a06      	ldr	r2, [pc, #24]	@ (8004bbc <HAL_MPU_Disable+0x28>)
 8004ba4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ba8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004baa:	4b05      	ldr	r3, [pc, #20]	@ (8004bc0 <HAL_MPU_Disable+0x2c>)
 8004bac:	2200      	movs	r2, #0
 8004bae:	605a      	str	r2, [r3, #4]
}
 8004bb0:	bf00      	nop
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	e000ed00 	.word	0xe000ed00
 8004bc0:	e000ed90 	.word	0xe000ed90

08004bc4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004bcc:	4a0b      	ldr	r2, [pc, #44]	@ (8004bfc <HAL_MPU_Enable+0x38>)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f043 0301 	orr.w	r3, r3, #1
 8004bd4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8004c00 <HAL_MPU_Enable+0x3c>)
 8004bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bda:	4a09      	ldr	r2, [pc, #36]	@ (8004c00 <HAL_MPU_Enable+0x3c>)
 8004bdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004be0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004be2:	f3bf 8f4f 	dsb	sy
}
 8004be6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004be8:	f3bf 8f6f 	isb	sy
}
 8004bec:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004bee:	bf00      	nop
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	e000ed90 	.word	0xe000ed90
 8004c00:	e000ed00 	.word	0xe000ed00

08004c04 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	785a      	ldrb	r2, [r3, #1]
 8004c10:	4b1b      	ldr	r3, [pc, #108]	@ (8004c80 <HAL_MPU_ConfigRegion+0x7c>)
 8004c12:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004c14:	4b1a      	ldr	r3, [pc, #104]	@ (8004c80 <HAL_MPU_ConfigRegion+0x7c>)
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	4a19      	ldr	r2, [pc, #100]	@ (8004c80 <HAL_MPU_ConfigRegion+0x7c>)
 8004c1a:	f023 0301 	bic.w	r3, r3, #1
 8004c1e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004c20:	4a17      	ldr	r2, [pc, #92]	@ (8004c80 <HAL_MPU_ConfigRegion+0x7c>)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	7b1b      	ldrb	r3, [r3, #12]
 8004c2c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	7adb      	ldrb	r3, [r3, #11]
 8004c32:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004c34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	7a9b      	ldrb	r3, [r3, #10]
 8004c3a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004c3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	7b5b      	ldrb	r3, [r3, #13]
 8004c42:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004c44:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	7b9b      	ldrb	r3, [r3, #14]
 8004c4a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004c4c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	7bdb      	ldrb	r3, [r3, #15]
 8004c52:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004c54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	7a5b      	ldrb	r3, [r3, #9]
 8004c5a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004c5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	7a1b      	ldrb	r3, [r3, #8]
 8004c62:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004c64:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	7812      	ldrb	r2, [r2, #0]
 8004c6a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004c6c:	4a04      	ldr	r2, [pc, #16]	@ (8004c80 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004c6e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004c70:	6113      	str	r3, [r2, #16]
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	e000ed90 	.word	0xe000ed90

08004c84 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004c8c:	f7fd fea4 	bl	80029d8 <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e2dc      	b.n	8005256 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d008      	beq.n	8004cba <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2280      	movs	r2, #128	@ 0x80
 8004cac:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e2cd      	b.n	8005256 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a76      	ldr	r2, [pc, #472]	@ (8004e98 <HAL_DMA_Abort+0x214>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d04a      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a74      	ldr	r2, [pc, #464]	@ (8004e9c <HAL_DMA_Abort+0x218>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d045      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a73      	ldr	r2, [pc, #460]	@ (8004ea0 <HAL_DMA_Abort+0x21c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d040      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a71      	ldr	r2, [pc, #452]	@ (8004ea4 <HAL_DMA_Abort+0x220>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d03b      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a70      	ldr	r2, [pc, #448]	@ (8004ea8 <HAL_DMA_Abort+0x224>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d036      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a6e      	ldr	r2, [pc, #440]	@ (8004eac <HAL_DMA_Abort+0x228>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d031      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a6d      	ldr	r2, [pc, #436]	@ (8004eb0 <HAL_DMA_Abort+0x22c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d02c      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a6b      	ldr	r2, [pc, #428]	@ (8004eb4 <HAL_DMA_Abort+0x230>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d027      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a6a      	ldr	r2, [pc, #424]	@ (8004eb8 <HAL_DMA_Abort+0x234>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d022      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a68      	ldr	r2, [pc, #416]	@ (8004ebc <HAL_DMA_Abort+0x238>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d01d      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a67      	ldr	r2, [pc, #412]	@ (8004ec0 <HAL_DMA_Abort+0x23c>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d018      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a65      	ldr	r2, [pc, #404]	@ (8004ec4 <HAL_DMA_Abort+0x240>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d013      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a64      	ldr	r2, [pc, #400]	@ (8004ec8 <HAL_DMA_Abort+0x244>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d00e      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a62      	ldr	r2, [pc, #392]	@ (8004ecc <HAL_DMA_Abort+0x248>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d009      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a61      	ldr	r2, [pc, #388]	@ (8004ed0 <HAL_DMA_Abort+0x24c>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d004      	beq.n	8004d5a <HAL_DMA_Abort+0xd6>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a5f      	ldr	r2, [pc, #380]	@ (8004ed4 <HAL_DMA_Abort+0x250>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d101      	bne.n	8004d5e <HAL_DMA_Abort+0xda>
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e000      	b.n	8004d60 <HAL_DMA_Abort+0xdc>
 8004d5e:	2300      	movs	r3, #0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d013      	beq.n	8004d8c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 021e 	bic.w	r2, r2, #30
 8004d72:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	695a      	ldr	r2, [r3, #20]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d82:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	617b      	str	r3, [r7, #20]
 8004d8a:	e00a      	b.n	8004da2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f022 020e 	bic.w	r2, r2, #14
 8004d9a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a3c      	ldr	r2, [pc, #240]	@ (8004e98 <HAL_DMA_Abort+0x214>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d072      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a3a      	ldr	r2, [pc, #232]	@ (8004e9c <HAL_DMA_Abort+0x218>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d06d      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a39      	ldr	r2, [pc, #228]	@ (8004ea0 <HAL_DMA_Abort+0x21c>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d068      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a37      	ldr	r2, [pc, #220]	@ (8004ea4 <HAL_DMA_Abort+0x220>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d063      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a36      	ldr	r2, [pc, #216]	@ (8004ea8 <HAL_DMA_Abort+0x224>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d05e      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a34      	ldr	r2, [pc, #208]	@ (8004eac <HAL_DMA_Abort+0x228>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d059      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a33      	ldr	r2, [pc, #204]	@ (8004eb0 <HAL_DMA_Abort+0x22c>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d054      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a31      	ldr	r2, [pc, #196]	@ (8004eb4 <HAL_DMA_Abort+0x230>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d04f      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a30      	ldr	r2, [pc, #192]	@ (8004eb8 <HAL_DMA_Abort+0x234>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d04a      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a2e      	ldr	r2, [pc, #184]	@ (8004ebc <HAL_DMA_Abort+0x238>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d045      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a2d      	ldr	r2, [pc, #180]	@ (8004ec0 <HAL_DMA_Abort+0x23c>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d040      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a2b      	ldr	r2, [pc, #172]	@ (8004ec4 <HAL_DMA_Abort+0x240>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d03b      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a2a      	ldr	r2, [pc, #168]	@ (8004ec8 <HAL_DMA_Abort+0x244>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d036      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a28      	ldr	r2, [pc, #160]	@ (8004ecc <HAL_DMA_Abort+0x248>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d031      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a27      	ldr	r2, [pc, #156]	@ (8004ed0 <HAL_DMA_Abort+0x24c>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d02c      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a25      	ldr	r2, [pc, #148]	@ (8004ed4 <HAL_DMA_Abort+0x250>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d027      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a24      	ldr	r2, [pc, #144]	@ (8004ed8 <HAL_DMA_Abort+0x254>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d022      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a22      	ldr	r2, [pc, #136]	@ (8004edc <HAL_DMA_Abort+0x258>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d01d      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a21      	ldr	r2, [pc, #132]	@ (8004ee0 <HAL_DMA_Abort+0x25c>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d018      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a1f      	ldr	r2, [pc, #124]	@ (8004ee4 <HAL_DMA_Abort+0x260>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d013      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ee8 <HAL_DMA_Abort+0x264>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d00e      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a1c      	ldr	r2, [pc, #112]	@ (8004eec <HAL_DMA_Abort+0x268>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d009      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a1b      	ldr	r2, [pc, #108]	@ (8004ef0 <HAL_DMA_Abort+0x26c>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d004      	beq.n	8004e92 <HAL_DMA_Abort+0x20e>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a19      	ldr	r2, [pc, #100]	@ (8004ef4 <HAL_DMA_Abort+0x270>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d132      	bne.n	8004ef8 <HAL_DMA_Abort+0x274>
 8004e92:	2301      	movs	r3, #1
 8004e94:	e031      	b.n	8004efa <HAL_DMA_Abort+0x276>
 8004e96:	bf00      	nop
 8004e98:	40020010 	.word	0x40020010
 8004e9c:	40020028 	.word	0x40020028
 8004ea0:	40020040 	.word	0x40020040
 8004ea4:	40020058 	.word	0x40020058
 8004ea8:	40020070 	.word	0x40020070
 8004eac:	40020088 	.word	0x40020088
 8004eb0:	400200a0 	.word	0x400200a0
 8004eb4:	400200b8 	.word	0x400200b8
 8004eb8:	40020410 	.word	0x40020410
 8004ebc:	40020428 	.word	0x40020428
 8004ec0:	40020440 	.word	0x40020440
 8004ec4:	40020458 	.word	0x40020458
 8004ec8:	40020470 	.word	0x40020470
 8004ecc:	40020488 	.word	0x40020488
 8004ed0:	400204a0 	.word	0x400204a0
 8004ed4:	400204b8 	.word	0x400204b8
 8004ed8:	58025408 	.word	0x58025408
 8004edc:	5802541c 	.word	0x5802541c
 8004ee0:	58025430 	.word	0x58025430
 8004ee4:	58025444 	.word	0x58025444
 8004ee8:	58025458 	.word	0x58025458
 8004eec:	5802546c 	.word	0x5802546c
 8004ef0:	58025480 	.word	0x58025480
 8004ef4:	58025494 	.word	0x58025494
 8004ef8:	2300      	movs	r3, #0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d007      	beq.n	8004f0e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a6d      	ldr	r2, [pc, #436]	@ (80050c8 <HAL_DMA_Abort+0x444>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d04a      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a6b      	ldr	r2, [pc, #428]	@ (80050cc <HAL_DMA_Abort+0x448>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d045      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a6a      	ldr	r2, [pc, #424]	@ (80050d0 <HAL_DMA_Abort+0x44c>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d040      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a68      	ldr	r2, [pc, #416]	@ (80050d4 <HAL_DMA_Abort+0x450>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d03b      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a67      	ldr	r2, [pc, #412]	@ (80050d8 <HAL_DMA_Abort+0x454>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d036      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a65      	ldr	r2, [pc, #404]	@ (80050dc <HAL_DMA_Abort+0x458>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d031      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a64      	ldr	r2, [pc, #400]	@ (80050e0 <HAL_DMA_Abort+0x45c>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d02c      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a62      	ldr	r2, [pc, #392]	@ (80050e4 <HAL_DMA_Abort+0x460>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d027      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a61      	ldr	r2, [pc, #388]	@ (80050e8 <HAL_DMA_Abort+0x464>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d022      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a5f      	ldr	r2, [pc, #380]	@ (80050ec <HAL_DMA_Abort+0x468>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d01d      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a5e      	ldr	r2, [pc, #376]	@ (80050f0 <HAL_DMA_Abort+0x46c>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d018      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a5c      	ldr	r2, [pc, #368]	@ (80050f4 <HAL_DMA_Abort+0x470>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d013      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a5b      	ldr	r2, [pc, #364]	@ (80050f8 <HAL_DMA_Abort+0x474>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d00e      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a59      	ldr	r2, [pc, #356]	@ (80050fc <HAL_DMA_Abort+0x478>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d009      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a58      	ldr	r2, [pc, #352]	@ (8005100 <HAL_DMA_Abort+0x47c>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d004      	beq.n	8004fae <HAL_DMA_Abort+0x32a>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a56      	ldr	r2, [pc, #344]	@ (8005104 <HAL_DMA_Abort+0x480>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d108      	bne.n	8004fc0 <HAL_DMA_Abort+0x33c>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0201 	bic.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]
 8004fbe:	e007      	b.n	8004fd0 <HAL_DMA_Abort+0x34c>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f022 0201 	bic.w	r2, r2, #1
 8004fce:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004fd0:	e013      	b.n	8004ffa <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004fd2:	f7fd fd01 	bl	80029d8 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b05      	cmp	r3, #5
 8004fde:	d90c      	bls.n	8004ffa <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2220      	movs	r2, #32
 8004fe4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2203      	movs	r2, #3
 8004fea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e12d      	b.n	8005256 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1e5      	bne.n	8004fd2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a2f      	ldr	r2, [pc, #188]	@ (80050c8 <HAL_DMA_Abort+0x444>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d04a      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a2d      	ldr	r2, [pc, #180]	@ (80050cc <HAL_DMA_Abort+0x448>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d045      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a2c      	ldr	r2, [pc, #176]	@ (80050d0 <HAL_DMA_Abort+0x44c>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d040      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a2a      	ldr	r2, [pc, #168]	@ (80050d4 <HAL_DMA_Abort+0x450>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d03b      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a29      	ldr	r2, [pc, #164]	@ (80050d8 <HAL_DMA_Abort+0x454>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d036      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a27      	ldr	r2, [pc, #156]	@ (80050dc <HAL_DMA_Abort+0x458>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d031      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a26      	ldr	r2, [pc, #152]	@ (80050e0 <HAL_DMA_Abort+0x45c>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d02c      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a24      	ldr	r2, [pc, #144]	@ (80050e4 <HAL_DMA_Abort+0x460>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d027      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a23      	ldr	r2, [pc, #140]	@ (80050e8 <HAL_DMA_Abort+0x464>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d022      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a21      	ldr	r2, [pc, #132]	@ (80050ec <HAL_DMA_Abort+0x468>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d01d      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a20      	ldr	r2, [pc, #128]	@ (80050f0 <HAL_DMA_Abort+0x46c>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d018      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a1e      	ldr	r2, [pc, #120]	@ (80050f4 <HAL_DMA_Abort+0x470>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d013      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a1d      	ldr	r2, [pc, #116]	@ (80050f8 <HAL_DMA_Abort+0x474>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d00e      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a1b      	ldr	r2, [pc, #108]	@ (80050fc <HAL_DMA_Abort+0x478>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d009      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a1a      	ldr	r2, [pc, #104]	@ (8005100 <HAL_DMA_Abort+0x47c>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d004      	beq.n	80050a6 <HAL_DMA_Abort+0x422>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a18      	ldr	r2, [pc, #96]	@ (8005104 <HAL_DMA_Abort+0x480>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d101      	bne.n	80050aa <HAL_DMA_Abort+0x426>
 80050a6:	2301      	movs	r3, #1
 80050a8:	e000      	b.n	80050ac <HAL_DMA_Abort+0x428>
 80050aa:	2300      	movs	r3, #0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d02b      	beq.n	8005108 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050b4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050ba:	f003 031f 	and.w	r3, r3, #31
 80050be:	223f      	movs	r2, #63	@ 0x3f
 80050c0:	409a      	lsls	r2, r3
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	609a      	str	r2, [r3, #8]
 80050c6:	e02a      	b.n	800511e <HAL_DMA_Abort+0x49a>
 80050c8:	40020010 	.word	0x40020010
 80050cc:	40020028 	.word	0x40020028
 80050d0:	40020040 	.word	0x40020040
 80050d4:	40020058 	.word	0x40020058
 80050d8:	40020070 	.word	0x40020070
 80050dc:	40020088 	.word	0x40020088
 80050e0:	400200a0 	.word	0x400200a0
 80050e4:	400200b8 	.word	0x400200b8
 80050e8:	40020410 	.word	0x40020410
 80050ec:	40020428 	.word	0x40020428
 80050f0:	40020440 	.word	0x40020440
 80050f4:	40020458 	.word	0x40020458
 80050f8:	40020470 	.word	0x40020470
 80050fc:	40020488 	.word	0x40020488
 8005100:	400204a0 	.word	0x400204a0
 8005104:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005112:	f003 031f 	and.w	r3, r3, #31
 8005116:	2201      	movs	r2, #1
 8005118:	409a      	lsls	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a4f      	ldr	r2, [pc, #316]	@ (8005260 <HAL_DMA_Abort+0x5dc>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d072      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a4d      	ldr	r2, [pc, #308]	@ (8005264 <HAL_DMA_Abort+0x5e0>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d06d      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a4c      	ldr	r2, [pc, #304]	@ (8005268 <HAL_DMA_Abort+0x5e4>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d068      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a4a      	ldr	r2, [pc, #296]	@ (800526c <HAL_DMA_Abort+0x5e8>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d063      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a49      	ldr	r2, [pc, #292]	@ (8005270 <HAL_DMA_Abort+0x5ec>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d05e      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a47      	ldr	r2, [pc, #284]	@ (8005274 <HAL_DMA_Abort+0x5f0>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d059      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a46      	ldr	r2, [pc, #280]	@ (8005278 <HAL_DMA_Abort+0x5f4>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d054      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a44      	ldr	r2, [pc, #272]	@ (800527c <HAL_DMA_Abort+0x5f8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d04f      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a43      	ldr	r2, [pc, #268]	@ (8005280 <HAL_DMA_Abort+0x5fc>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d04a      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a41      	ldr	r2, [pc, #260]	@ (8005284 <HAL_DMA_Abort+0x600>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d045      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a40      	ldr	r2, [pc, #256]	@ (8005288 <HAL_DMA_Abort+0x604>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d040      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a3e      	ldr	r2, [pc, #248]	@ (800528c <HAL_DMA_Abort+0x608>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d03b      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a3d      	ldr	r2, [pc, #244]	@ (8005290 <HAL_DMA_Abort+0x60c>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d036      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a3b      	ldr	r2, [pc, #236]	@ (8005294 <HAL_DMA_Abort+0x610>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d031      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a3a      	ldr	r2, [pc, #232]	@ (8005298 <HAL_DMA_Abort+0x614>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d02c      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a38      	ldr	r2, [pc, #224]	@ (800529c <HAL_DMA_Abort+0x618>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d027      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a37      	ldr	r2, [pc, #220]	@ (80052a0 <HAL_DMA_Abort+0x61c>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d022      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a35      	ldr	r2, [pc, #212]	@ (80052a4 <HAL_DMA_Abort+0x620>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d01d      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a34      	ldr	r2, [pc, #208]	@ (80052a8 <HAL_DMA_Abort+0x624>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d018      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a32      	ldr	r2, [pc, #200]	@ (80052ac <HAL_DMA_Abort+0x628>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d013      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a31      	ldr	r2, [pc, #196]	@ (80052b0 <HAL_DMA_Abort+0x62c>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d00e      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a2f      	ldr	r2, [pc, #188]	@ (80052b4 <HAL_DMA_Abort+0x630>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d009      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a2e      	ldr	r2, [pc, #184]	@ (80052b8 <HAL_DMA_Abort+0x634>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d004      	beq.n	800520e <HAL_DMA_Abort+0x58a>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a2c      	ldr	r2, [pc, #176]	@ (80052bc <HAL_DMA_Abort+0x638>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d101      	bne.n	8005212 <HAL_DMA_Abort+0x58e>
 800520e:	2301      	movs	r3, #1
 8005210:	e000      	b.n	8005214 <HAL_DMA_Abort+0x590>
 8005212:	2300      	movs	r3, #0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d015      	beq.n	8005244 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005220:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00c      	beq.n	8005244 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005234:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005238:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005242:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3718      	adds	r7, #24
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	40020010 	.word	0x40020010
 8005264:	40020028 	.word	0x40020028
 8005268:	40020040 	.word	0x40020040
 800526c:	40020058 	.word	0x40020058
 8005270:	40020070 	.word	0x40020070
 8005274:	40020088 	.word	0x40020088
 8005278:	400200a0 	.word	0x400200a0
 800527c:	400200b8 	.word	0x400200b8
 8005280:	40020410 	.word	0x40020410
 8005284:	40020428 	.word	0x40020428
 8005288:	40020440 	.word	0x40020440
 800528c:	40020458 	.word	0x40020458
 8005290:	40020470 	.word	0x40020470
 8005294:	40020488 	.word	0x40020488
 8005298:	400204a0 	.word	0x400204a0
 800529c:	400204b8 	.word	0x400204b8
 80052a0:	58025408 	.word	0x58025408
 80052a4:	5802541c 	.word	0x5802541c
 80052a8:	58025430 	.word	0x58025430
 80052ac:	58025444 	.word	0x58025444
 80052b0:	58025458 	.word	0x58025458
 80052b4:	5802546c 	.word	0x5802546c
 80052b8:	58025480 	.word	0x58025480
 80052bc:	58025494 	.word	0x58025494

080052c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e237      	b.n	8005742 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d004      	beq.n	80052e8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2280      	movs	r2, #128	@ 0x80
 80052e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e22c      	b.n	8005742 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a5c      	ldr	r2, [pc, #368]	@ (8005460 <HAL_DMA_Abort_IT+0x1a0>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d04a      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a5b      	ldr	r2, [pc, #364]	@ (8005464 <HAL_DMA_Abort_IT+0x1a4>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d045      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a59      	ldr	r2, [pc, #356]	@ (8005468 <HAL_DMA_Abort_IT+0x1a8>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d040      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a58      	ldr	r2, [pc, #352]	@ (800546c <HAL_DMA_Abort_IT+0x1ac>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d03b      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a56      	ldr	r2, [pc, #344]	@ (8005470 <HAL_DMA_Abort_IT+0x1b0>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d036      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a55      	ldr	r2, [pc, #340]	@ (8005474 <HAL_DMA_Abort_IT+0x1b4>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d031      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a53      	ldr	r2, [pc, #332]	@ (8005478 <HAL_DMA_Abort_IT+0x1b8>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d02c      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a52      	ldr	r2, [pc, #328]	@ (800547c <HAL_DMA_Abort_IT+0x1bc>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d027      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a50      	ldr	r2, [pc, #320]	@ (8005480 <HAL_DMA_Abort_IT+0x1c0>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d022      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a4f      	ldr	r2, [pc, #316]	@ (8005484 <HAL_DMA_Abort_IT+0x1c4>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d01d      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a4d      	ldr	r2, [pc, #308]	@ (8005488 <HAL_DMA_Abort_IT+0x1c8>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d018      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a4c      	ldr	r2, [pc, #304]	@ (800548c <HAL_DMA_Abort_IT+0x1cc>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d013      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a4a      	ldr	r2, [pc, #296]	@ (8005490 <HAL_DMA_Abort_IT+0x1d0>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d00e      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a49      	ldr	r2, [pc, #292]	@ (8005494 <HAL_DMA_Abort_IT+0x1d4>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d009      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a47      	ldr	r2, [pc, #284]	@ (8005498 <HAL_DMA_Abort_IT+0x1d8>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d004      	beq.n	8005388 <HAL_DMA_Abort_IT+0xc8>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a46      	ldr	r2, [pc, #280]	@ (800549c <HAL_DMA_Abort_IT+0x1dc>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d101      	bne.n	800538c <HAL_DMA_Abort_IT+0xcc>
 8005388:	2301      	movs	r3, #1
 800538a:	e000      	b.n	800538e <HAL_DMA_Abort_IT+0xce>
 800538c:	2300      	movs	r3, #0
 800538e:	2b00      	cmp	r3, #0
 8005390:	f000 8086 	beq.w	80054a0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2204      	movs	r2, #4
 8005398:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a2f      	ldr	r2, [pc, #188]	@ (8005460 <HAL_DMA_Abort_IT+0x1a0>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d04a      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a2e      	ldr	r2, [pc, #184]	@ (8005464 <HAL_DMA_Abort_IT+0x1a4>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d045      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a2c      	ldr	r2, [pc, #176]	@ (8005468 <HAL_DMA_Abort_IT+0x1a8>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d040      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a2b      	ldr	r2, [pc, #172]	@ (800546c <HAL_DMA_Abort_IT+0x1ac>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d03b      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a29      	ldr	r2, [pc, #164]	@ (8005470 <HAL_DMA_Abort_IT+0x1b0>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d036      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a28      	ldr	r2, [pc, #160]	@ (8005474 <HAL_DMA_Abort_IT+0x1b4>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d031      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a26      	ldr	r2, [pc, #152]	@ (8005478 <HAL_DMA_Abort_IT+0x1b8>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d02c      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a25      	ldr	r2, [pc, #148]	@ (800547c <HAL_DMA_Abort_IT+0x1bc>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d027      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a23      	ldr	r2, [pc, #140]	@ (8005480 <HAL_DMA_Abort_IT+0x1c0>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d022      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a22      	ldr	r2, [pc, #136]	@ (8005484 <HAL_DMA_Abort_IT+0x1c4>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d01d      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a20      	ldr	r2, [pc, #128]	@ (8005488 <HAL_DMA_Abort_IT+0x1c8>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d018      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a1f      	ldr	r2, [pc, #124]	@ (800548c <HAL_DMA_Abort_IT+0x1cc>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d013      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a1d      	ldr	r2, [pc, #116]	@ (8005490 <HAL_DMA_Abort_IT+0x1d0>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d00e      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a1c      	ldr	r2, [pc, #112]	@ (8005494 <HAL_DMA_Abort_IT+0x1d4>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d009      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a1a      	ldr	r2, [pc, #104]	@ (8005498 <HAL_DMA_Abort_IT+0x1d8>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d004      	beq.n	800543c <HAL_DMA_Abort_IT+0x17c>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a19      	ldr	r2, [pc, #100]	@ (800549c <HAL_DMA_Abort_IT+0x1dc>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d108      	bne.n	800544e <HAL_DMA_Abort_IT+0x18e>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 0201 	bic.w	r2, r2, #1
 800544a:	601a      	str	r2, [r3, #0]
 800544c:	e178      	b.n	8005740 <HAL_DMA_Abort_IT+0x480>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 0201 	bic.w	r2, r2, #1
 800545c:	601a      	str	r2, [r3, #0]
 800545e:	e16f      	b.n	8005740 <HAL_DMA_Abort_IT+0x480>
 8005460:	40020010 	.word	0x40020010
 8005464:	40020028 	.word	0x40020028
 8005468:	40020040 	.word	0x40020040
 800546c:	40020058 	.word	0x40020058
 8005470:	40020070 	.word	0x40020070
 8005474:	40020088 	.word	0x40020088
 8005478:	400200a0 	.word	0x400200a0
 800547c:	400200b8 	.word	0x400200b8
 8005480:	40020410 	.word	0x40020410
 8005484:	40020428 	.word	0x40020428
 8005488:	40020440 	.word	0x40020440
 800548c:	40020458 	.word	0x40020458
 8005490:	40020470 	.word	0x40020470
 8005494:	40020488 	.word	0x40020488
 8005498:	400204a0 	.word	0x400204a0
 800549c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f022 020e 	bic.w	r2, r2, #14
 80054ae:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a6c      	ldr	r2, [pc, #432]	@ (8005668 <HAL_DMA_Abort_IT+0x3a8>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d04a      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a6b      	ldr	r2, [pc, #428]	@ (800566c <HAL_DMA_Abort_IT+0x3ac>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d045      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a69      	ldr	r2, [pc, #420]	@ (8005670 <HAL_DMA_Abort_IT+0x3b0>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d040      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a68      	ldr	r2, [pc, #416]	@ (8005674 <HAL_DMA_Abort_IT+0x3b4>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d03b      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a66      	ldr	r2, [pc, #408]	@ (8005678 <HAL_DMA_Abort_IT+0x3b8>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d036      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a65      	ldr	r2, [pc, #404]	@ (800567c <HAL_DMA_Abort_IT+0x3bc>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d031      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a63      	ldr	r2, [pc, #396]	@ (8005680 <HAL_DMA_Abort_IT+0x3c0>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d02c      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a62      	ldr	r2, [pc, #392]	@ (8005684 <HAL_DMA_Abort_IT+0x3c4>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d027      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a60      	ldr	r2, [pc, #384]	@ (8005688 <HAL_DMA_Abort_IT+0x3c8>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d022      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a5f      	ldr	r2, [pc, #380]	@ (800568c <HAL_DMA_Abort_IT+0x3cc>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d01d      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a5d      	ldr	r2, [pc, #372]	@ (8005690 <HAL_DMA_Abort_IT+0x3d0>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d018      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a5c      	ldr	r2, [pc, #368]	@ (8005694 <HAL_DMA_Abort_IT+0x3d4>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d013      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a5a      	ldr	r2, [pc, #360]	@ (8005698 <HAL_DMA_Abort_IT+0x3d8>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d00e      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a59      	ldr	r2, [pc, #356]	@ (800569c <HAL_DMA_Abort_IT+0x3dc>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d009      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a57      	ldr	r2, [pc, #348]	@ (80056a0 <HAL_DMA_Abort_IT+0x3e0>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d004      	beq.n	8005550 <HAL_DMA_Abort_IT+0x290>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a56      	ldr	r2, [pc, #344]	@ (80056a4 <HAL_DMA_Abort_IT+0x3e4>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d108      	bne.n	8005562 <HAL_DMA_Abort_IT+0x2a2>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f022 0201 	bic.w	r2, r2, #1
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	e007      	b.n	8005572 <HAL_DMA_Abort_IT+0x2b2>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 0201 	bic.w	r2, r2, #1
 8005570:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a3c      	ldr	r2, [pc, #240]	@ (8005668 <HAL_DMA_Abort_IT+0x3a8>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d072      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a3a      	ldr	r2, [pc, #232]	@ (800566c <HAL_DMA_Abort_IT+0x3ac>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d06d      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a39      	ldr	r2, [pc, #228]	@ (8005670 <HAL_DMA_Abort_IT+0x3b0>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d068      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a37      	ldr	r2, [pc, #220]	@ (8005674 <HAL_DMA_Abort_IT+0x3b4>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d063      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a36      	ldr	r2, [pc, #216]	@ (8005678 <HAL_DMA_Abort_IT+0x3b8>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d05e      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a34      	ldr	r2, [pc, #208]	@ (800567c <HAL_DMA_Abort_IT+0x3bc>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d059      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a33      	ldr	r2, [pc, #204]	@ (8005680 <HAL_DMA_Abort_IT+0x3c0>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d054      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a31      	ldr	r2, [pc, #196]	@ (8005684 <HAL_DMA_Abort_IT+0x3c4>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d04f      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a30      	ldr	r2, [pc, #192]	@ (8005688 <HAL_DMA_Abort_IT+0x3c8>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d04a      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a2e      	ldr	r2, [pc, #184]	@ (800568c <HAL_DMA_Abort_IT+0x3cc>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d045      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a2d      	ldr	r2, [pc, #180]	@ (8005690 <HAL_DMA_Abort_IT+0x3d0>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d040      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a2b      	ldr	r2, [pc, #172]	@ (8005694 <HAL_DMA_Abort_IT+0x3d4>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d03b      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005698 <HAL_DMA_Abort_IT+0x3d8>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d036      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a28      	ldr	r2, [pc, #160]	@ (800569c <HAL_DMA_Abort_IT+0x3dc>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d031      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a27      	ldr	r2, [pc, #156]	@ (80056a0 <HAL_DMA_Abort_IT+0x3e0>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d02c      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a25      	ldr	r2, [pc, #148]	@ (80056a4 <HAL_DMA_Abort_IT+0x3e4>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d027      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a24      	ldr	r2, [pc, #144]	@ (80056a8 <HAL_DMA_Abort_IT+0x3e8>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d022      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a22      	ldr	r2, [pc, #136]	@ (80056ac <HAL_DMA_Abort_IT+0x3ec>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d01d      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a21      	ldr	r2, [pc, #132]	@ (80056b0 <HAL_DMA_Abort_IT+0x3f0>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d018      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a1f      	ldr	r2, [pc, #124]	@ (80056b4 <HAL_DMA_Abort_IT+0x3f4>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d013      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a1e      	ldr	r2, [pc, #120]	@ (80056b8 <HAL_DMA_Abort_IT+0x3f8>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d00e      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a1c      	ldr	r2, [pc, #112]	@ (80056bc <HAL_DMA_Abort_IT+0x3fc>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d009      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a1b      	ldr	r2, [pc, #108]	@ (80056c0 <HAL_DMA_Abort_IT+0x400>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d004      	beq.n	8005662 <HAL_DMA_Abort_IT+0x3a2>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a19      	ldr	r2, [pc, #100]	@ (80056c4 <HAL_DMA_Abort_IT+0x404>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d132      	bne.n	80056c8 <HAL_DMA_Abort_IT+0x408>
 8005662:	2301      	movs	r3, #1
 8005664:	e031      	b.n	80056ca <HAL_DMA_Abort_IT+0x40a>
 8005666:	bf00      	nop
 8005668:	40020010 	.word	0x40020010
 800566c:	40020028 	.word	0x40020028
 8005670:	40020040 	.word	0x40020040
 8005674:	40020058 	.word	0x40020058
 8005678:	40020070 	.word	0x40020070
 800567c:	40020088 	.word	0x40020088
 8005680:	400200a0 	.word	0x400200a0
 8005684:	400200b8 	.word	0x400200b8
 8005688:	40020410 	.word	0x40020410
 800568c:	40020428 	.word	0x40020428
 8005690:	40020440 	.word	0x40020440
 8005694:	40020458 	.word	0x40020458
 8005698:	40020470 	.word	0x40020470
 800569c:	40020488 	.word	0x40020488
 80056a0:	400204a0 	.word	0x400204a0
 80056a4:	400204b8 	.word	0x400204b8
 80056a8:	58025408 	.word	0x58025408
 80056ac:	5802541c 	.word	0x5802541c
 80056b0:	58025430 	.word	0x58025430
 80056b4:	58025444 	.word	0x58025444
 80056b8:	58025458 	.word	0x58025458
 80056bc:	5802546c 	.word	0x5802546c
 80056c0:	58025480 	.word	0x58025480
 80056c4:	58025494 	.word	0x58025494
 80056c8:	2300      	movs	r3, #0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d028      	beq.n	8005720 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056dc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056e2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056e8:	f003 031f 	and.w	r3, r3, #31
 80056ec:	2201      	movs	r2, #1
 80056ee:	409a      	lsls	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80056fc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00c      	beq.n	8005720 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005710:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005714:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800571e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005734:	2b00      	cmp	r3, #0
 8005736:	d003      	beq.n	8005740 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop

0800574c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800574c:	b480      	push	{r7}
 800574e:	b089      	sub	sp, #36	@ 0x24
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005756:	2300      	movs	r3, #0
 8005758:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800575a:	4b86      	ldr	r3, [pc, #536]	@ (8005974 <HAL_GPIO_Init+0x228>)
 800575c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800575e:	e18c      	b.n	8005a7a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	2101      	movs	r1, #1
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	fa01 f303 	lsl.w	r3, r1, r3
 800576c:	4013      	ands	r3, r2
 800576e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	2b00      	cmp	r3, #0
 8005774:	f000 817e 	beq.w	8005a74 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f003 0303 	and.w	r3, r3, #3
 8005780:	2b01      	cmp	r3, #1
 8005782:	d005      	beq.n	8005790 <HAL_GPIO_Init+0x44>
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f003 0303 	and.w	r3, r3, #3
 800578c:	2b02      	cmp	r3, #2
 800578e:	d130      	bne.n	80057f2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	005b      	lsls	r3, r3, #1
 800579a:	2203      	movs	r2, #3
 800579c:	fa02 f303 	lsl.w	r3, r2, r3
 80057a0:	43db      	mvns	r3, r3
 80057a2:	69ba      	ldr	r2, [r7, #24]
 80057a4:	4013      	ands	r3, r2
 80057a6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	005b      	lsls	r3, r3, #1
 80057b0:	fa02 f303 	lsl.w	r3, r2, r3
 80057b4:	69ba      	ldr	r2, [r7, #24]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	69ba      	ldr	r2, [r7, #24]
 80057be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057c6:	2201      	movs	r2, #1
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	fa02 f303 	lsl.w	r3, r2, r3
 80057ce:	43db      	mvns	r3, r3
 80057d0:	69ba      	ldr	r2, [r7, #24]
 80057d2:	4013      	ands	r3, r2
 80057d4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	091b      	lsrs	r3, r3, #4
 80057dc:	f003 0201 	and.w	r2, r3, #1
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	fa02 f303 	lsl.w	r3, r2, r3
 80057e6:	69ba      	ldr	r2, [r7, #24]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	69ba      	ldr	r2, [r7, #24]
 80057f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f003 0303 	and.w	r3, r3, #3
 80057fa:	2b03      	cmp	r3, #3
 80057fc:	d017      	beq.n	800582e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	005b      	lsls	r3, r3, #1
 8005808:	2203      	movs	r2, #3
 800580a:	fa02 f303 	lsl.w	r3, r2, r3
 800580e:	43db      	mvns	r3, r3
 8005810:	69ba      	ldr	r2, [r7, #24]
 8005812:	4013      	ands	r3, r2
 8005814:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	005b      	lsls	r3, r3, #1
 800581e:	fa02 f303 	lsl.w	r3, r2, r3
 8005822:	69ba      	ldr	r2, [r7, #24]
 8005824:	4313      	orrs	r3, r2
 8005826:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	69ba      	ldr	r2, [r7, #24]
 800582c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f003 0303 	and.w	r3, r3, #3
 8005836:	2b02      	cmp	r3, #2
 8005838:	d123      	bne.n	8005882 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	08da      	lsrs	r2, r3, #3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	3208      	adds	r2, #8
 8005842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005846:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	f003 0307 	and.w	r3, r3, #7
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	220f      	movs	r2, #15
 8005852:	fa02 f303 	lsl.w	r3, r2, r3
 8005856:	43db      	mvns	r3, r3
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	4013      	ands	r3, r2
 800585c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	691a      	ldr	r2, [r3, #16]
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	f003 0307 	and.w	r3, r3, #7
 8005868:	009b      	lsls	r3, r3, #2
 800586a:	fa02 f303 	lsl.w	r3, r2, r3
 800586e:	69ba      	ldr	r2, [r7, #24]
 8005870:	4313      	orrs	r3, r2
 8005872:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	08da      	lsrs	r2, r3, #3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	3208      	adds	r2, #8
 800587c:	69b9      	ldr	r1, [r7, #24]
 800587e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	005b      	lsls	r3, r3, #1
 800588c:	2203      	movs	r2, #3
 800588e:	fa02 f303 	lsl.w	r3, r2, r3
 8005892:	43db      	mvns	r3, r3
 8005894:	69ba      	ldr	r2, [r7, #24]
 8005896:	4013      	ands	r3, r2
 8005898:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f003 0203 	and.w	r2, r3, #3
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	005b      	lsls	r3, r3, #1
 80058a6:	fa02 f303 	lsl.w	r3, r2, r3
 80058aa:	69ba      	ldr	r2, [r7, #24]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	69ba      	ldr	r2, [r7, #24]
 80058b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f000 80d8 	beq.w	8005a74 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058c4:	4b2c      	ldr	r3, [pc, #176]	@ (8005978 <HAL_GPIO_Init+0x22c>)
 80058c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80058ca:	4a2b      	ldr	r2, [pc, #172]	@ (8005978 <HAL_GPIO_Init+0x22c>)
 80058cc:	f043 0302 	orr.w	r3, r3, #2
 80058d0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80058d4:	4b28      	ldr	r3, [pc, #160]	@ (8005978 <HAL_GPIO_Init+0x22c>)
 80058d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	60fb      	str	r3, [r7, #12]
 80058e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80058e2:	4a26      	ldr	r2, [pc, #152]	@ (800597c <HAL_GPIO_Init+0x230>)
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	089b      	lsrs	r3, r3, #2
 80058e8:	3302      	adds	r3, #2
 80058ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	220f      	movs	r2, #15
 80058fa:	fa02 f303 	lsl.w	r3, r2, r3
 80058fe:	43db      	mvns	r3, r3
 8005900:	69ba      	ldr	r2, [r7, #24]
 8005902:	4013      	ands	r3, r2
 8005904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a1d      	ldr	r2, [pc, #116]	@ (8005980 <HAL_GPIO_Init+0x234>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d04a      	beq.n	80059a4 <HAL_GPIO_Init+0x258>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a1c      	ldr	r2, [pc, #112]	@ (8005984 <HAL_GPIO_Init+0x238>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d02b      	beq.n	800596e <HAL_GPIO_Init+0x222>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a1b      	ldr	r2, [pc, #108]	@ (8005988 <HAL_GPIO_Init+0x23c>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d025      	beq.n	800596a <HAL_GPIO_Init+0x21e>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a1a      	ldr	r2, [pc, #104]	@ (800598c <HAL_GPIO_Init+0x240>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d01f      	beq.n	8005966 <HAL_GPIO_Init+0x21a>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a19      	ldr	r2, [pc, #100]	@ (8005990 <HAL_GPIO_Init+0x244>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d019      	beq.n	8005962 <HAL_GPIO_Init+0x216>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a18      	ldr	r2, [pc, #96]	@ (8005994 <HAL_GPIO_Init+0x248>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d013      	beq.n	800595e <HAL_GPIO_Init+0x212>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a17      	ldr	r2, [pc, #92]	@ (8005998 <HAL_GPIO_Init+0x24c>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d00d      	beq.n	800595a <HAL_GPIO_Init+0x20e>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a16      	ldr	r2, [pc, #88]	@ (800599c <HAL_GPIO_Init+0x250>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d007      	beq.n	8005956 <HAL_GPIO_Init+0x20a>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a15      	ldr	r2, [pc, #84]	@ (80059a0 <HAL_GPIO_Init+0x254>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d101      	bne.n	8005952 <HAL_GPIO_Init+0x206>
 800594e:	2309      	movs	r3, #9
 8005950:	e029      	b.n	80059a6 <HAL_GPIO_Init+0x25a>
 8005952:	230a      	movs	r3, #10
 8005954:	e027      	b.n	80059a6 <HAL_GPIO_Init+0x25a>
 8005956:	2307      	movs	r3, #7
 8005958:	e025      	b.n	80059a6 <HAL_GPIO_Init+0x25a>
 800595a:	2306      	movs	r3, #6
 800595c:	e023      	b.n	80059a6 <HAL_GPIO_Init+0x25a>
 800595e:	2305      	movs	r3, #5
 8005960:	e021      	b.n	80059a6 <HAL_GPIO_Init+0x25a>
 8005962:	2304      	movs	r3, #4
 8005964:	e01f      	b.n	80059a6 <HAL_GPIO_Init+0x25a>
 8005966:	2303      	movs	r3, #3
 8005968:	e01d      	b.n	80059a6 <HAL_GPIO_Init+0x25a>
 800596a:	2302      	movs	r3, #2
 800596c:	e01b      	b.n	80059a6 <HAL_GPIO_Init+0x25a>
 800596e:	2301      	movs	r3, #1
 8005970:	e019      	b.n	80059a6 <HAL_GPIO_Init+0x25a>
 8005972:	bf00      	nop
 8005974:	58000080 	.word	0x58000080
 8005978:	58024400 	.word	0x58024400
 800597c:	58000400 	.word	0x58000400
 8005980:	58020000 	.word	0x58020000
 8005984:	58020400 	.word	0x58020400
 8005988:	58020800 	.word	0x58020800
 800598c:	58020c00 	.word	0x58020c00
 8005990:	58021000 	.word	0x58021000
 8005994:	58021400 	.word	0x58021400
 8005998:	58021800 	.word	0x58021800
 800599c:	58021c00 	.word	0x58021c00
 80059a0:	58022400 	.word	0x58022400
 80059a4:	2300      	movs	r3, #0
 80059a6:	69fa      	ldr	r2, [r7, #28]
 80059a8:	f002 0203 	and.w	r2, r2, #3
 80059ac:	0092      	lsls	r2, r2, #2
 80059ae:	4093      	lsls	r3, r2
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059b6:	4938      	ldr	r1, [pc, #224]	@ (8005a98 <HAL_GPIO_Init+0x34c>)
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	089b      	lsrs	r3, r3, #2
 80059bc:	3302      	adds	r3, #2
 80059be:	69ba      	ldr	r2, [r7, #24]
 80059c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80059c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	43db      	mvns	r3, r3
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	4013      	ands	r3, r2
 80059d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d003      	beq.n	80059ea <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80059e2:	69ba      	ldr	r2, [r7, #24]
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80059ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80059f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	43db      	mvns	r3, r3
 80059fe:	69ba      	ldr	r2, [r7, #24]
 8005a00:	4013      	ands	r3, r2
 8005a02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d003      	beq.n	8005a18 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005a18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	43db      	mvns	r3, r3
 8005a2a:	69ba      	ldr	r2, [r7, #24]
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d003      	beq.n	8005a44 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005a3c:	69ba      	ldr	r2, [r7, #24]
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	69ba      	ldr	r2, [r7, #24]
 8005a48:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	43db      	mvns	r3, r3
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	4013      	ands	r3, r2
 8005a58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d003      	beq.n	8005a6e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005a66:	69ba      	ldr	r2, [r7, #24]
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	69ba      	ldr	r2, [r7, #24]
 8005a72:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	3301      	adds	r3, #1
 8005a78:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	fa22 f303 	lsr.w	r3, r2, r3
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f47f ae6b 	bne.w	8005760 <HAL_GPIO_Init+0x14>
  }
}
 8005a8a:	bf00      	nop
 8005a8c:	bf00      	nop
 8005a8e:	3724      	adds	r7, #36	@ 0x24
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr
 8005a98:	58000400 	.word	0x58000400

08005a9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	807b      	strh	r3, [r7, #2]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005aac:	787b      	ldrb	r3, [r7, #1]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d003      	beq.n	8005aba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ab2:	887a      	ldrh	r2, [r7, #2]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005ab8:	e003      	b.n	8005ac2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005aba:	887b      	ldrh	r3, [r7, #2]
 8005abc:	041a      	lsls	r2, r3, #16
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	619a      	str	r2, [r3, #24]
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
	...

08005ad0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005ad8:	4b19      	ldr	r3, [pc, #100]	@ (8005b40 <HAL_PWREx_ConfigSupply+0x70>)
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f003 0304 	and.w	r3, r3, #4
 8005ae0:	2b04      	cmp	r3, #4
 8005ae2:	d00a      	beq.n	8005afa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005ae4:	4b16      	ldr	r3, [pc, #88]	@ (8005b40 <HAL_PWREx_ConfigSupply+0x70>)
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	f003 0307 	and.w	r3, r3, #7
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d001      	beq.n	8005af6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e01f      	b.n	8005b36 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005af6:	2300      	movs	r3, #0
 8005af8:	e01d      	b.n	8005b36 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005afa:	4b11      	ldr	r3, [pc, #68]	@ (8005b40 <HAL_PWREx_ConfigSupply+0x70>)
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	f023 0207 	bic.w	r2, r3, #7
 8005b02:	490f      	ldr	r1, [pc, #60]	@ (8005b40 <HAL_PWREx_ConfigSupply+0x70>)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005b0a:	f7fc ff65 	bl	80029d8 <HAL_GetTick>
 8005b0e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005b10:	e009      	b.n	8005b26 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005b12:	f7fc ff61 	bl	80029d8 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b20:	d901      	bls.n	8005b26 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e007      	b.n	8005b36 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005b26:	4b06      	ldr	r3, [pc, #24]	@ (8005b40 <HAL_PWREx_ConfigSupply+0x70>)
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b32:	d1ee      	bne.n	8005b12 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3710      	adds	r7, #16
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	58024800 	.word	0x58024800

08005b44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b08c      	sub	sp, #48	@ 0x30
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d101      	bne.n	8005b56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e3c8      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0301 	and.w	r3, r3, #1
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f000 8087 	beq.w	8005c72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b64:	4b88      	ldr	r3, [pc, #544]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b6e:	4b86      	ldr	r3, [pc, #536]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b72:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b76:	2b10      	cmp	r3, #16
 8005b78:	d007      	beq.n	8005b8a <HAL_RCC_OscConfig+0x46>
 8005b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b7c:	2b18      	cmp	r3, #24
 8005b7e:	d110      	bne.n	8005ba2 <HAL_RCC_OscConfig+0x5e>
 8005b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b82:	f003 0303 	and.w	r3, r3, #3
 8005b86:	2b02      	cmp	r3, #2
 8005b88:	d10b      	bne.n	8005ba2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b8a:	4b7f      	ldr	r3, [pc, #508]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d06c      	beq.n	8005c70 <HAL_RCC_OscConfig+0x12c>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d168      	bne.n	8005c70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e3a2      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005baa:	d106      	bne.n	8005bba <HAL_RCC_OscConfig+0x76>
 8005bac:	4b76      	ldr	r3, [pc, #472]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a75      	ldr	r2, [pc, #468]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005bb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bb6:	6013      	str	r3, [r2, #0]
 8005bb8:	e02e      	b.n	8005c18 <HAL_RCC_OscConfig+0xd4>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10c      	bne.n	8005bdc <HAL_RCC_OscConfig+0x98>
 8005bc2:	4b71      	ldr	r3, [pc, #452]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a70      	ldr	r2, [pc, #448]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005bc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bcc:	6013      	str	r3, [r2, #0]
 8005bce:	4b6e      	ldr	r3, [pc, #440]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a6d      	ldr	r2, [pc, #436]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005bd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bd8:	6013      	str	r3, [r2, #0]
 8005bda:	e01d      	b.n	8005c18 <HAL_RCC_OscConfig+0xd4>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005be4:	d10c      	bne.n	8005c00 <HAL_RCC_OscConfig+0xbc>
 8005be6:	4b68      	ldr	r3, [pc, #416]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a67      	ldr	r2, [pc, #412]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005bec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bf0:	6013      	str	r3, [r2, #0]
 8005bf2:	4b65      	ldr	r3, [pc, #404]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a64      	ldr	r2, [pc, #400]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	e00b      	b.n	8005c18 <HAL_RCC_OscConfig+0xd4>
 8005c00:	4b61      	ldr	r3, [pc, #388]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a60      	ldr	r2, [pc, #384]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c0a:	6013      	str	r3, [r2, #0]
 8005c0c:	4b5e      	ldr	r3, [pc, #376]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a5d      	ldr	r2, [pc, #372]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005c12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d013      	beq.n	8005c48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c20:	f7fc feda 	bl	80029d8 <HAL_GetTick>
 8005c24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c26:	e008      	b.n	8005c3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c28:	f7fc fed6 	bl	80029d8 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	2b64      	cmp	r3, #100	@ 0x64
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e356      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c3a:	4b53      	ldr	r3, [pc, #332]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0f0      	beq.n	8005c28 <HAL_RCC_OscConfig+0xe4>
 8005c46:	e014      	b.n	8005c72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c48:	f7fc fec6 	bl	80029d8 <HAL_GetTick>
 8005c4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c4e:	e008      	b.n	8005c62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c50:	f7fc fec2 	bl	80029d8 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b64      	cmp	r3, #100	@ 0x64
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e342      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c62:	4b49      	ldr	r3, [pc, #292]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1f0      	bne.n	8005c50 <HAL_RCC_OscConfig+0x10c>
 8005c6e:	e000      	b.n	8005c72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	f000 808c 	beq.w	8005d98 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c80:	4b41      	ldr	r3, [pc, #260]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c88:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005c8a:	4b3f      	ldr	r3, [pc, #252]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c8e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005c90:	6a3b      	ldr	r3, [r7, #32]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d007      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x162>
 8005c96:	6a3b      	ldr	r3, [r7, #32]
 8005c98:	2b18      	cmp	r3, #24
 8005c9a:	d137      	bne.n	8005d0c <HAL_RCC_OscConfig+0x1c8>
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	f003 0303 	and.w	r3, r3, #3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d132      	bne.n	8005d0c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ca6:	4b38      	ldr	r3, [pc, #224]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0304 	and.w	r3, r3, #4
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d005      	beq.n	8005cbe <HAL_RCC_OscConfig+0x17a>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d101      	bne.n	8005cbe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e314      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005cbe:	4b32      	ldr	r3, [pc, #200]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f023 0219 	bic.w	r2, r3, #25
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	492f      	ldr	r1, [pc, #188]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cd0:	f7fc fe82 	bl	80029d8 <HAL_GetTick>
 8005cd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cd6:	e008      	b.n	8005cea <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cd8:	f7fc fe7e 	bl	80029d8 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e2fe      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cea:	4b27      	ldr	r3, [pc, #156]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0304 	and.w	r3, r3, #4
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d0f0      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cf6:	4b24      	ldr	r3, [pc, #144]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	061b      	lsls	r3, r3, #24
 8005d04:	4920      	ldr	r1, [pc, #128]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d0a:	e045      	b.n	8005d98 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d026      	beq.n	8005d62 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005d14:	4b1c      	ldr	r3, [pc, #112]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f023 0219 	bic.w	r2, r3, #25
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	4919      	ldr	r1, [pc, #100]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005d22:	4313      	orrs	r3, r2
 8005d24:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d26:	f7fc fe57 	bl	80029d8 <HAL_GetTick>
 8005d2a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d2c:	e008      	b.n	8005d40 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d2e:	f7fc fe53 	bl	80029d8 <HAL_GetTick>
 8005d32:	4602      	mov	r2, r0
 8005d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d901      	bls.n	8005d40 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e2d3      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d40:	4b11      	ldr	r3, [pc, #68]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0304 	and.w	r3, r3, #4
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d0f0      	beq.n	8005d2e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	061b      	lsls	r3, r3, #24
 8005d5a:	490b      	ldr	r1, [pc, #44]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	604b      	str	r3, [r1, #4]
 8005d60:	e01a      	b.n	8005d98 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d62:	4b09      	ldr	r3, [pc, #36]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a08      	ldr	r2, [pc, #32]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005d68:	f023 0301 	bic.w	r3, r3, #1
 8005d6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d6e:	f7fc fe33 	bl	80029d8 <HAL_GetTick>
 8005d72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d74:	e00a      	b.n	8005d8c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d76:	f7fc fe2f 	bl	80029d8 <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d903      	bls.n	8005d8c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e2af      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
 8005d88:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d8c:	4b96      	ldr	r3, [pc, #600]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0304 	and.w	r3, r3, #4
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d1ee      	bne.n	8005d76 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0310 	and.w	r3, r3, #16
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d06a      	beq.n	8005e7a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005da4:	4b90      	ldr	r3, [pc, #576]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005dac:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005dae:	4b8e      	ldr	r3, [pc, #568]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	2b08      	cmp	r3, #8
 8005db8:	d007      	beq.n	8005dca <HAL_RCC_OscConfig+0x286>
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	2b18      	cmp	r3, #24
 8005dbe:	d11b      	bne.n	8005df8 <HAL_RCC_OscConfig+0x2b4>
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	f003 0303 	and.w	r3, r3, #3
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d116      	bne.n	8005df8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005dca:	4b87      	ldr	r3, [pc, #540]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d005      	beq.n	8005de2 <HAL_RCC_OscConfig+0x29e>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	2b80      	cmp	r3, #128	@ 0x80
 8005ddc:	d001      	beq.n	8005de2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e282      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005de2:	4b81      	ldr	r3, [pc, #516]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	061b      	lsls	r3, r3, #24
 8005df0:	497d      	ldr	r1, [pc, #500]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005df6:	e040      	b.n	8005e7a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	69db      	ldr	r3, [r3, #28]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d023      	beq.n	8005e48 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005e00:	4b79      	ldr	r3, [pc, #484]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a78      	ldr	r2, [pc, #480]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e0c:	f7fc fde4 	bl	80029d8 <HAL_GetTick>
 8005e10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e12:	e008      	b.n	8005e26 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005e14:	f7fc fde0 	bl	80029d8 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d901      	bls.n	8005e26 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e260      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e26:	4b70      	ldr	r3, [pc, #448]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d0f0      	beq.n	8005e14 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e32:	4b6d      	ldr	r3, [pc, #436]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	061b      	lsls	r3, r3, #24
 8005e40:	4969      	ldr	r1, [pc, #420]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60cb      	str	r3, [r1, #12]
 8005e46:	e018      	b.n	8005e7a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005e48:	4b67      	ldr	r3, [pc, #412]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a66      	ldr	r2, [pc, #408]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e54:	f7fc fdc0 	bl	80029d8 <HAL_GetTick>
 8005e58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e5a:	e008      	b.n	8005e6e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005e5c:	f7fc fdbc 	bl	80029d8 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d901      	bls.n	8005e6e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e23c      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e6e:	4b5e      	ldr	r3, [pc, #376]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1f0      	bne.n	8005e5c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d036      	beq.n	8005ef4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d019      	beq.n	8005ec2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e8e:	4b56      	ldr	r3, [pc, #344]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e92:	4a55      	ldr	r2, [pc, #340]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005e94:	f043 0301 	orr.w	r3, r3, #1
 8005e98:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e9a:	f7fc fd9d 	bl	80029d8 <HAL_GetTick>
 8005e9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ea0:	e008      	b.n	8005eb4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ea2:	f7fc fd99 	bl	80029d8 <HAL_GetTick>
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d901      	bls.n	8005eb4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e219      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005eb4:	4b4c      	ldr	r3, [pc, #304]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005eb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eb8:	f003 0302 	and.w	r3, r3, #2
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d0f0      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x35e>
 8005ec0:	e018      	b.n	8005ef4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ec2:	4b49      	ldr	r3, [pc, #292]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005ec4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ec6:	4a48      	ldr	r2, [pc, #288]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005ec8:	f023 0301 	bic.w	r3, r3, #1
 8005ecc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ece:	f7fc fd83 	bl	80029d8 <HAL_GetTick>
 8005ed2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005ed4:	e008      	b.n	8005ee8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ed6:	f7fc fd7f 	bl	80029d8 <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d901      	bls.n	8005ee8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	e1ff      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005ee8:	4b3f      	ldr	r3, [pc, #252]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eec:	f003 0302 	and.w	r3, r3, #2
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d1f0      	bne.n	8005ed6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0320 	and.w	r3, r3, #32
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d036      	beq.n	8005f6e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	699b      	ldr	r3, [r3, #24]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d019      	beq.n	8005f3c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005f08:	4b37      	ldr	r3, [pc, #220]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a36      	ldr	r2, [pc, #216]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005f0e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005f12:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f14:	f7fc fd60 	bl	80029d8 <HAL_GetTick>
 8005f18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f1a:	e008      	b.n	8005f2e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f1c:	f7fc fd5c 	bl	80029d8 <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d901      	bls.n	8005f2e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8005f2a:	2303      	movs	r3, #3
 8005f2c:	e1dc      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f2e:	4b2e      	ldr	r3, [pc, #184]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d0f0      	beq.n	8005f1c <HAL_RCC_OscConfig+0x3d8>
 8005f3a:	e018      	b.n	8005f6e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005f3c:	4b2a      	ldr	r3, [pc, #168]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a29      	ldr	r2, [pc, #164]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005f42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f46:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f48:	f7fc fd46 	bl	80029d8 <HAL_GetTick>
 8005f4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f4e:	e008      	b.n	8005f62 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f50:	f7fc fd42 	bl	80029d8 <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d901      	bls.n	8005f62 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e1c2      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f62:	4b21      	ldr	r3, [pc, #132]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1f0      	bne.n	8005f50 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0304 	and.w	r3, r3, #4
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 8086 	beq.w	8006088 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8005fec <HAL_RCC_OscConfig+0x4a8>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a1a      	ldr	r2, [pc, #104]	@ (8005fec <HAL_RCC_OscConfig+0x4a8>)
 8005f82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f86:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f88:	f7fc fd26 	bl	80029d8 <HAL_GetTick>
 8005f8c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f8e:	e008      	b.n	8005fa2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f90:	f7fc fd22 	bl	80029d8 <HAL_GetTick>
 8005f94:	4602      	mov	r2, r0
 8005f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f98:	1ad3      	subs	r3, r2, r3
 8005f9a:	2b64      	cmp	r3, #100	@ 0x64
 8005f9c:	d901      	bls.n	8005fa2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e1a2      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fa2:	4b12      	ldr	r3, [pc, #72]	@ (8005fec <HAL_RCC_OscConfig+0x4a8>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d0f0      	beq.n	8005f90 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d106      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x480>
 8005fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fba:	4a0b      	ldr	r2, [pc, #44]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005fbc:	f043 0301 	orr.w	r3, r3, #1
 8005fc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fc2:	e032      	b.n	800602a <HAL_RCC_OscConfig+0x4e6>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d111      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x4ac>
 8005fcc:	4b06      	ldr	r3, [pc, #24]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fd0:	4a05      	ldr	r2, [pc, #20]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005fd2:	f023 0301 	bic.w	r3, r3, #1
 8005fd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fd8:	4b03      	ldr	r3, [pc, #12]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fdc:	4a02      	ldr	r2, [pc, #8]	@ (8005fe8 <HAL_RCC_OscConfig+0x4a4>)
 8005fde:	f023 0304 	bic.w	r3, r3, #4
 8005fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fe4:	e021      	b.n	800602a <HAL_RCC_OscConfig+0x4e6>
 8005fe6:	bf00      	nop
 8005fe8:	58024400 	.word	0x58024400
 8005fec:	58024800 	.word	0x58024800
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	2b05      	cmp	r3, #5
 8005ff6:	d10c      	bne.n	8006012 <HAL_RCC_OscConfig+0x4ce>
 8005ff8:	4b83      	ldr	r3, [pc, #524]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8005ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ffc:	4a82      	ldr	r2, [pc, #520]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8005ffe:	f043 0304 	orr.w	r3, r3, #4
 8006002:	6713      	str	r3, [r2, #112]	@ 0x70
 8006004:	4b80      	ldr	r3, [pc, #512]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006008:	4a7f      	ldr	r2, [pc, #508]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800600a:	f043 0301 	orr.w	r3, r3, #1
 800600e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006010:	e00b      	b.n	800602a <HAL_RCC_OscConfig+0x4e6>
 8006012:	4b7d      	ldr	r3, [pc, #500]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006016:	4a7c      	ldr	r2, [pc, #496]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006018:	f023 0301 	bic.w	r3, r3, #1
 800601c:	6713      	str	r3, [r2, #112]	@ 0x70
 800601e:	4b7a      	ldr	r3, [pc, #488]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006022:	4a79      	ldr	r2, [pc, #484]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006024:	f023 0304 	bic.w	r3, r3, #4
 8006028:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d015      	beq.n	800605e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006032:	f7fc fcd1 	bl	80029d8 <HAL_GetTick>
 8006036:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006038:	e00a      	b.n	8006050 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800603a:	f7fc fccd 	bl	80029d8 <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006048:	4293      	cmp	r3, r2
 800604a:	d901      	bls.n	8006050 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e14b      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006050:	4b6d      	ldr	r3, [pc, #436]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006054:	f003 0302 	and.w	r3, r3, #2
 8006058:	2b00      	cmp	r3, #0
 800605a:	d0ee      	beq.n	800603a <HAL_RCC_OscConfig+0x4f6>
 800605c:	e014      	b.n	8006088 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800605e:	f7fc fcbb 	bl	80029d8 <HAL_GetTick>
 8006062:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006064:	e00a      	b.n	800607c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006066:	f7fc fcb7 	bl	80029d8 <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006074:	4293      	cmp	r3, r2
 8006076:	d901      	bls.n	800607c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e135      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800607c:	4b62      	ldr	r3, [pc, #392]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800607e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006080:	f003 0302 	and.w	r3, r3, #2
 8006084:	2b00      	cmp	r3, #0
 8006086:	d1ee      	bne.n	8006066 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608c:	2b00      	cmp	r3, #0
 800608e:	f000 812a 	beq.w	80062e6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006092:	4b5d      	ldr	r3, [pc, #372]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800609a:	2b18      	cmp	r3, #24
 800609c:	f000 80ba 	beq.w	8006214 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	f040 8095 	bne.w	80061d4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060aa:	4b57      	ldr	r3, [pc, #348]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a56      	ldr	r2, [pc, #344]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80060b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b6:	f7fc fc8f 	bl	80029d8 <HAL_GetTick>
 80060ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060bc:	e008      	b.n	80060d0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060be:	f7fc fc8b 	bl	80029d8 <HAL_GetTick>
 80060c2:	4602      	mov	r2, r0
 80060c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c6:	1ad3      	subs	r3, r2, r3
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d901      	bls.n	80060d0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80060cc:	2303      	movs	r3, #3
 80060ce:	e10b      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060d0:	4b4d      	ldr	r3, [pc, #308]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1f0      	bne.n	80060be <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060dc:	4b4a      	ldr	r3, [pc, #296]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80060de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060e0:	4b4a      	ldr	r3, [pc, #296]	@ (800620c <HAL_RCC_OscConfig+0x6c8>)
 80060e2:	4013      	ands	r3, r2
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80060ec:	0112      	lsls	r2, r2, #4
 80060ee:	430a      	orrs	r2, r1
 80060f0:	4945      	ldr	r1, [pc, #276]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80060f2:	4313      	orrs	r3, r2
 80060f4:	628b      	str	r3, [r1, #40]	@ 0x28
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060fa:	3b01      	subs	r3, #1
 80060fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006104:	3b01      	subs	r3, #1
 8006106:	025b      	lsls	r3, r3, #9
 8006108:	b29b      	uxth	r3, r3
 800610a:	431a      	orrs	r2, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006110:	3b01      	subs	r3, #1
 8006112:	041b      	lsls	r3, r3, #16
 8006114:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006118:	431a      	orrs	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800611e:	3b01      	subs	r3, #1
 8006120:	061b      	lsls	r3, r3, #24
 8006122:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006126:	4938      	ldr	r1, [pc, #224]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006128:	4313      	orrs	r3, r2
 800612a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800612c:	4b36      	ldr	r3, [pc, #216]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800612e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006130:	4a35      	ldr	r2, [pc, #212]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006132:	f023 0301 	bic.w	r3, r3, #1
 8006136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006138:	4b33      	ldr	r3, [pc, #204]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800613a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800613c:	4b34      	ldr	r3, [pc, #208]	@ (8006210 <HAL_RCC_OscConfig+0x6cc>)
 800613e:	4013      	ands	r3, r2
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006144:	00d2      	lsls	r2, r2, #3
 8006146:	4930      	ldr	r1, [pc, #192]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006148:	4313      	orrs	r3, r2
 800614a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800614c:	4b2e      	ldr	r3, [pc, #184]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800614e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006150:	f023 020c 	bic.w	r2, r3, #12
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006158:	492b      	ldr	r1, [pc, #172]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800615a:	4313      	orrs	r3, r2
 800615c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800615e:	4b2a      	ldr	r3, [pc, #168]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006162:	f023 0202 	bic.w	r2, r3, #2
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800616a:	4927      	ldr	r1, [pc, #156]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800616c:	4313      	orrs	r3, r2
 800616e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006170:	4b25      	ldr	r3, [pc, #148]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006174:	4a24      	ldr	r2, [pc, #144]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006176:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800617a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800617c:	4b22      	ldr	r3, [pc, #136]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800617e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006180:	4a21      	ldr	r2, [pc, #132]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006182:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006186:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006188:	4b1f      	ldr	r3, [pc, #124]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800618a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800618c:	4a1e      	ldr	r2, [pc, #120]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800618e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006192:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006194:	4b1c      	ldr	r3, [pc, #112]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 8006196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006198:	4a1b      	ldr	r2, [pc, #108]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 800619a:	f043 0301 	orr.w	r3, r3, #1
 800619e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061a0:	4b19      	ldr	r3, [pc, #100]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a18      	ldr	r2, [pc, #96]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80061a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ac:	f7fc fc14 	bl	80029d8 <HAL_GetTick>
 80061b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80061b2:	e008      	b.n	80061c6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061b4:	f7fc fc10 	bl	80029d8 <HAL_GetTick>
 80061b8:	4602      	mov	r2, r0
 80061ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d901      	bls.n	80061c6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80061c2:	2303      	movs	r3, #3
 80061c4:	e090      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80061c6:	4b10      	ldr	r3, [pc, #64]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d0f0      	beq.n	80061b4 <HAL_RCC_OscConfig+0x670>
 80061d2:	e088      	b.n	80062e6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a0b      	ldr	r2, [pc, #44]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80061da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061e0:	f7fc fbfa 	bl	80029d8 <HAL_GetTick>
 80061e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80061e6:	e008      	b.n	80061fa <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061e8:	f7fc fbf6 	bl	80029d8 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d901      	bls.n	80061fa <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e076      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80061fa:	4b03      	ldr	r3, [pc, #12]	@ (8006208 <HAL_RCC_OscConfig+0x6c4>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1f0      	bne.n	80061e8 <HAL_RCC_OscConfig+0x6a4>
 8006206:	e06e      	b.n	80062e6 <HAL_RCC_OscConfig+0x7a2>
 8006208:	58024400 	.word	0x58024400
 800620c:	fffffc0c 	.word	0xfffffc0c
 8006210:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006214:	4b36      	ldr	r3, [pc, #216]	@ (80062f0 <HAL_RCC_OscConfig+0x7ac>)
 8006216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006218:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800621a:	4b35      	ldr	r3, [pc, #212]	@ (80062f0 <HAL_RCC_OscConfig+0x7ac>)
 800621c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800621e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006224:	2b01      	cmp	r3, #1
 8006226:	d031      	beq.n	800628c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	f003 0203 	and.w	r2, r3, #3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006232:	429a      	cmp	r2, r3
 8006234:	d12a      	bne.n	800628c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	091b      	lsrs	r3, r3, #4
 800623a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006242:	429a      	cmp	r2, r3
 8006244:	d122      	bne.n	800628c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006250:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006252:	429a      	cmp	r2, r3
 8006254:	d11a      	bne.n	800628c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	0a5b      	lsrs	r3, r3, #9
 800625a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006262:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006264:	429a      	cmp	r2, r3
 8006266:	d111      	bne.n	800628c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	0c1b      	lsrs	r3, r3, #16
 800626c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006274:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006276:	429a      	cmp	r2, r3
 8006278:	d108      	bne.n	800628c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	0e1b      	lsrs	r3, r3, #24
 800627e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006286:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006288:	429a      	cmp	r2, r3
 800628a:	d001      	beq.n	8006290 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e02b      	b.n	80062e8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006290:	4b17      	ldr	r3, [pc, #92]	@ (80062f0 <HAL_RCC_OscConfig+0x7ac>)
 8006292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006294:	08db      	lsrs	r3, r3, #3
 8006296:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800629a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d01f      	beq.n	80062e6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80062a6:	4b12      	ldr	r3, [pc, #72]	@ (80062f0 <HAL_RCC_OscConfig+0x7ac>)
 80062a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062aa:	4a11      	ldr	r2, [pc, #68]	@ (80062f0 <HAL_RCC_OscConfig+0x7ac>)
 80062ac:	f023 0301 	bic.w	r3, r3, #1
 80062b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80062b2:	f7fc fb91 	bl	80029d8 <HAL_GetTick>
 80062b6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80062b8:	bf00      	nop
 80062ba:	f7fc fb8d 	bl	80029d8 <HAL_GetTick>
 80062be:	4602      	mov	r2, r0
 80062c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d0f9      	beq.n	80062ba <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80062c6:	4b0a      	ldr	r3, [pc, #40]	@ (80062f0 <HAL_RCC_OscConfig+0x7ac>)
 80062c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062ca:	4b0a      	ldr	r3, [pc, #40]	@ (80062f4 <HAL_RCC_OscConfig+0x7b0>)
 80062cc:	4013      	ands	r3, r2
 80062ce:	687a      	ldr	r2, [r7, #4]
 80062d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80062d2:	00d2      	lsls	r2, r2, #3
 80062d4:	4906      	ldr	r1, [pc, #24]	@ (80062f0 <HAL_RCC_OscConfig+0x7ac>)
 80062d6:	4313      	orrs	r3, r2
 80062d8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80062da:	4b05      	ldr	r3, [pc, #20]	@ (80062f0 <HAL_RCC_OscConfig+0x7ac>)
 80062dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062de:	4a04      	ldr	r2, [pc, #16]	@ (80062f0 <HAL_RCC_OscConfig+0x7ac>)
 80062e0:	f043 0301 	orr.w	r3, r3, #1
 80062e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3730      	adds	r7, #48	@ 0x30
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	58024400 	.word	0x58024400
 80062f4:	ffff0007 	.word	0xffff0007

080062f8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d101      	bne.n	800630c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e19c      	b.n	8006646 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800630c:	4b8a      	ldr	r3, [pc, #552]	@ (8006538 <HAL_RCC_ClockConfig+0x240>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 030f 	and.w	r3, r3, #15
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	429a      	cmp	r2, r3
 8006318:	d910      	bls.n	800633c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800631a:	4b87      	ldr	r3, [pc, #540]	@ (8006538 <HAL_RCC_ClockConfig+0x240>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f023 020f 	bic.w	r2, r3, #15
 8006322:	4985      	ldr	r1, [pc, #532]	@ (8006538 <HAL_RCC_ClockConfig+0x240>)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	4313      	orrs	r3, r2
 8006328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800632a:	4b83      	ldr	r3, [pc, #524]	@ (8006538 <HAL_RCC_ClockConfig+0x240>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 030f 	and.w	r3, r3, #15
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	429a      	cmp	r2, r3
 8006336:	d001      	beq.n	800633c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e184      	b.n	8006646 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0304 	and.w	r3, r3, #4
 8006344:	2b00      	cmp	r3, #0
 8006346:	d010      	beq.n	800636a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	691a      	ldr	r2, [r3, #16]
 800634c:	4b7b      	ldr	r3, [pc, #492]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006354:	429a      	cmp	r2, r3
 8006356:	d908      	bls.n	800636a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006358:	4b78      	ldr	r3, [pc, #480]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	4975      	ldr	r1, [pc, #468]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 8006366:	4313      	orrs	r3, r2
 8006368:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0308 	and.w	r3, r3, #8
 8006372:	2b00      	cmp	r3, #0
 8006374:	d010      	beq.n	8006398 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	695a      	ldr	r2, [r3, #20]
 800637a:	4b70      	ldr	r3, [pc, #448]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006382:	429a      	cmp	r2, r3
 8006384:	d908      	bls.n	8006398 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006386:	4b6d      	ldr	r3, [pc, #436]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 8006388:	69db      	ldr	r3, [r3, #28]
 800638a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	496a      	ldr	r1, [pc, #424]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 8006394:	4313      	orrs	r3, r2
 8006396:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0310 	and.w	r3, r3, #16
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d010      	beq.n	80063c6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	699a      	ldr	r2, [r3, #24]
 80063a8:	4b64      	ldr	r3, [pc, #400]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d908      	bls.n	80063c6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80063b4:	4b61      	ldr	r3, [pc, #388]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80063b6:	69db      	ldr	r3, [r3, #28]
 80063b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	495e      	ldr	r1, [pc, #376]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80063c2:	4313      	orrs	r3, r2
 80063c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0320 	and.w	r3, r3, #32
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d010      	beq.n	80063f4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	69da      	ldr	r2, [r3, #28]
 80063d6:	4b59      	ldr	r3, [pc, #356]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80063de:	429a      	cmp	r2, r3
 80063e0:	d908      	bls.n	80063f4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80063e2:	4b56      	ldr	r3, [pc, #344]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80063e4:	6a1b      	ldr	r3, [r3, #32]
 80063e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	69db      	ldr	r3, [r3, #28]
 80063ee:	4953      	ldr	r1, [pc, #332]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 0302 	and.w	r3, r3, #2
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d010      	beq.n	8006422 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68da      	ldr	r2, [r3, #12]
 8006404:	4b4d      	ldr	r3, [pc, #308]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	f003 030f 	and.w	r3, r3, #15
 800640c:	429a      	cmp	r2, r3
 800640e:	d908      	bls.n	8006422 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006410:	4b4a      	ldr	r3, [pc, #296]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	f023 020f 	bic.w	r2, r3, #15
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	4947      	ldr	r1, [pc, #284]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 800641e:	4313      	orrs	r3, r2
 8006420:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	2b00      	cmp	r3, #0
 800642c:	d055      	beq.n	80064da <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800642e:	4b43      	ldr	r3, [pc, #268]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	4940      	ldr	r1, [pc, #256]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 800643c:	4313      	orrs	r3, r2
 800643e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	2b02      	cmp	r3, #2
 8006446:	d107      	bne.n	8006458 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006448:	4b3c      	ldr	r3, [pc, #240]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d121      	bne.n	8006498 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e0f6      	b.n	8006646 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	2b03      	cmp	r3, #3
 800645e:	d107      	bne.n	8006470 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006460:	4b36      	ldr	r3, [pc, #216]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d115      	bne.n	8006498 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e0ea      	b.n	8006646 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	2b01      	cmp	r3, #1
 8006476:	d107      	bne.n	8006488 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006478:	4b30      	ldr	r3, [pc, #192]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006480:	2b00      	cmp	r3, #0
 8006482:	d109      	bne.n	8006498 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	e0de      	b.n	8006646 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006488:	4b2c      	ldr	r3, [pc, #176]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0304 	and.w	r3, r3, #4
 8006490:	2b00      	cmp	r3, #0
 8006492:	d101      	bne.n	8006498 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e0d6      	b.n	8006646 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006498:	4b28      	ldr	r3, [pc, #160]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 800649a:	691b      	ldr	r3, [r3, #16]
 800649c:	f023 0207 	bic.w	r2, r3, #7
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	4925      	ldr	r1, [pc, #148]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80064a6:	4313      	orrs	r3, r2
 80064a8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064aa:	f7fc fa95 	bl	80029d8 <HAL_GetTick>
 80064ae:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064b0:	e00a      	b.n	80064c8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064b2:	f7fc fa91 	bl	80029d8 <HAL_GetTick>
 80064b6:	4602      	mov	r2, r0
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	1ad3      	subs	r3, r2, r3
 80064bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d901      	bls.n	80064c8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	e0be      	b.n	8006646 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064c8:	4b1c      	ldr	r3, [pc, #112]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	00db      	lsls	r3, r3, #3
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d1eb      	bne.n	80064b2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0302 	and.w	r3, r3, #2
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d010      	beq.n	8006508 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	68da      	ldr	r2, [r3, #12]
 80064ea:	4b14      	ldr	r3, [pc, #80]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	f003 030f 	and.w	r3, r3, #15
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d208      	bcs.n	8006508 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064f6:	4b11      	ldr	r3, [pc, #68]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 80064f8:	699b      	ldr	r3, [r3, #24]
 80064fa:	f023 020f 	bic.w	r2, r3, #15
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	490e      	ldr	r1, [pc, #56]	@ (800653c <HAL_RCC_ClockConfig+0x244>)
 8006504:	4313      	orrs	r3, r2
 8006506:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006508:	4b0b      	ldr	r3, [pc, #44]	@ (8006538 <HAL_RCC_ClockConfig+0x240>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 030f 	and.w	r3, r3, #15
 8006510:	683a      	ldr	r2, [r7, #0]
 8006512:	429a      	cmp	r2, r3
 8006514:	d214      	bcs.n	8006540 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006516:	4b08      	ldr	r3, [pc, #32]	@ (8006538 <HAL_RCC_ClockConfig+0x240>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f023 020f 	bic.w	r2, r3, #15
 800651e:	4906      	ldr	r1, [pc, #24]	@ (8006538 <HAL_RCC_ClockConfig+0x240>)
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	4313      	orrs	r3, r2
 8006524:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006526:	4b04      	ldr	r3, [pc, #16]	@ (8006538 <HAL_RCC_ClockConfig+0x240>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 030f 	and.w	r3, r3, #15
 800652e:	683a      	ldr	r2, [r7, #0]
 8006530:	429a      	cmp	r2, r3
 8006532:	d005      	beq.n	8006540 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e086      	b.n	8006646 <HAL_RCC_ClockConfig+0x34e>
 8006538:	52002000 	.word	0x52002000
 800653c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0304 	and.w	r3, r3, #4
 8006548:	2b00      	cmp	r3, #0
 800654a:	d010      	beq.n	800656e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	691a      	ldr	r2, [r3, #16]
 8006550:	4b3f      	ldr	r3, [pc, #252]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006558:	429a      	cmp	r2, r3
 800655a:	d208      	bcs.n	800656e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800655c:	4b3c      	ldr	r3, [pc, #240]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	691b      	ldr	r3, [r3, #16]
 8006568:	4939      	ldr	r1, [pc, #228]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 800656a:	4313      	orrs	r3, r2
 800656c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0308 	and.w	r3, r3, #8
 8006576:	2b00      	cmp	r3, #0
 8006578:	d010      	beq.n	800659c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	695a      	ldr	r2, [r3, #20]
 800657e:	4b34      	ldr	r3, [pc, #208]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 8006580:	69db      	ldr	r3, [r3, #28]
 8006582:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006586:	429a      	cmp	r2, r3
 8006588:	d208      	bcs.n	800659c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800658a:	4b31      	ldr	r3, [pc, #196]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	492e      	ldr	r1, [pc, #184]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 8006598:	4313      	orrs	r3, r2
 800659a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0310 	and.w	r3, r3, #16
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d010      	beq.n	80065ca <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	699a      	ldr	r2, [r3, #24]
 80065ac:	4b28      	ldr	r3, [pc, #160]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 80065ae:	69db      	ldr	r3, [r3, #28]
 80065b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d208      	bcs.n	80065ca <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80065b8:	4b25      	ldr	r3, [pc, #148]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 80065ba:	69db      	ldr	r3, [r3, #28]
 80065bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	699b      	ldr	r3, [r3, #24]
 80065c4:	4922      	ldr	r1, [pc, #136]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 80065c6:	4313      	orrs	r3, r2
 80065c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0320 	and.w	r3, r3, #32
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d010      	beq.n	80065f8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	69da      	ldr	r2, [r3, #28]
 80065da:	4b1d      	ldr	r3, [pc, #116]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 80065dc:	6a1b      	ldr	r3, [r3, #32]
 80065de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d208      	bcs.n	80065f8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80065e6:	4b1a      	ldr	r3, [pc, #104]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 80065e8:	6a1b      	ldr	r3, [r3, #32]
 80065ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	4917      	ldr	r1, [pc, #92]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 80065f4:	4313      	orrs	r3, r2
 80065f6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80065f8:	f000 f834 	bl	8006664 <HAL_RCC_GetSysClockFreq>
 80065fc:	4602      	mov	r2, r0
 80065fe:	4b14      	ldr	r3, [pc, #80]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	0a1b      	lsrs	r3, r3, #8
 8006604:	f003 030f 	and.w	r3, r3, #15
 8006608:	4912      	ldr	r1, [pc, #72]	@ (8006654 <HAL_RCC_ClockConfig+0x35c>)
 800660a:	5ccb      	ldrb	r3, [r1, r3]
 800660c:	f003 031f 	and.w	r3, r3, #31
 8006610:	fa22 f303 	lsr.w	r3, r2, r3
 8006614:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006616:	4b0e      	ldr	r3, [pc, #56]	@ (8006650 <HAL_RCC_ClockConfig+0x358>)
 8006618:	699b      	ldr	r3, [r3, #24]
 800661a:	f003 030f 	and.w	r3, r3, #15
 800661e:	4a0d      	ldr	r2, [pc, #52]	@ (8006654 <HAL_RCC_ClockConfig+0x35c>)
 8006620:	5cd3      	ldrb	r3, [r2, r3]
 8006622:	f003 031f 	and.w	r3, r3, #31
 8006626:	693a      	ldr	r2, [r7, #16]
 8006628:	fa22 f303 	lsr.w	r3, r2, r3
 800662c:	4a0a      	ldr	r2, [pc, #40]	@ (8006658 <HAL_RCC_ClockConfig+0x360>)
 800662e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006630:	4a0a      	ldr	r2, [pc, #40]	@ (800665c <HAL_RCC_ClockConfig+0x364>)
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006636:	4b0a      	ldr	r3, [pc, #40]	@ (8006660 <HAL_RCC_ClockConfig+0x368>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4618      	mov	r0, r3
 800663c:	f7fc f982 	bl	8002944 <HAL_InitTick>
 8006640:	4603      	mov	r3, r0
 8006642:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006644:	7bfb      	ldrb	r3, [r7, #15]
}
 8006646:	4618      	mov	r0, r3
 8006648:	3718      	adds	r7, #24
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
 800664e:	bf00      	nop
 8006650:	58024400 	.word	0x58024400
 8006654:	08011e94 	.word	0x08011e94
 8006658:	24000010 	.word	0x24000010
 800665c:	2400000c 	.word	0x2400000c
 8006660:	24000014 	.word	0x24000014

08006664 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006664:	b480      	push	{r7}
 8006666:	b089      	sub	sp, #36	@ 0x24
 8006668:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800666a:	4bb3      	ldr	r3, [pc, #716]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006672:	2b18      	cmp	r3, #24
 8006674:	f200 8155 	bhi.w	8006922 <HAL_RCC_GetSysClockFreq+0x2be>
 8006678:	a201      	add	r2, pc, #4	@ (adr r2, 8006680 <HAL_RCC_GetSysClockFreq+0x1c>)
 800667a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800667e:	bf00      	nop
 8006680:	080066e5 	.word	0x080066e5
 8006684:	08006923 	.word	0x08006923
 8006688:	08006923 	.word	0x08006923
 800668c:	08006923 	.word	0x08006923
 8006690:	08006923 	.word	0x08006923
 8006694:	08006923 	.word	0x08006923
 8006698:	08006923 	.word	0x08006923
 800669c:	08006923 	.word	0x08006923
 80066a0:	0800670b 	.word	0x0800670b
 80066a4:	08006923 	.word	0x08006923
 80066a8:	08006923 	.word	0x08006923
 80066ac:	08006923 	.word	0x08006923
 80066b0:	08006923 	.word	0x08006923
 80066b4:	08006923 	.word	0x08006923
 80066b8:	08006923 	.word	0x08006923
 80066bc:	08006923 	.word	0x08006923
 80066c0:	08006711 	.word	0x08006711
 80066c4:	08006923 	.word	0x08006923
 80066c8:	08006923 	.word	0x08006923
 80066cc:	08006923 	.word	0x08006923
 80066d0:	08006923 	.word	0x08006923
 80066d4:	08006923 	.word	0x08006923
 80066d8:	08006923 	.word	0x08006923
 80066dc:	08006923 	.word	0x08006923
 80066e0:	08006717 	.word	0x08006717
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066e4:	4b94      	ldr	r3, [pc, #592]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0320 	and.w	r3, r3, #32
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d009      	beq.n	8006704 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80066f0:	4b91      	ldr	r3, [pc, #580]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	08db      	lsrs	r3, r3, #3
 80066f6:	f003 0303 	and.w	r3, r3, #3
 80066fa:	4a90      	ldr	r2, [pc, #576]	@ (800693c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80066fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006700:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006702:	e111      	b.n	8006928 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006704:	4b8d      	ldr	r3, [pc, #564]	@ (800693c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006706:	61bb      	str	r3, [r7, #24]
      break;
 8006708:	e10e      	b.n	8006928 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800670a:	4b8d      	ldr	r3, [pc, #564]	@ (8006940 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800670c:	61bb      	str	r3, [r7, #24]
      break;
 800670e:	e10b      	b.n	8006928 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006710:	4b8c      	ldr	r3, [pc, #560]	@ (8006944 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006712:	61bb      	str	r3, [r7, #24]
      break;
 8006714:	e108      	b.n	8006928 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006716:	4b88      	ldr	r3, [pc, #544]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671a:	f003 0303 	and.w	r3, r3, #3
 800671e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006720:	4b85      	ldr	r3, [pc, #532]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006724:	091b      	lsrs	r3, r3, #4
 8006726:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800672a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800672c:	4b82      	ldr	r3, [pc, #520]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800672e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006736:	4b80      	ldr	r3, [pc, #512]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800673a:	08db      	lsrs	r3, r3, #3
 800673c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	fb02 f303 	mul.w	r3, r2, r3
 8006746:	ee07 3a90 	vmov	s15, r3
 800674a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800674e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	2b00      	cmp	r3, #0
 8006756:	f000 80e1 	beq.w	800691c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	2b02      	cmp	r3, #2
 800675e:	f000 8083 	beq.w	8006868 <HAL_RCC_GetSysClockFreq+0x204>
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	2b02      	cmp	r3, #2
 8006766:	f200 80a1 	bhi.w	80068ac <HAL_RCC_GetSysClockFreq+0x248>
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d003      	beq.n	8006778 <HAL_RCC_GetSysClockFreq+0x114>
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	2b01      	cmp	r3, #1
 8006774:	d056      	beq.n	8006824 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006776:	e099      	b.n	80068ac <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006778:	4b6f      	ldr	r3, [pc, #444]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 0320 	and.w	r3, r3, #32
 8006780:	2b00      	cmp	r3, #0
 8006782:	d02d      	beq.n	80067e0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006784:	4b6c      	ldr	r3, [pc, #432]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	08db      	lsrs	r3, r3, #3
 800678a:	f003 0303 	and.w	r3, r3, #3
 800678e:	4a6b      	ldr	r2, [pc, #428]	@ (800693c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006790:	fa22 f303 	lsr.w	r3, r2, r3
 8006794:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	ee07 3a90 	vmov	s15, r3
 800679c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	ee07 3a90 	vmov	s15, r3
 80067a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067ae:	4b62      	ldr	r3, [pc, #392]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067b6:	ee07 3a90 	vmov	s15, r3
 80067ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067be:	ed97 6a02 	vldr	s12, [r7, #8]
 80067c2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006948 <HAL_RCC_GetSysClockFreq+0x2e4>
 80067c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067da:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80067de:	e087      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	ee07 3a90 	vmov	s15, r3
 80067e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800694c <HAL_RCC_GetSysClockFreq+0x2e8>
 80067ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067f2:	4b51      	ldr	r3, [pc, #324]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067fa:	ee07 3a90 	vmov	s15, r3
 80067fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006802:	ed97 6a02 	vldr	s12, [r7, #8]
 8006806:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006948 <HAL_RCC_GetSysClockFreq+0x2e4>
 800680a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800680e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006812:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006816:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800681a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800681e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006822:	e065      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	ee07 3a90 	vmov	s15, r3
 800682a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800682e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006950 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006832:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006836:	4b40      	ldr	r3, [pc, #256]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800683a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800683e:	ee07 3a90 	vmov	s15, r3
 8006842:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006846:	ed97 6a02 	vldr	s12, [r7, #8]
 800684a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006948 <HAL_RCC_GetSysClockFreq+0x2e4>
 800684e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006852:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006856:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800685a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800685e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006862:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006866:	e043      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	ee07 3a90 	vmov	s15, r3
 800686e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006872:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006954 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006876:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800687a:	4b2f      	ldr	r3, [pc, #188]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800687c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006882:	ee07 3a90 	vmov	s15, r3
 8006886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800688a:	ed97 6a02 	vldr	s12, [r7, #8]
 800688e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006948 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006892:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800689a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800689e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80068aa:	e021      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	ee07 3a90 	vmov	s15, r3
 80068b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068b6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006950 <HAL_RCC_GetSysClockFreq+0x2ec>
 80068ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068be:	4b1e      	ldr	r3, [pc, #120]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068c6:	ee07 3a90 	vmov	s15, r3
 80068ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80068d2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006948 <HAL_RCC_GetSysClockFreq+0x2e4>
 80068d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80068ee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80068f0:	4b11      	ldr	r3, [pc, #68]	@ (8006938 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f4:	0a5b      	lsrs	r3, r3, #9
 80068f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068fa:	3301      	adds	r3, #1
 80068fc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	ee07 3a90 	vmov	s15, r3
 8006904:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006908:	edd7 6a07 	vldr	s13, [r7, #28]
 800690c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006910:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006914:	ee17 3a90 	vmov	r3, s15
 8006918:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800691a:	e005      	b.n	8006928 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800691c:	2300      	movs	r3, #0
 800691e:	61bb      	str	r3, [r7, #24]
      break;
 8006920:	e002      	b.n	8006928 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006922:	4b07      	ldr	r3, [pc, #28]	@ (8006940 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006924:	61bb      	str	r3, [r7, #24]
      break;
 8006926:	bf00      	nop
  }

  return sysclockfreq;
 8006928:	69bb      	ldr	r3, [r7, #24]
}
 800692a:	4618      	mov	r0, r3
 800692c:	3724      	adds	r7, #36	@ 0x24
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop
 8006938:	58024400 	.word	0x58024400
 800693c:	03d09000 	.word	0x03d09000
 8006940:	003d0900 	.word	0x003d0900
 8006944:	017d7840 	.word	0x017d7840
 8006948:	46000000 	.word	0x46000000
 800694c:	4c742400 	.word	0x4c742400
 8006950:	4a742400 	.word	0x4a742400
 8006954:	4bbebc20 	.word	0x4bbebc20

08006958 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800695e:	f7ff fe81 	bl	8006664 <HAL_RCC_GetSysClockFreq>
 8006962:	4602      	mov	r2, r0
 8006964:	4b10      	ldr	r3, [pc, #64]	@ (80069a8 <HAL_RCC_GetHCLKFreq+0x50>)
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	0a1b      	lsrs	r3, r3, #8
 800696a:	f003 030f 	and.w	r3, r3, #15
 800696e:	490f      	ldr	r1, [pc, #60]	@ (80069ac <HAL_RCC_GetHCLKFreq+0x54>)
 8006970:	5ccb      	ldrb	r3, [r1, r3]
 8006972:	f003 031f 	and.w	r3, r3, #31
 8006976:	fa22 f303 	lsr.w	r3, r2, r3
 800697a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800697c:	4b0a      	ldr	r3, [pc, #40]	@ (80069a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800697e:	699b      	ldr	r3, [r3, #24]
 8006980:	f003 030f 	and.w	r3, r3, #15
 8006984:	4a09      	ldr	r2, [pc, #36]	@ (80069ac <HAL_RCC_GetHCLKFreq+0x54>)
 8006986:	5cd3      	ldrb	r3, [r2, r3]
 8006988:	f003 031f 	and.w	r3, r3, #31
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	fa22 f303 	lsr.w	r3, r2, r3
 8006992:	4a07      	ldr	r2, [pc, #28]	@ (80069b0 <HAL_RCC_GetHCLKFreq+0x58>)
 8006994:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006996:	4a07      	ldr	r2, [pc, #28]	@ (80069b4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800699c:	4b04      	ldr	r3, [pc, #16]	@ (80069b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800699e:	681b      	ldr	r3, [r3, #0]
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3708      	adds	r7, #8
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	58024400 	.word	0x58024400
 80069ac:	08011e94 	.word	0x08011e94
 80069b0:	24000010 	.word	0x24000010
 80069b4:	2400000c 	.word	0x2400000c

080069b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80069bc:	f7ff ffcc 	bl	8006958 <HAL_RCC_GetHCLKFreq>
 80069c0:	4602      	mov	r2, r0
 80069c2:	4b06      	ldr	r3, [pc, #24]	@ (80069dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80069c4:	69db      	ldr	r3, [r3, #28]
 80069c6:	091b      	lsrs	r3, r3, #4
 80069c8:	f003 0307 	and.w	r3, r3, #7
 80069cc:	4904      	ldr	r1, [pc, #16]	@ (80069e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80069ce:	5ccb      	ldrb	r3, [r1, r3]
 80069d0:	f003 031f 	and.w	r3, r3, #31
 80069d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80069d8:	4618      	mov	r0, r3
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	58024400 	.word	0x58024400
 80069e0:	08011e94 	.word	0x08011e94

080069e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80069e8:	f7ff ffb6 	bl	8006958 <HAL_RCC_GetHCLKFreq>
 80069ec:	4602      	mov	r2, r0
 80069ee:	4b06      	ldr	r3, [pc, #24]	@ (8006a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069f0:	69db      	ldr	r3, [r3, #28]
 80069f2:	0a1b      	lsrs	r3, r3, #8
 80069f4:	f003 0307 	and.w	r3, r3, #7
 80069f8:	4904      	ldr	r1, [pc, #16]	@ (8006a0c <HAL_RCC_GetPCLK2Freq+0x28>)
 80069fa:	5ccb      	ldrb	r3, [r1, r3]
 80069fc:	f003 031f 	and.w	r3, r3, #31
 8006a00:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	58024400 	.word	0x58024400
 8006a0c:	08011e94 	.word	0x08011e94

08006a10 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a14:	b0c6      	sub	sp, #280	@ 0x118
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a22:	2300      	movs	r3, #0
 8006a24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006a28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a30:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006a34:	2500      	movs	r5, #0
 8006a36:	ea54 0305 	orrs.w	r3, r4, r5
 8006a3a:	d049      	beq.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a42:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a46:	d02f      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006a48:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a4c:	d828      	bhi.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006a4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a52:	d01a      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006a54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a58:	d822      	bhi.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d003      	beq.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006a5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a62:	d007      	beq.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006a64:	e01c      	b.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a66:	4bab      	ldr	r3, [pc, #684]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a6a:	4aaa      	ldr	r2, [pc, #680]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006a72:	e01a      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a78:	3308      	adds	r3, #8
 8006a7a:	2102      	movs	r1, #2
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f002 fa49 	bl	8008f14 <RCCEx_PLL2_Config>
 8006a82:	4603      	mov	r3, r0
 8006a84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006a88:	e00f      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a8e:	3328      	adds	r3, #40	@ 0x28
 8006a90:	2102      	movs	r1, #2
 8006a92:	4618      	mov	r0, r3
 8006a94:	f002 faf0 	bl	8009078 <RCCEx_PLL3_Config>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006a9e:	e004      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006aa6:	e000      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006aa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006aaa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d10a      	bne.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006ab2:	4b98      	ldr	r3, [pc, #608]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ab4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ab6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006abe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ac0:	4a94      	ldr	r2, [pc, #592]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ac2:	430b      	orrs	r3, r1
 8006ac4:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ac6:	e003      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ac8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006acc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006ad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006adc:	f04f 0900 	mov.w	r9, #0
 8006ae0:	ea58 0309 	orrs.w	r3, r8, r9
 8006ae4:	d047      	beq.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aec:	2b04      	cmp	r3, #4
 8006aee:	d82a      	bhi.n	8006b46 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006af0:	a201      	add	r2, pc, #4	@ (adr r2, 8006af8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af6:	bf00      	nop
 8006af8:	08006b0d 	.word	0x08006b0d
 8006afc:	08006b1b 	.word	0x08006b1b
 8006b00:	08006b31 	.word	0x08006b31
 8006b04:	08006b4f 	.word	0x08006b4f
 8006b08:	08006b4f 	.word	0x08006b4f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b0c:	4b81      	ldr	r3, [pc, #516]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b10:	4a80      	ldr	r2, [pc, #512]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b18:	e01a      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b1e:	3308      	adds	r3, #8
 8006b20:	2100      	movs	r1, #0
 8006b22:	4618      	mov	r0, r3
 8006b24:	f002 f9f6 	bl	8008f14 <RCCEx_PLL2_Config>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b2e:	e00f      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b34:	3328      	adds	r3, #40	@ 0x28
 8006b36:	2100      	movs	r1, #0
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f002 fa9d 	bl	8009078 <RCCEx_PLL3_Config>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b44:	e004      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b4c:	e000      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d10a      	bne.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b58:	4b6e      	ldr	r3, [pc, #440]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b5c:	f023 0107 	bic.w	r1, r3, #7
 8006b60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b66:	4a6b      	ldr	r2, [pc, #428]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b68:	430b      	orrs	r3, r1
 8006b6a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b6c:	e003      	b.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b72:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8006b82:	f04f 0b00 	mov.w	fp, #0
 8006b86:	ea5a 030b 	orrs.w	r3, sl, fp
 8006b8a:	d05b      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006b94:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006b98:	d03b      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006b9a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006b9e:	d834      	bhi.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006ba0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006ba4:	d037      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006ba6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006baa:	d82e      	bhi.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006bac:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006bb0:	d033      	beq.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006bb2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006bb6:	d828      	bhi.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006bb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bbc:	d01a      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006bbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bc2:	d822      	bhi.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d003      	beq.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006bc8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006bcc:	d007      	beq.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006bce:	e01c      	b.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bd0:	4b50      	ldr	r3, [pc, #320]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd4:	4a4f      	ldr	r2, [pc, #316]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bdc:	e01e      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006be2:	3308      	adds	r3, #8
 8006be4:	2100      	movs	r1, #0
 8006be6:	4618      	mov	r0, r3
 8006be8:	f002 f994 	bl	8008f14 <RCCEx_PLL2_Config>
 8006bec:	4603      	mov	r3, r0
 8006bee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006bf2:	e013      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006bf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bf8:	3328      	adds	r3, #40	@ 0x28
 8006bfa:	2100      	movs	r1, #0
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f002 fa3b 	bl	8009078 <RCCEx_PLL3_Config>
 8006c02:	4603      	mov	r3, r0
 8006c04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c08:	e008      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c10:	e004      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006c12:	bf00      	nop
 8006c14:	e002      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006c16:	bf00      	nop
 8006c18:	e000      	b.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006c1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d10b      	bne.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006c24:	4b3b      	ldr	r3, [pc, #236]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c28:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006c34:	4a37      	ldr	r2, [pc, #220]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c36:	430b      	orrs	r3, r1
 8006c38:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c3a:	e003      	b.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006c44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006c50:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006c54:	2300      	movs	r3, #0
 8006c56:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006c5a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006c5e:	460b      	mov	r3, r1
 8006c60:	4313      	orrs	r3, r2
 8006c62:	d05d      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c68:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c6c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006c70:	d03b      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006c72:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006c76:	d834      	bhi.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006c78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c7c:	d037      	beq.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006c7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c82:	d82e      	bhi.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006c84:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006c88:	d033      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006c8a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006c8e:	d828      	bhi.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006c90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c94:	d01a      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006c96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c9a:	d822      	bhi.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d003      	beq.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006ca0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ca4:	d007      	beq.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006ca6:	e01c      	b.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cac:	4a19      	ldr	r2, [pc, #100]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006cae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006cb4:	e01e      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cba:	3308      	adds	r3, #8
 8006cbc:	2100      	movs	r1, #0
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f002 f928 	bl	8008f14 <RCCEx_PLL2_Config>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006cca:	e013      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006ccc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cd0:	3328      	adds	r3, #40	@ 0x28
 8006cd2:	2100      	movs	r1, #0
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f002 f9cf 	bl	8009078 <RCCEx_PLL3_Config>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006ce0:	e008      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ce8:	e004      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006cea:	bf00      	nop
 8006cec:	e002      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006cee:	bf00      	nop
 8006cf0:	e000      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cf4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d10d      	bne.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006cfc:	4b05      	ldr	r3, [pc, #20]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d00:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006d04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d08:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006d0c:	4a01      	ldr	r2, [pc, #4]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d0e:	430b      	orrs	r3, r1
 8006d10:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d12:	e005      	b.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006d14:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d28:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006d2c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006d30:	2300      	movs	r3, #0
 8006d32:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006d36:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	d03a      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8006d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d46:	2b30      	cmp	r3, #48	@ 0x30
 8006d48:	d01f      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8006d4a:	2b30      	cmp	r3, #48	@ 0x30
 8006d4c:	d819      	bhi.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006d4e:	2b20      	cmp	r3, #32
 8006d50:	d00c      	beq.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006d52:	2b20      	cmp	r3, #32
 8006d54:	d815      	bhi.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d019      	beq.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006d5a:	2b10      	cmp	r3, #16
 8006d5c:	d111      	bne.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d5e:	4baa      	ldr	r3, [pc, #680]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d62:	4aa9      	ldr	r2, [pc, #676]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006d6a:	e011      	b.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d70:	3308      	adds	r3, #8
 8006d72:	2102      	movs	r1, #2
 8006d74:	4618      	mov	r0, r3
 8006d76:	f002 f8cd 	bl	8008f14 <RCCEx_PLL2_Config>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006d80:	e006      	b.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d88:	e002      	b.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006d8a:	bf00      	nop
 8006d8c:	e000      	b.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006d8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d10a      	bne.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006d98:	4b9b      	ldr	r3, [pc, #620]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d9c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006da0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006da6:	4a98      	ldr	r2, [pc, #608]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006da8:	430b      	orrs	r3, r1
 8006daa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006dac:	e003      	b.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006db2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006db6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbe:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006dc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006dcc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	d051      	beq.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006dd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ddc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006de0:	d035      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006de2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006de6:	d82e      	bhi.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006de8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006dec:	d031      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8006dee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006df2:	d828      	bhi.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006df4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006df8:	d01a      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006dfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006dfe:	d822      	bhi.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d003      	beq.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006e04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e08:	d007      	beq.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006e0a:	e01c      	b.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e0c:	4b7e      	ldr	r3, [pc, #504]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e10:	4a7d      	ldr	r2, [pc, #500]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006e18:	e01c      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e1e:	3308      	adds	r3, #8
 8006e20:	2100      	movs	r1, #0
 8006e22:	4618      	mov	r0, r3
 8006e24:	f002 f876 	bl	8008f14 <RCCEx_PLL2_Config>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006e2e:	e011      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e34:	3328      	adds	r3, #40	@ 0x28
 8006e36:	2100      	movs	r1, #0
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f002 f91d 	bl	8009078 <RCCEx_PLL3_Config>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006e44:	e006      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e4c:	e002      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006e4e:	bf00      	nop
 8006e50:	e000      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006e52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10a      	bne.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006e5c:	4b6a      	ldr	r3, [pc, #424]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e60:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e6a:	4a67      	ldr	r2, [pc, #412]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e6c:	430b      	orrs	r3, r1
 8006e6e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e70:	e003      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006e7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e82:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006e86:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e90:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006e94:	460b      	mov	r3, r1
 8006e96:	4313      	orrs	r3, r2
 8006e98:	d053      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006e9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ea0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ea4:	d033      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8006ea6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006eaa:	d82c      	bhi.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006eac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006eb0:	d02f      	beq.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006eb2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006eb6:	d826      	bhi.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006eb8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ebc:	d02b      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006ebe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ec2:	d820      	bhi.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006ec4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ec8:	d012      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006eca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ece:	d81a      	bhi.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d022      	beq.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ed8:	d115      	bne.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006eda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ede:	3308      	adds	r3, #8
 8006ee0:	2101      	movs	r1, #1
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f002 f816 	bl	8008f14 <RCCEx_PLL2_Config>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006eee:	e015      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ef4:	3328      	adds	r3, #40	@ 0x28
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f002 f8bd 	bl	8009078 <RCCEx_PLL3_Config>
 8006efe:	4603      	mov	r3, r0
 8006f00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006f04:	e00a      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f0c:	e006      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006f0e:	bf00      	nop
 8006f10:	e004      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006f12:	bf00      	nop
 8006f14:	e002      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006f16:	bf00      	nop
 8006f18:	e000      	b.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006f1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10a      	bne.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006f24:	4b38      	ldr	r3, [pc, #224]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f28:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006f2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f32:	4a35      	ldr	r2, [pc, #212]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f34:	430b      	orrs	r3, r1
 8006f36:	6513      	str	r3, [r2, #80]	@ 0x50
 8006f38:	e003      	b.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f3e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006f42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006f4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f52:	2300      	movs	r3, #0
 8006f54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006f58:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	d058      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006f62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f66:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006f6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f6e:	d033      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006f70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f74:	d82c      	bhi.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006f76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f7a:	d02f      	beq.n	8006fdc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f80:	d826      	bhi.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006f82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f86:	d02b      	beq.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006f88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f8c:	d820      	bhi.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006f8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f92:	d012      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006f94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f98:	d81a      	bhi.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d022      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006f9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fa2:	d115      	bne.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fa8:	3308      	adds	r3, #8
 8006faa:	2101      	movs	r1, #1
 8006fac:	4618      	mov	r0, r3
 8006fae:	f001 ffb1 	bl	8008f14 <RCCEx_PLL2_Config>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006fb8:	e015      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fbe:	3328      	adds	r3, #40	@ 0x28
 8006fc0:	2101      	movs	r1, #1
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f002 f858 	bl	8009078 <RCCEx_PLL3_Config>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006fce:	e00a      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006fd6:	e006      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006fd8:	bf00      	nop
 8006fda:	e004      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006fdc:	bf00      	nop
 8006fde:	e002      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006fe0:	bf00      	nop
 8006fe2:	e000      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006fe4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fe6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d10e      	bne.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006fee:	4b06      	ldr	r3, [pc, #24]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ff2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006ff6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ffa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006ffe:	4a02      	ldr	r2, [pc, #8]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007000:	430b      	orrs	r3, r1
 8007002:	6593      	str	r3, [r2, #88]	@ 0x58
 8007004:	e006      	b.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8007006:	bf00      	nop
 8007008:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800700c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007010:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007020:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007024:	2300      	movs	r3, #0
 8007026:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800702a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800702e:	460b      	mov	r3, r1
 8007030:	4313      	orrs	r3, r2
 8007032:	d037      	beq.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007038:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800703a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800703e:	d00e      	beq.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007040:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007044:	d816      	bhi.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007046:	2b00      	cmp	r3, #0
 8007048:	d018      	beq.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800704a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800704e:	d111      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007050:	4bc4      	ldr	r3, [pc, #784]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007054:	4ac3      	ldr	r2, [pc, #780]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007056:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800705a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800705c:	e00f      	b.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800705e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007062:	3308      	adds	r3, #8
 8007064:	2101      	movs	r1, #1
 8007066:	4618      	mov	r0, r3
 8007068:	f001 ff54 	bl	8008f14 <RCCEx_PLL2_Config>
 800706c:	4603      	mov	r3, r0
 800706e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007072:	e004      	b.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800707a:	e000      	b.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800707c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800707e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10a      	bne.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007086:	4bb7      	ldr	r3, [pc, #732]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800708a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800708e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007092:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007094:	4ab3      	ldr	r2, [pc, #716]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007096:	430b      	orrs	r3, r1
 8007098:	6513      	str	r3, [r2, #80]	@ 0x50
 800709a:	e003      	b.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800709c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80070a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ac:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80070b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070b4:	2300      	movs	r3, #0
 80070b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80070ba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80070be:	460b      	mov	r3, r1
 80070c0:	4313      	orrs	r3, r2
 80070c2:	d039      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80070c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070ca:	2b03      	cmp	r3, #3
 80070cc:	d81c      	bhi.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80070ce:	a201      	add	r2, pc, #4	@ (adr r2, 80070d4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80070d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d4:	08007111 	.word	0x08007111
 80070d8:	080070e5 	.word	0x080070e5
 80070dc:	080070f3 	.word	0x080070f3
 80070e0:	08007111 	.word	0x08007111
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070e4:	4b9f      	ldr	r3, [pc, #636]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e8:	4a9e      	ldr	r2, [pc, #632]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80070f0:	e00f      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80070f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070f6:	3308      	adds	r3, #8
 80070f8:	2102      	movs	r1, #2
 80070fa:	4618      	mov	r0, r3
 80070fc:	f001 ff0a 	bl	8008f14 <RCCEx_PLL2_Config>
 8007100:	4603      	mov	r3, r0
 8007102:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007106:	e004      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800710e:	e000      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007110:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007112:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007116:	2b00      	cmp	r3, #0
 8007118:	d10a      	bne.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800711a:	4b92      	ldr	r3, [pc, #584]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800711c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800711e:	f023 0103 	bic.w	r1, r3, #3
 8007122:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007126:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007128:	4a8e      	ldr	r2, [pc, #568]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800712a:	430b      	orrs	r3, r1
 800712c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800712e:	e003      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007130:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007134:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800713c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007140:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007144:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007148:	2300      	movs	r3, #0
 800714a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800714e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007152:	460b      	mov	r3, r1
 8007154:	4313      	orrs	r3, r2
 8007156:	f000 8099 	beq.w	800728c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800715a:	4b83      	ldr	r3, [pc, #524]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a82      	ldr	r2, [pc, #520]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007164:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007166:	f7fb fc37 	bl	80029d8 <HAL_GetTick>
 800716a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800716e:	e00b      	b.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007170:	f7fb fc32 	bl	80029d8 <HAL_GetTick>
 8007174:	4602      	mov	r2, r0
 8007176:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	2b64      	cmp	r3, #100	@ 0x64
 800717e:	d903      	bls.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007186:	e005      	b.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007188:	4b77      	ldr	r3, [pc, #476]	@ (8007368 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007190:	2b00      	cmp	r3, #0
 8007192:	d0ed      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007194:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007198:	2b00      	cmp	r3, #0
 800719a:	d173      	bne.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800719c:	4b71      	ldr	r3, [pc, #452]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800719e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80071a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80071a8:	4053      	eors	r3, r2
 80071aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d015      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80071b2:	4b6c      	ldr	r3, [pc, #432]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071ba:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80071be:	4b69      	ldr	r3, [pc, #420]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071c2:	4a68      	ldr	r2, [pc, #416]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071c8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80071ca:	4b66      	ldr	r3, [pc, #408]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071ce:	4a65      	ldr	r2, [pc, #404]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071d4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80071d6:	4a63      	ldr	r2, [pc, #396]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071dc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80071de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80071e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071ea:	d118      	bne.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ec:	f7fb fbf4 	bl	80029d8 <HAL_GetTick>
 80071f0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80071f4:	e00d      	b.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071f6:	f7fb fbef 	bl	80029d8 <HAL_GetTick>
 80071fa:	4602      	mov	r2, r0
 80071fc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007200:	1ad2      	subs	r2, r2, r3
 8007202:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007206:	429a      	cmp	r2, r3
 8007208:	d903      	bls.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800720a:	2303      	movs	r3, #3
 800720c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007210:	e005      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007212:	4b54      	ldr	r3, [pc, #336]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007216:	f003 0302 	and.w	r3, r3, #2
 800721a:	2b00      	cmp	r3, #0
 800721c:	d0eb      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800721e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007222:	2b00      	cmp	r3, #0
 8007224:	d129      	bne.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007226:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800722a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800722e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007232:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007236:	d10e      	bne.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007238:	4b4a      	ldr	r3, [pc, #296]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800723a:	691b      	ldr	r3, [r3, #16]
 800723c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007240:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007244:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007248:	091a      	lsrs	r2, r3, #4
 800724a:	4b48      	ldr	r3, [pc, #288]	@ (800736c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800724c:	4013      	ands	r3, r2
 800724e:	4a45      	ldr	r2, [pc, #276]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007250:	430b      	orrs	r3, r1
 8007252:	6113      	str	r3, [r2, #16]
 8007254:	e005      	b.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007256:	4b43      	ldr	r3, [pc, #268]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	4a42      	ldr	r2, [pc, #264]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800725c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007260:	6113      	str	r3, [r2, #16]
 8007262:	4b40      	ldr	r3, [pc, #256]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007264:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800726a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800726e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007272:	4a3c      	ldr	r2, [pc, #240]	@ (8007364 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007274:	430b      	orrs	r3, r1
 8007276:	6713      	str	r3, [r2, #112]	@ 0x70
 8007278:	e008      	b.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800727a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800727e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007282:	e003      	b.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007284:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007288:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800728c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	f002 0301 	and.w	r3, r2, #1
 8007298:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800729c:	2300      	movs	r3, #0
 800729e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80072a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80072a6:	460b      	mov	r3, r1
 80072a8:	4313      	orrs	r3, r2
 80072aa:	f000 808f 	beq.w	80073cc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80072ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80072b4:	2b28      	cmp	r3, #40	@ 0x28
 80072b6:	d871      	bhi.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80072b8:	a201      	add	r2, pc, #4	@ (adr r2, 80072c0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80072ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072be:	bf00      	nop
 80072c0:	080073a5 	.word	0x080073a5
 80072c4:	0800739d 	.word	0x0800739d
 80072c8:	0800739d 	.word	0x0800739d
 80072cc:	0800739d 	.word	0x0800739d
 80072d0:	0800739d 	.word	0x0800739d
 80072d4:	0800739d 	.word	0x0800739d
 80072d8:	0800739d 	.word	0x0800739d
 80072dc:	0800739d 	.word	0x0800739d
 80072e0:	08007371 	.word	0x08007371
 80072e4:	0800739d 	.word	0x0800739d
 80072e8:	0800739d 	.word	0x0800739d
 80072ec:	0800739d 	.word	0x0800739d
 80072f0:	0800739d 	.word	0x0800739d
 80072f4:	0800739d 	.word	0x0800739d
 80072f8:	0800739d 	.word	0x0800739d
 80072fc:	0800739d 	.word	0x0800739d
 8007300:	08007387 	.word	0x08007387
 8007304:	0800739d 	.word	0x0800739d
 8007308:	0800739d 	.word	0x0800739d
 800730c:	0800739d 	.word	0x0800739d
 8007310:	0800739d 	.word	0x0800739d
 8007314:	0800739d 	.word	0x0800739d
 8007318:	0800739d 	.word	0x0800739d
 800731c:	0800739d 	.word	0x0800739d
 8007320:	080073a5 	.word	0x080073a5
 8007324:	0800739d 	.word	0x0800739d
 8007328:	0800739d 	.word	0x0800739d
 800732c:	0800739d 	.word	0x0800739d
 8007330:	0800739d 	.word	0x0800739d
 8007334:	0800739d 	.word	0x0800739d
 8007338:	0800739d 	.word	0x0800739d
 800733c:	0800739d 	.word	0x0800739d
 8007340:	080073a5 	.word	0x080073a5
 8007344:	0800739d 	.word	0x0800739d
 8007348:	0800739d 	.word	0x0800739d
 800734c:	0800739d 	.word	0x0800739d
 8007350:	0800739d 	.word	0x0800739d
 8007354:	0800739d 	.word	0x0800739d
 8007358:	0800739d 	.word	0x0800739d
 800735c:	0800739d 	.word	0x0800739d
 8007360:	080073a5 	.word	0x080073a5
 8007364:	58024400 	.word	0x58024400
 8007368:	58024800 	.word	0x58024800
 800736c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007370:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007374:	3308      	adds	r3, #8
 8007376:	2101      	movs	r1, #1
 8007378:	4618      	mov	r0, r3
 800737a:	f001 fdcb 	bl	8008f14 <RCCEx_PLL2_Config>
 800737e:	4603      	mov	r3, r0
 8007380:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007384:	e00f      	b.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800738a:	3328      	adds	r3, #40	@ 0x28
 800738c:	2101      	movs	r1, #1
 800738e:	4618      	mov	r0, r3
 8007390:	f001 fe72 	bl	8009078 <RCCEx_PLL3_Config>
 8007394:	4603      	mov	r3, r0
 8007396:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800739a:	e004      	b.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073a2:	e000      	b.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80073a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d10a      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80073ae:	4bbf      	ldr	r3, [pc, #764]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80073b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073b2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80073b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073bc:	4abb      	ldr	r2, [pc, #748]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80073be:	430b      	orrs	r3, r1
 80073c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80073c2:	e003      	b.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80073cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d4:	f002 0302 	and.w	r3, r2, #2
 80073d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073dc:	2300      	movs	r3, #0
 80073de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80073e2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80073e6:	460b      	mov	r3, r1
 80073e8:	4313      	orrs	r3, r2
 80073ea:	d041      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80073ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073f2:	2b05      	cmp	r3, #5
 80073f4:	d824      	bhi.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80073f6:	a201      	add	r2, pc, #4	@ (adr r2, 80073fc <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80073f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073fc:	08007449 	.word	0x08007449
 8007400:	08007415 	.word	0x08007415
 8007404:	0800742b 	.word	0x0800742b
 8007408:	08007449 	.word	0x08007449
 800740c:	08007449 	.word	0x08007449
 8007410:	08007449 	.word	0x08007449
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007418:	3308      	adds	r3, #8
 800741a:	2101      	movs	r1, #1
 800741c:	4618      	mov	r0, r3
 800741e:	f001 fd79 	bl	8008f14 <RCCEx_PLL2_Config>
 8007422:	4603      	mov	r3, r0
 8007424:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007428:	e00f      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800742a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800742e:	3328      	adds	r3, #40	@ 0x28
 8007430:	2101      	movs	r1, #1
 8007432:	4618      	mov	r0, r3
 8007434:	f001 fe20 	bl	8009078 <RCCEx_PLL3_Config>
 8007438:	4603      	mov	r3, r0
 800743a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800743e:	e004      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007440:	2301      	movs	r3, #1
 8007442:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007446:	e000      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007448:	bf00      	nop
    }

    if (ret == HAL_OK)
 800744a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10a      	bne.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007452:	4b96      	ldr	r3, [pc, #600]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007456:	f023 0107 	bic.w	r1, r3, #7
 800745a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800745e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007460:	4a92      	ldr	r2, [pc, #584]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007462:	430b      	orrs	r3, r1
 8007464:	6553      	str	r3, [r2, #84]	@ 0x54
 8007466:	e003      	b.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007468:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800746c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007478:	f002 0304 	and.w	r3, r2, #4
 800747c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007480:	2300      	movs	r3, #0
 8007482:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007486:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800748a:	460b      	mov	r3, r1
 800748c:	4313      	orrs	r3, r2
 800748e:	d044      	beq.n	800751a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007490:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007498:	2b05      	cmp	r3, #5
 800749a:	d825      	bhi.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800749c:	a201      	add	r2, pc, #4	@ (adr r2, 80074a4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800749e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a2:	bf00      	nop
 80074a4:	080074f1 	.word	0x080074f1
 80074a8:	080074bd 	.word	0x080074bd
 80074ac:	080074d3 	.word	0x080074d3
 80074b0:	080074f1 	.word	0x080074f1
 80074b4:	080074f1 	.word	0x080074f1
 80074b8:	080074f1 	.word	0x080074f1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c0:	3308      	adds	r3, #8
 80074c2:	2101      	movs	r1, #1
 80074c4:	4618      	mov	r0, r3
 80074c6:	f001 fd25 	bl	8008f14 <RCCEx_PLL2_Config>
 80074ca:	4603      	mov	r3, r0
 80074cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80074d0:	e00f      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074d6:	3328      	adds	r3, #40	@ 0x28
 80074d8:	2101      	movs	r1, #1
 80074da:	4618      	mov	r0, r3
 80074dc:	f001 fdcc 	bl	8009078 <RCCEx_PLL3_Config>
 80074e0:	4603      	mov	r3, r0
 80074e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80074e6:	e004      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074ee:	e000      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80074f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10b      	bne.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80074fa:	4b6c      	ldr	r3, [pc, #432]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80074fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074fe:	f023 0107 	bic.w	r1, r3, #7
 8007502:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800750a:	4a68      	ldr	r2, [pc, #416]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800750c:	430b      	orrs	r3, r1
 800750e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007510:	e003      	b.n	800751a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007512:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007516:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800751a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800751e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007522:	f002 0320 	and.w	r3, r2, #32
 8007526:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800752a:	2300      	movs	r3, #0
 800752c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007530:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007534:	460b      	mov	r3, r1
 8007536:	4313      	orrs	r3, r2
 8007538:	d055      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800753a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800753e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007542:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007546:	d033      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007548:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800754c:	d82c      	bhi.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800754e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007552:	d02f      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007558:	d826      	bhi.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800755a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800755e:	d02b      	beq.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007560:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007564:	d820      	bhi.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007566:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800756a:	d012      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800756c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007570:	d81a      	bhi.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007572:	2b00      	cmp	r3, #0
 8007574:	d022      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007576:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800757a:	d115      	bne.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800757c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007580:	3308      	adds	r3, #8
 8007582:	2100      	movs	r1, #0
 8007584:	4618      	mov	r0, r3
 8007586:	f001 fcc5 	bl	8008f14 <RCCEx_PLL2_Config>
 800758a:	4603      	mov	r3, r0
 800758c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007590:	e015      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007596:	3328      	adds	r3, #40	@ 0x28
 8007598:	2102      	movs	r1, #2
 800759a:	4618      	mov	r0, r3
 800759c:	f001 fd6c 	bl	8009078 <RCCEx_PLL3_Config>
 80075a0:	4603      	mov	r3, r0
 80075a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80075a6:	e00a      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075ae:	e006      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80075b0:	bf00      	nop
 80075b2:	e004      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80075b4:	bf00      	nop
 80075b6:	e002      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80075b8:	bf00      	nop
 80075ba:	e000      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80075bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d10b      	bne.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075c6:	4b39      	ldr	r3, [pc, #228]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ca:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80075ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075d6:	4a35      	ldr	r2, [pc, #212]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075d8:	430b      	orrs	r3, r1
 80075da:	6553      	str	r3, [r2, #84]	@ 0x54
 80075dc:	e003      	b.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80075e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ee:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80075f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80075f6:	2300      	movs	r3, #0
 80075f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80075fc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007600:	460b      	mov	r3, r1
 8007602:	4313      	orrs	r3, r2
 8007604:	d058      	beq.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007606:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800760a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800760e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007612:	d033      	beq.n	800767c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007614:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007618:	d82c      	bhi.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800761a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800761e:	d02f      	beq.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007620:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007624:	d826      	bhi.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007626:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800762a:	d02b      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800762c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007630:	d820      	bhi.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007632:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007636:	d012      	beq.n	800765e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007638:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800763c:	d81a      	bhi.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800763e:	2b00      	cmp	r3, #0
 8007640:	d022      	beq.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007646:	d115      	bne.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800764c:	3308      	adds	r3, #8
 800764e:	2100      	movs	r1, #0
 8007650:	4618      	mov	r0, r3
 8007652:	f001 fc5f 	bl	8008f14 <RCCEx_PLL2_Config>
 8007656:	4603      	mov	r3, r0
 8007658:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800765c:	e015      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800765e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007662:	3328      	adds	r3, #40	@ 0x28
 8007664:	2102      	movs	r1, #2
 8007666:	4618      	mov	r0, r3
 8007668:	f001 fd06 	bl	8009078 <RCCEx_PLL3_Config>
 800766c:	4603      	mov	r3, r0
 800766e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007672:	e00a      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800767a:	e006      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800767c:	bf00      	nop
 800767e:	e004      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007680:	bf00      	nop
 8007682:	e002      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007684:	bf00      	nop
 8007686:	e000      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007688:	bf00      	nop
    }

    if (ret == HAL_OK)
 800768a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800768e:	2b00      	cmp	r3, #0
 8007690:	d10e      	bne.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007692:	4b06      	ldr	r3, [pc, #24]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007696:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800769a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800769e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076a2:	4a02      	ldr	r2, [pc, #8]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80076a4:	430b      	orrs	r3, r1
 80076a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80076a8:	e006      	b.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80076aa:	bf00      	nop
 80076ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80076b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80076c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80076c8:	2300      	movs	r3, #0
 80076ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076ce:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80076d2:	460b      	mov	r3, r1
 80076d4:	4313      	orrs	r3, r2
 80076d6:	d055      	beq.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80076d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80076e0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80076e4:	d033      	beq.n	800774e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80076e6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80076ea:	d82c      	bhi.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80076ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076f0:	d02f      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80076f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076f6:	d826      	bhi.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80076f8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80076fc:	d02b      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80076fe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007702:	d820      	bhi.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007704:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007708:	d012      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800770a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800770e:	d81a      	bhi.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007710:	2b00      	cmp	r3, #0
 8007712:	d022      	beq.n	800775a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007718:	d115      	bne.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800771a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800771e:	3308      	adds	r3, #8
 8007720:	2100      	movs	r1, #0
 8007722:	4618      	mov	r0, r3
 8007724:	f001 fbf6 	bl	8008f14 <RCCEx_PLL2_Config>
 8007728:	4603      	mov	r3, r0
 800772a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800772e:	e015      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007730:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007734:	3328      	adds	r3, #40	@ 0x28
 8007736:	2102      	movs	r1, #2
 8007738:	4618      	mov	r0, r3
 800773a:	f001 fc9d 	bl	8009078 <RCCEx_PLL3_Config>
 800773e:	4603      	mov	r3, r0
 8007740:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007744:	e00a      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800774c:	e006      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800774e:	bf00      	nop
 8007750:	e004      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007752:	bf00      	nop
 8007754:	e002      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007756:	bf00      	nop
 8007758:	e000      	b.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800775a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800775c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007760:	2b00      	cmp	r3, #0
 8007762:	d10b      	bne.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007764:	4ba0      	ldr	r3, [pc, #640]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007768:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800776c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007770:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007774:	4a9c      	ldr	r2, [pc, #624]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007776:	430b      	orrs	r3, r1
 8007778:	6593      	str	r3, [r2, #88]	@ 0x58
 800777a:	e003      	b.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800777c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007780:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778c:	f002 0308 	and.w	r3, r2, #8
 8007790:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007794:	2300      	movs	r3, #0
 8007796:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800779a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800779e:	460b      	mov	r3, r1
 80077a0:	4313      	orrs	r3, r2
 80077a2:	d01e      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80077a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077b0:	d10c      	bne.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80077b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077b6:	3328      	adds	r3, #40	@ 0x28
 80077b8:	2102      	movs	r1, #2
 80077ba:	4618      	mov	r0, r3
 80077bc:	f001 fc5c 	bl	8009078 <RCCEx_PLL3_Config>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d002      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80077cc:	4b86      	ldr	r3, [pc, #536]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80077ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077d0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077dc:	4a82      	ldr	r2, [pc, #520]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80077de:	430b      	orrs	r3, r1
 80077e0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80077e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ea:	f002 0310 	and.w	r3, r2, #16
 80077ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80077f2:	2300      	movs	r3, #0
 80077f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80077f8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80077fc:	460b      	mov	r3, r1
 80077fe:	4313      	orrs	r3, r2
 8007800:	d01e      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007802:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007806:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800780a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800780e:	d10c      	bne.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007810:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007814:	3328      	adds	r3, #40	@ 0x28
 8007816:	2102      	movs	r1, #2
 8007818:	4618      	mov	r0, r3
 800781a:	f001 fc2d 	bl	8009078 <RCCEx_PLL3_Config>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d002      	beq.n	800782a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800782a:	4b6f      	ldr	r3, [pc, #444]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800782c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800782e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007836:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800783a:	4a6b      	ldr	r2, [pc, #428]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800783c:	430b      	orrs	r3, r1
 800783e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007848:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800784c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800784e:	2300      	movs	r3, #0
 8007850:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007852:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007856:	460b      	mov	r3, r1
 8007858:	4313      	orrs	r3, r2
 800785a:	d03e      	beq.n	80078da <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800785c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007860:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007864:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007868:	d022      	beq.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800786a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800786e:	d81b      	bhi.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007870:	2b00      	cmp	r3, #0
 8007872:	d003      	beq.n	800787c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007878:	d00b      	beq.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800787a:	e015      	b.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800787c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007880:	3308      	adds	r3, #8
 8007882:	2100      	movs	r1, #0
 8007884:	4618      	mov	r0, r3
 8007886:	f001 fb45 	bl	8008f14 <RCCEx_PLL2_Config>
 800788a:	4603      	mov	r3, r0
 800788c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007890:	e00f      	b.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007896:	3328      	adds	r3, #40	@ 0x28
 8007898:	2102      	movs	r1, #2
 800789a:	4618      	mov	r0, r3
 800789c:	f001 fbec 	bl	8009078 <RCCEx_PLL3_Config>
 80078a0:	4603      	mov	r3, r0
 80078a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80078a6:	e004      	b.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
 80078aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078ae:	e000      	b.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80078b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d10b      	bne.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80078ba:	4b4b      	ldr	r3, [pc, #300]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078be:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80078c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80078ca:	4a47      	ldr	r2, [pc, #284]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078cc:	430b      	orrs	r3, r1
 80078ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80078d0:	e003      	b.n	80078da <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80078da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80078e6:	673b      	str	r3, [r7, #112]	@ 0x70
 80078e8:	2300      	movs	r3, #0
 80078ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80078ec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80078f0:	460b      	mov	r3, r1
 80078f2:	4313      	orrs	r3, r2
 80078f4:	d03b      	beq.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80078f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007902:	d01f      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007904:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007908:	d818      	bhi.n	800793c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800790a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800790e:	d003      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007910:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007914:	d007      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007916:	e011      	b.n	800793c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007918:	4b33      	ldr	r3, [pc, #204]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800791a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800791c:	4a32      	ldr	r2, [pc, #200]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800791e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007922:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007924:	e00f      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800792a:	3328      	adds	r3, #40	@ 0x28
 800792c:	2101      	movs	r1, #1
 800792e:	4618      	mov	r0, r3
 8007930:	f001 fba2 	bl	8009078 <RCCEx_PLL3_Config>
 8007934:	4603      	mov	r3, r0
 8007936:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800793a:	e004      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007942:	e000      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007944:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007946:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10b      	bne.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800794e:	4b26      	ldr	r3, [pc, #152]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007952:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007956:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800795a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800795e:	4a22      	ldr	r2, [pc, #136]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007960:	430b      	orrs	r3, r1
 8007962:	6553      	str	r3, [r2, #84]	@ 0x54
 8007964:	e003      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007966:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800796a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800796e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007976:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800797a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800797c:	2300      	movs	r3, #0
 800797e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007980:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007984:	460b      	mov	r3, r1
 8007986:	4313      	orrs	r3, r2
 8007988:	d034      	beq.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800798a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800798e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007990:	2b00      	cmp	r3, #0
 8007992:	d003      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007994:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007998:	d007      	beq.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800799a:	e011      	b.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800799c:	4b12      	ldr	r3, [pc, #72]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800799e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079a0:	4a11      	ldr	r2, [pc, #68]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80079a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80079a8:	e00e      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80079aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ae:	3308      	adds	r3, #8
 80079b0:	2102      	movs	r1, #2
 80079b2:	4618      	mov	r0, r3
 80079b4:	f001 faae 	bl	8008f14 <RCCEx_PLL2_Config>
 80079b8:	4603      	mov	r3, r0
 80079ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80079be:	e003      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80079c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d10d      	bne.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80079d0:	4b05      	ldr	r3, [pc, #20]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80079d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079d4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80079d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079de:	4a02      	ldr	r2, [pc, #8]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80079e0:	430b      	orrs	r3, r1
 80079e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80079e4:	e006      	b.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80079e6:	bf00      	nop
 80079e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80079f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007a00:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a02:	2300      	movs	r3, #0
 8007a04:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a06:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	d00c      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a14:	3328      	adds	r3, #40	@ 0x28
 8007a16:	2102      	movs	r1, #2
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f001 fb2d 	bl	8009078 <RCCEx_PLL3_Config>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d002      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a32:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007a36:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a38:	2300      	movs	r3, #0
 8007a3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a3c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007a40:	460b      	mov	r3, r1
 8007a42:	4313      	orrs	r3, r2
 8007a44:	d036      	beq.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007a46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a50:	d018      	beq.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8007a52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a56:	d811      	bhi.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007a58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a5c:	d014      	beq.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8007a5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a62:	d80b      	bhi.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d011      	beq.n	8007a8c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8007a68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a6c:	d106      	bne.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a6e:	4bb7      	ldr	r3, [pc, #732]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a72:	4ab6      	ldr	r2, [pc, #728]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007a7a:	e008      	b.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a82:	e004      	b.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007a84:	bf00      	nop
 8007a86:	e002      	b.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007a88:	bf00      	nop
 8007a8a:	e000      	b.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007a8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d10a      	bne.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007a96:	4bad      	ldr	r3, [pc, #692]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007a9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aa2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007aa4:	4aa9      	ldr	r2, [pc, #676]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007aa6:	430b      	orrs	r3, r1
 8007aa8:	6553      	str	r3, [r2, #84]	@ 0x54
 8007aaa:	e003      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ab0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007ab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007abc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007ac0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ac6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007aca:	460b      	mov	r3, r1
 8007acc:	4313      	orrs	r3, r2
 8007ace:	d009      	beq.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007ad0:	4b9e      	ldr	r3, [pc, #632]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ad4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ade:	4a9b      	ldr	r2, [pc, #620]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007ae0:	430b      	orrs	r3, r1
 8007ae2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aec:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007af0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007af2:	2300      	movs	r3, #0
 8007af4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007af6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007afa:	460b      	mov	r3, r1
 8007afc:	4313      	orrs	r3, r2
 8007afe:	d009      	beq.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007b00:	4b92      	ldr	r3, [pc, #584]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b04:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b0e:	4a8f      	ldr	r2, [pc, #572]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b10:	430b      	orrs	r3, r1
 8007b12:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007b14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007b20:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b22:	2300      	movs	r3, #0
 8007b24:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b26:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007b2a:	460b      	mov	r3, r1
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	d00e      	beq.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007b30:	4b86      	ldr	r3, [pc, #536]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b32:	691b      	ldr	r3, [r3, #16]
 8007b34:	4a85      	ldr	r2, [pc, #532]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b36:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007b3a:	6113      	str	r3, [r2, #16]
 8007b3c:	4b83      	ldr	r3, [pc, #524]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b3e:	6919      	ldr	r1, [r3, #16]
 8007b40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007b48:	4a80      	ldr	r2, [pc, #512]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b4a:	430b      	orrs	r3, r1
 8007b4c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b56:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007b5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b60:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007b64:	460b      	mov	r3, r1
 8007b66:	4313      	orrs	r3, r2
 8007b68:	d009      	beq.n	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007b6a:	4b78      	ldr	r3, [pc, #480]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b6e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007b72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b78:	4a74      	ldr	r2, [pc, #464]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b7a:	430b      	orrs	r3, r1
 8007b7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007b7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b86:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007b8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b90:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007b94:	460b      	mov	r3, r1
 8007b96:	4313      	orrs	r3, r2
 8007b98:	d00a      	beq.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007b9a:	4b6c      	ldr	r3, [pc, #432]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b9e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007baa:	4a68      	ldr	r2, [pc, #416]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007bac:	430b      	orrs	r3, r1
 8007bae:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007bb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb8:	2100      	movs	r1, #0
 8007bba:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007bbc:	f003 0301 	and.w	r3, r3, #1
 8007bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bc2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007bc6:	460b      	mov	r3, r1
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	d011      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007bcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd0:	3308      	adds	r3, #8
 8007bd2:	2100      	movs	r1, #0
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f001 f99d 	bl	8008f14 <RCCEx_PLL2_Config>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007be0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d003      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007be8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf8:	2100      	movs	r1, #0
 8007bfa:	6239      	str	r1, [r7, #32]
 8007bfc:	f003 0302 	and.w	r3, r3, #2
 8007c00:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c02:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007c06:	460b      	mov	r3, r1
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	d011      	beq.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c10:	3308      	adds	r3, #8
 8007c12:	2101      	movs	r1, #1
 8007c14:	4618      	mov	r0, r3
 8007c16:	f001 f97d 	bl	8008f14 <RCCEx_PLL2_Config>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007c20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d003      	beq.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c38:	2100      	movs	r1, #0
 8007c3a:	61b9      	str	r1, [r7, #24]
 8007c3c:	f003 0304 	and.w	r3, r3, #4
 8007c40:	61fb      	str	r3, [r7, #28]
 8007c42:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007c46:	460b      	mov	r3, r1
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	d011      	beq.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007c4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c50:	3308      	adds	r3, #8
 8007c52:	2102      	movs	r1, #2
 8007c54:	4618      	mov	r0, r3
 8007c56:	f001 f95d 	bl	8008f14 <RCCEx_PLL2_Config>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007c60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d003      	beq.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c6c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007c70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c78:	2100      	movs	r1, #0
 8007c7a:	6139      	str	r1, [r7, #16]
 8007c7c:	f003 0308 	and.w	r3, r3, #8
 8007c80:	617b      	str	r3, [r7, #20]
 8007c82:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007c86:	460b      	mov	r3, r1
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	d011      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007c8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c90:	3328      	adds	r3, #40	@ 0x28
 8007c92:	2100      	movs	r1, #0
 8007c94:	4618      	mov	r0, r3
 8007c96:	f001 f9ef 	bl	8009078 <RCCEx_PLL3_Config>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007ca0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d003      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ca8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb8:	2100      	movs	r1, #0
 8007cba:	60b9      	str	r1, [r7, #8]
 8007cbc:	f003 0310 	and.w	r3, r3, #16
 8007cc0:	60fb      	str	r3, [r7, #12]
 8007cc2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	d011      	beq.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ccc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cd0:	3328      	adds	r3, #40	@ 0x28
 8007cd2:	2101      	movs	r1, #1
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f001 f9cf 	bl	8009078 <RCCEx_PLL3_Config>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007ce0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d003      	beq.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ce8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf8:	2100      	movs	r1, #0
 8007cfa:	6039      	str	r1, [r7, #0]
 8007cfc:	f003 0320 	and.w	r3, r3, #32
 8007d00:	607b      	str	r3, [r7, #4]
 8007d02:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007d06:	460b      	mov	r3, r1
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	d011      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d10:	3328      	adds	r3, #40	@ 0x28
 8007d12:	2102      	movs	r1, #2
 8007d14:	4618      	mov	r0, r3
 8007d16:	f001 f9af 	bl	8009078 <RCCEx_PLL3_Config>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007d20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d003      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007d30:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d101      	bne.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	e000      	b.n	8007d3e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007d44:	46bd      	mov	sp, r7
 8007d46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d4a:	bf00      	nop
 8007d4c:	58024400 	.word	0x58024400

08007d50 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b090      	sub	sp, #64	@ 0x40
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007d5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d5e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007d62:	430b      	orrs	r3, r1
 8007d64:	f040 8094 	bne.w	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007d68:	4b9b      	ldr	r3, [pc, #620]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007d6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d6c:	f003 0307 	and.w	r3, r3, #7
 8007d70:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	2b04      	cmp	r3, #4
 8007d76:	f200 8087 	bhi.w	8007e88 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d80:	08007d95 	.word	0x08007d95
 8007d84:	08007dbd 	.word	0x08007dbd
 8007d88:	08007de5 	.word	0x08007de5
 8007d8c:	08007e81 	.word	0x08007e81
 8007d90:	08007e0d 	.word	0x08007e0d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007d94:	4b90      	ldr	r3, [pc, #576]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007da0:	d108      	bne.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007da2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007da6:	4618      	mov	r0, r3
 8007da8:	f000 ff62 	bl	8008c70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007db0:	f000 bc93 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007db4:	2300      	movs	r3, #0
 8007db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007db8:	f000 bc8f 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007dbc:	4b86      	ldr	r3, [pc, #536]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007dc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007dc8:	d108      	bne.n	8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007dca:	f107 0318 	add.w	r3, r7, #24
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f000 fca6 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007dd8:	f000 bc7f 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007de0:	f000 bc7b 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007de4:	4b7c      	ldr	r3, [pc, #496]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007dec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007df0:	d108      	bne.n	8007e04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007df2:	f107 030c 	add.w	r3, r7, #12
 8007df6:	4618      	mov	r0, r3
 8007df8:	f000 fde6 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e00:	f000 bc6b 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e04:	2300      	movs	r3, #0
 8007e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e08:	f000 bc67 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e0c:	4b72      	ldr	r3, [pc, #456]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e10:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007e14:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e16:	4b70      	ldr	r3, [pc, #448]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0304 	and.w	r3, r3, #4
 8007e1e:	2b04      	cmp	r3, #4
 8007e20:	d10c      	bne.n	8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d109      	bne.n	8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e28:	4b6b      	ldr	r3, [pc, #428]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	08db      	lsrs	r3, r3, #3
 8007e2e:	f003 0303 	and.w	r3, r3, #3
 8007e32:	4a6a      	ldr	r2, [pc, #424]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007e34:	fa22 f303 	lsr.w	r3, r2, r3
 8007e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e3a:	e01f      	b.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e3c:	4b66      	ldr	r3, [pc, #408]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e48:	d106      	bne.n	8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007e4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e50:	d102      	bne.n	8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007e52:	4b63      	ldr	r3, [pc, #396]	@ (8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e56:	e011      	b.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007e58:	4b5f      	ldr	r3, [pc, #380]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e64:	d106      	bne.n	8007e74 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007e66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e6c:	d102      	bne.n	8007e74 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007e6e:	4b5d      	ldr	r3, [pc, #372]	@ (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e72:	e003      	b.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007e74:	2300      	movs	r3, #0
 8007e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007e78:	f000 bc2f 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007e7c:	f000 bc2d 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007e80:	4b59      	ldr	r3, [pc, #356]	@ (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e84:	f000 bc29 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e8c:	f000 bc25 	b.w	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007e90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e94:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007e98:	430b      	orrs	r3, r1
 8007e9a:	f040 80a7 	bne.w	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007e9e:	4b4e      	ldr	r3, [pc, #312]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ea2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007ea6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eaa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007eae:	d054      	beq.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8007eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007eb6:	f200 808b 	bhi.w	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ebc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007ec0:	f000 8083 	beq.w	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8007ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007eca:	f200 8081 	bhi.w	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ed4:	d02f      	beq.n	8007f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007edc:	d878      	bhi.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d004      	beq.n	8007eee <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007eea:	d012      	beq.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8007eec:	e070      	b.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007eee:	4b3a      	ldr	r3, [pc, #232]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ef6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007efa:	d107      	bne.n	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007efc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f00:	4618      	mov	r0, r3
 8007f02:	f000 feb5 	bl	8008c70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f0a:	e3e6      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f10:	e3e3      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f12:	4b31      	ldr	r3, [pc, #196]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f1e:	d107      	bne.n	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f20:	f107 0318 	add.w	r3, r7, #24
 8007f24:	4618      	mov	r0, r3
 8007f26:	f000 fbfb 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f2e:	e3d4      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f30:	2300      	movs	r3, #0
 8007f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f34:	e3d1      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007f36:	4b28      	ldr	r3, [pc, #160]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f42:	d107      	bne.n	8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f44:	f107 030c 	add.w	r3, r7, #12
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f000 fd3d 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f52:	e3c2      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f54:	2300      	movs	r3, #0
 8007f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f58:	e3bf      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007f5a:	4b1f      	ldr	r3, [pc, #124]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007f62:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007f64:	4b1c      	ldr	r3, [pc, #112]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 0304 	and.w	r3, r3, #4
 8007f6c:	2b04      	cmp	r3, #4
 8007f6e:	d10c      	bne.n	8007f8a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8007f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d109      	bne.n	8007f8a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007f76:	4b18      	ldr	r3, [pc, #96]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	08db      	lsrs	r3, r3, #3
 8007f7c:	f003 0303 	and.w	r3, r3, #3
 8007f80:	4a16      	ldr	r2, [pc, #88]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007f82:	fa22 f303 	lsr.w	r3, r2, r3
 8007f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f88:	e01e      	b.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007f8a:	4b13      	ldr	r3, [pc, #76]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f96:	d106      	bne.n	8007fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8007f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f9e:	d102      	bne.n	8007fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fa4:	e010      	b.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fb2:	d106      	bne.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8007fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fba:	d102      	bne.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007fbc:	4b09      	ldr	r3, [pc, #36]	@ (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fc0:	e002      	b.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007fc6:	e388      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007fc8:	e387      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007fca:	4b07      	ldr	r3, [pc, #28]	@ (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fce:	e384      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fd4:	e381      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007fd6:	bf00      	nop
 8007fd8:	58024400 	.word	0x58024400
 8007fdc:	03d09000 	.word	0x03d09000
 8007fe0:	003d0900 	.word	0x003d0900
 8007fe4:	017d7840 	.word	0x017d7840
 8007fe8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007fec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ff0:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007ff4:	430b      	orrs	r3, r1
 8007ff6:	f040 809c 	bne.w	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007ffa:	4b9e      	ldr	r3, [pc, #632]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ffe:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008002:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008006:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800800a:	d054      	beq.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800800c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008012:	f200 808b 	bhi.w	800812c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008018:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800801c:	f000 8083 	beq.w	8008126 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8008020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008022:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008026:	f200 8081 	bhi.w	800812c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800802a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008030:	d02f      	beq.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008034:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008038:	d878      	bhi.n	800812c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800803a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800803c:	2b00      	cmp	r3, #0
 800803e:	d004      	beq.n	800804a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8008040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008042:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008046:	d012      	beq.n	800806e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8008048:	e070      	b.n	800812c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800804a:	4b8a      	ldr	r3, [pc, #552]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008052:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008056:	d107      	bne.n	8008068 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008058:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800805c:	4618      	mov	r0, r3
 800805e:	f000 fe07 	bl	8008c70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008066:	e338      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008068:	2300      	movs	r3, #0
 800806a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800806c:	e335      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800806e:	4b81      	ldr	r3, [pc, #516]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008076:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800807a:	d107      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800807c:	f107 0318 	add.w	r3, r7, #24
 8008080:	4618      	mov	r0, r3
 8008082:	f000 fb4d 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800808a:	e326      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800808c:	2300      	movs	r3, #0
 800808e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008090:	e323      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008092:	4b78      	ldr	r3, [pc, #480]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800809a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800809e:	d107      	bne.n	80080b0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080a0:	f107 030c 	add.w	r3, r7, #12
 80080a4:	4618      	mov	r0, r3
 80080a6:	f000 fc8f 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080ae:	e314      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80080b0:	2300      	movs	r3, #0
 80080b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080b4:	e311      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80080b6:	4b6f      	ldr	r3, [pc, #444]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80080be:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80080c0:	4b6c      	ldr	r3, [pc, #432]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f003 0304 	and.w	r3, r3, #4
 80080c8:	2b04      	cmp	r3, #4
 80080ca:	d10c      	bne.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80080cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d109      	bne.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80080d2:	4b68      	ldr	r3, [pc, #416]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	08db      	lsrs	r3, r3, #3
 80080d8:	f003 0303 	and.w	r3, r3, #3
 80080dc:	4a66      	ldr	r2, [pc, #408]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80080de:	fa22 f303 	lsr.w	r3, r2, r3
 80080e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080e4:	e01e      	b.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80080e6:	4b63      	ldr	r3, [pc, #396]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080f2:	d106      	bne.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80080f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080fa:	d102      	bne.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80080fc:	4b5f      	ldr	r3, [pc, #380]	@ (800827c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80080fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008100:	e010      	b.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008102:	4b5c      	ldr	r3, [pc, #368]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800810a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800810e:	d106      	bne.n	800811e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8008110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008112:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008116:	d102      	bne.n	800811e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008118:	4b59      	ldr	r3, [pc, #356]	@ (8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800811a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800811c:	e002      	b.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800811e:	2300      	movs	r3, #0
 8008120:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008122:	e2da      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008124:	e2d9      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008126:	4b57      	ldr	r3, [pc, #348]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008128:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800812a:	e2d6      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800812c:	2300      	movs	r3, #0
 800812e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008130:	e2d3      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008132:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008136:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800813a:	430b      	orrs	r3, r1
 800813c:	f040 80a7 	bne.w	800828e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008140:	4b4c      	ldr	r3, [pc, #304]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008144:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008148:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800814a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800814c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008150:	d055      	beq.n	80081fe <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8008152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008154:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008158:	f200 8096 	bhi.w	8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800815c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800815e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008162:	f000 8084 	beq.w	800826e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8008166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008168:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800816c:	f200 808c 	bhi.w	8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008172:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008176:	d030      	beq.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800817a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800817e:	f200 8083 	bhi.w	8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008184:	2b00      	cmp	r3, #0
 8008186:	d004      	beq.n	8008192 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8008188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800818a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800818e:	d012      	beq.n	80081b6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8008190:	e07a      	b.n	8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008192:	4b38      	ldr	r3, [pc, #224]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800819a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800819e:	d107      	bne.n	80081b0 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80081a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081a4:	4618      	mov	r0, r3
 80081a6:	f000 fd63 	bl	8008c70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80081aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081ae:	e294      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80081b0:	2300      	movs	r3, #0
 80081b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081b4:	e291      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80081b6:	4b2f      	ldr	r3, [pc, #188]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081c2:	d107      	bne.n	80081d4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081c4:	f107 0318 	add.w	r3, r7, #24
 80081c8:	4618      	mov	r0, r3
 80081ca:	f000 faa9 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081d2:	e282      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80081d4:	2300      	movs	r3, #0
 80081d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081d8:	e27f      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80081da:	4b26      	ldr	r3, [pc, #152]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081e6:	d107      	bne.n	80081f8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081e8:	f107 030c 	add.w	r3, r7, #12
 80081ec:	4618      	mov	r0, r3
 80081ee:	f000 fbeb 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081f6:	e270      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80081f8:	2300      	movs	r3, #0
 80081fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081fc:	e26d      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80081fe:	4b1d      	ldr	r3, [pc, #116]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008202:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008206:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008208:	4b1a      	ldr	r3, [pc, #104]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f003 0304 	and.w	r3, r3, #4
 8008210:	2b04      	cmp	r3, #4
 8008212:	d10c      	bne.n	800822e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8008214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008216:	2b00      	cmp	r3, #0
 8008218:	d109      	bne.n	800822e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800821a:	4b16      	ldr	r3, [pc, #88]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	08db      	lsrs	r3, r3, #3
 8008220:	f003 0303 	and.w	r3, r3, #3
 8008224:	4a14      	ldr	r2, [pc, #80]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008226:	fa22 f303 	lsr.w	r3, r2, r3
 800822a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800822c:	e01e      	b.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800822e:	4b11      	ldr	r3, [pc, #68]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008236:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800823a:	d106      	bne.n	800824a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800823c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800823e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008242:	d102      	bne.n	800824a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008244:	4b0d      	ldr	r3, [pc, #52]	@ (800827c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008246:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008248:	e010      	b.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800824a:	4b0a      	ldr	r3, [pc, #40]	@ (8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008252:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008256:	d106      	bne.n	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8008258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800825a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800825e:	d102      	bne.n	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008260:	4b07      	ldr	r3, [pc, #28]	@ (8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008262:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008264:	e002      	b.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008266:	2300      	movs	r3, #0
 8008268:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800826a:	e236      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800826c:	e235      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800826e:	4b05      	ldr	r3, [pc, #20]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008270:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008272:	e232      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008274:	58024400 	.word	0x58024400
 8008278:	03d09000 	.word	0x03d09000
 800827c:	003d0900 	.word	0x003d0900
 8008280:	017d7840 	.word	0x017d7840
 8008284:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8008288:	2300      	movs	r3, #0
 800828a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800828c:	e225      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800828e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008292:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008296:	430b      	orrs	r3, r1
 8008298:	f040 8085 	bne.w	80083a6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800829c:	4b9c      	ldr	r3, [pc, #624]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800829e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082a0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80082a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80082a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80082ac:	d06b      	beq.n	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80082ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80082b4:	d874      	bhi.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80082b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082bc:	d056      	beq.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 80082be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082c0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082c4:	d86c      	bhi.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80082c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80082cc:	d03b      	beq.n	8008346 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80082ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80082d4:	d864      	bhi.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80082d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082dc:	d021      	beq.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80082de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082e4:	d85c      	bhi.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80082e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d004      	beq.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 80082ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082f2:	d004      	beq.n	80082fe <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 80082f4:	e054      	b.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80082f6:	f7fe fb5f 	bl	80069b8 <HAL_RCC_GetPCLK1Freq>
 80082fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80082fc:	e1ed      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80082fe:	4b84      	ldr	r3, [pc, #528]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008306:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800830a:	d107      	bne.n	800831c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800830c:	f107 0318 	add.w	r3, r7, #24
 8008310:	4618      	mov	r0, r3
 8008312:	f000 fa05 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800831a:	e1de      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800831c:	2300      	movs	r3, #0
 800831e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008320:	e1db      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008322:	4b7b      	ldr	r3, [pc, #492]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800832a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800832e:	d107      	bne.n	8008340 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008330:	f107 030c 	add.w	r3, r7, #12
 8008334:	4618      	mov	r0, r3
 8008336:	f000 fb47 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800833e:	e1cc      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008340:	2300      	movs	r3, #0
 8008342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008344:	e1c9      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008346:	4b72      	ldr	r3, [pc, #456]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f003 0304 	and.w	r3, r3, #4
 800834e:	2b04      	cmp	r3, #4
 8008350:	d109      	bne.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008352:	4b6f      	ldr	r3, [pc, #444]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	08db      	lsrs	r3, r3, #3
 8008358:	f003 0303 	and.w	r3, r3, #3
 800835c:	4a6d      	ldr	r2, [pc, #436]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800835e:	fa22 f303 	lsr.w	r3, r2, r3
 8008362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008364:	e1b9      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008366:	2300      	movs	r3, #0
 8008368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800836a:	e1b6      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800836c:	4b68      	ldr	r3, [pc, #416]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008374:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008378:	d102      	bne.n	8008380 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800837a:	4b67      	ldr	r3, [pc, #412]	@ (8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800837c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800837e:	e1ac      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008380:	2300      	movs	r3, #0
 8008382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008384:	e1a9      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008386:	4b62      	ldr	r3, [pc, #392]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800838e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008392:	d102      	bne.n	800839a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8008394:	4b61      	ldr	r3, [pc, #388]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008398:	e19f      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800839a:	2300      	movs	r3, #0
 800839c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800839e:	e19c      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80083a0:	2300      	movs	r3, #0
 80083a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083a4:	e199      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80083a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083aa:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80083ae:	430b      	orrs	r3, r1
 80083b0:	d173      	bne.n	800849a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80083b2:	4b57      	ldr	r3, [pc, #348]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80083b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80083ba:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80083bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083c2:	d02f      	beq.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 80083c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083ca:	d863      	bhi.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80083cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d004      	beq.n	80083dc <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 80083d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083d8:	d012      	beq.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 80083da:	e05b      	b.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80083dc:	4b4c      	ldr	r3, [pc, #304]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083e8:	d107      	bne.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083ea:	f107 0318 	add.w	r3, r7, #24
 80083ee:	4618      	mov	r0, r3
 80083f0:	f000 f996 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80083f4:	69bb      	ldr	r3, [r7, #24]
 80083f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083f8:	e16f      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80083fa:	2300      	movs	r3, #0
 80083fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083fe:	e16c      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008400:	4b43      	ldr	r3, [pc, #268]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008408:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800840c:	d107      	bne.n	800841e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800840e:	f107 030c 	add.w	r3, r7, #12
 8008412:	4618      	mov	r0, r3
 8008414:	f000 fad8 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800841c:	e15d      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800841e:	2300      	movs	r3, #0
 8008420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008422:	e15a      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008424:	4b3a      	ldr	r3, [pc, #232]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008428:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800842c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800842e:	4b38      	ldr	r3, [pc, #224]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f003 0304 	and.w	r3, r3, #4
 8008436:	2b04      	cmp	r3, #4
 8008438:	d10c      	bne.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800843a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800843c:	2b00      	cmp	r3, #0
 800843e:	d109      	bne.n	8008454 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008440:	4b33      	ldr	r3, [pc, #204]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	08db      	lsrs	r3, r3, #3
 8008446:	f003 0303 	and.w	r3, r3, #3
 800844a:	4a32      	ldr	r2, [pc, #200]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800844c:	fa22 f303 	lsr.w	r3, r2, r3
 8008450:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008452:	e01e      	b.n	8008492 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008454:	4b2e      	ldr	r3, [pc, #184]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800845c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008460:	d106      	bne.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008468:	d102      	bne.n	8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800846a:	4b2b      	ldr	r3, [pc, #172]	@ (8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800846c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800846e:	e010      	b.n	8008492 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008470:	4b27      	ldr	r3, [pc, #156]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008478:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800847c:	d106      	bne.n	800848c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800847e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008480:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008484:	d102      	bne.n	800848c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008486:	4b25      	ldr	r3, [pc, #148]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008488:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800848a:	e002      	b.n	8008492 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800848c:	2300      	movs	r3, #0
 800848e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008490:	e123      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008492:	e122      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008494:	2300      	movs	r3, #0
 8008496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008498:	e11f      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800849a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800849e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80084a2:	430b      	orrs	r3, r1
 80084a4:	d13c      	bne.n	8008520 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80084a6:	4b1a      	ldr	r3, [pc, #104]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80084a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084ae:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80084b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d004      	beq.n	80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80084b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084bc:	d012      	beq.n	80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 80084be:	e023      	b.n	8008508 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80084c0:	4b13      	ldr	r3, [pc, #76]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084cc:	d107      	bne.n	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084d2:	4618      	mov	r0, r3
 80084d4:	f000 fbcc 	bl	8008c70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084dc:	e0fd      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084de:	2300      	movs	r3, #0
 80084e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084e2:	e0fa      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084e4:	4b0a      	ldr	r3, [pc, #40]	@ (8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084f0:	d107      	bne.n	8008502 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084f2:	f107 0318 	add.w	r3, r7, #24
 80084f6:	4618      	mov	r0, r3
 80084f8:	f000 f912 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80084fc:	6a3b      	ldr	r3, [r7, #32]
 80084fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008500:	e0eb      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008502:	2300      	movs	r3, #0
 8008504:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008506:	e0e8      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008508:	2300      	movs	r3, #0
 800850a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800850c:	e0e5      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800850e:	bf00      	nop
 8008510:	58024400 	.word	0x58024400
 8008514:	03d09000 	.word	0x03d09000
 8008518:	003d0900 	.word	0x003d0900
 800851c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008520:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008524:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008528:	430b      	orrs	r3, r1
 800852a:	f040 8085 	bne.w	8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800852e:	4b6d      	ldr	r3, [pc, #436]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008532:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008536:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800853a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800853e:	d06b      	beq.n	8008618 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008542:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008546:	d874      	bhi.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800854a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800854e:	d056      	beq.n	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008552:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008556:	d86c      	bhi.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800855a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800855e:	d03b      	beq.n	80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008562:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008566:	d864      	bhi.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800856a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800856e:	d021      	beq.n	80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008572:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008576:	d85c      	bhi.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800857a:	2b00      	cmp	r3, #0
 800857c:	d004      	beq.n	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800857e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008580:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008584:	d004      	beq.n	8008590 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008586:	e054      	b.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008588:	f000 f8b4 	bl	80086f4 <HAL_RCCEx_GetD3PCLK1Freq>
 800858c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800858e:	e0a4      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008590:	4b54      	ldr	r3, [pc, #336]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008598:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800859c:	d107      	bne.n	80085ae <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800859e:	f107 0318 	add.w	r3, r7, #24
 80085a2:	4618      	mov	r0, r3
 80085a4:	f000 f8bc 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80085a8:	69fb      	ldr	r3, [r7, #28]
 80085aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085ac:	e095      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085ae:	2300      	movs	r3, #0
 80085b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085b2:	e092      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80085b4:	4b4b      	ldr	r3, [pc, #300]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80085bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085c0:	d107      	bne.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085c2:	f107 030c 	add.w	r3, r7, #12
 80085c6:	4618      	mov	r0, r3
 80085c8:	f000 f9fe 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085d0:	e083      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085d2:	2300      	movs	r3, #0
 80085d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085d6:	e080      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085d8:	4b42      	ldr	r3, [pc, #264]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f003 0304 	and.w	r3, r3, #4
 80085e0:	2b04      	cmp	r3, #4
 80085e2:	d109      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085e4:	4b3f      	ldr	r3, [pc, #252]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	08db      	lsrs	r3, r3, #3
 80085ea:	f003 0303 	and.w	r3, r3, #3
 80085ee:	4a3e      	ldr	r2, [pc, #248]	@ (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 80085f0:	fa22 f303 	lsr.w	r3, r2, r3
 80085f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085f6:	e070      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085f8:	2300      	movs	r3, #0
 80085fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085fc:	e06d      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80085fe:	4b39      	ldr	r3, [pc, #228]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008606:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800860a:	d102      	bne.n	8008612 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800860c:	4b37      	ldr	r3, [pc, #220]	@ (80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800860e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008610:	e063      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008612:	2300      	movs	r3, #0
 8008614:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008616:	e060      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008618:	4b32      	ldr	r3, [pc, #200]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008620:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008624:	d102      	bne.n	800862c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008626:	4b32      	ldr	r3, [pc, #200]	@ (80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800862a:	e056      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800862c:	2300      	movs	r3, #0
 800862e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008630:	e053      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008632:	2300      	movs	r3, #0
 8008634:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008636:	e050      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008638:	e9d7 2300 	ldrd	r2, r3, [r7]
 800863c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008640:	430b      	orrs	r3, r1
 8008642:	d148      	bne.n	80086d6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008644:	4b27      	ldr	r3, [pc, #156]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008648:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800864c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800864e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008650:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008654:	d02a      	beq.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008658:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800865c:	d838      	bhi.n	80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800865e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008660:	2b00      	cmp	r3, #0
 8008662:	d004      	beq.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008666:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800866a:	d00d      	beq.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800866c:	e030      	b.n	80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800866e:	4b1d      	ldr	r3, [pc, #116]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008676:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800867a:	d102      	bne.n	8008682 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800867c:	4b1c      	ldr	r3, [pc, #112]	@ (80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800867e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008680:	e02b      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008682:	2300      	movs	r3, #0
 8008684:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008686:	e028      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008688:	4b16      	ldr	r3, [pc, #88]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008690:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008694:	d107      	bne.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008696:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800869a:	4618      	mov	r0, r3
 800869c:	f000 fae8 	bl	8008c70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086a4:	e019      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086a6:	2300      	movs	r3, #0
 80086a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086aa:	e016      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086ac:	4b0d      	ldr	r3, [pc, #52]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086b8:	d107      	bne.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086ba:	f107 0318 	add.w	r3, r7, #24
 80086be:	4618      	mov	r0, r3
 80086c0:	f000 f82e 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086c8:	e007      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086ca:	2300      	movs	r3, #0
 80086cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086ce:	e004      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80086d0:	2300      	movs	r3, #0
 80086d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086d4:	e001      	b.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 80086d6:	2300      	movs	r3, #0
 80086d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80086da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3740      	adds	r7, #64	@ 0x40
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}
 80086e4:	58024400 	.word	0x58024400
 80086e8:	03d09000 	.word	0x03d09000
 80086ec:	003d0900 	.word	0x003d0900
 80086f0:	017d7840 	.word	0x017d7840

080086f4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80086f8:	f7fe f92e 	bl	8006958 <HAL_RCC_GetHCLKFreq>
 80086fc:	4602      	mov	r2, r0
 80086fe:	4b06      	ldr	r3, [pc, #24]	@ (8008718 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008700:	6a1b      	ldr	r3, [r3, #32]
 8008702:	091b      	lsrs	r3, r3, #4
 8008704:	f003 0307 	and.w	r3, r3, #7
 8008708:	4904      	ldr	r1, [pc, #16]	@ (800871c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800870a:	5ccb      	ldrb	r3, [r1, r3]
 800870c:	f003 031f 	and.w	r3, r3, #31
 8008710:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008714:	4618      	mov	r0, r3
 8008716:	bd80      	pop	{r7, pc}
 8008718:	58024400 	.word	0x58024400
 800871c:	08011e94 	.word	0x08011e94

08008720 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008720:	b480      	push	{r7}
 8008722:	b089      	sub	sp, #36	@ 0x24
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008728:	4ba1      	ldr	r3, [pc, #644]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800872a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800872c:	f003 0303 	and.w	r3, r3, #3
 8008730:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008732:	4b9f      	ldr	r3, [pc, #636]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008736:	0b1b      	lsrs	r3, r3, #12
 8008738:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800873c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800873e:	4b9c      	ldr	r3, [pc, #624]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008742:	091b      	lsrs	r3, r3, #4
 8008744:	f003 0301 	and.w	r3, r3, #1
 8008748:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800874a:	4b99      	ldr	r3, [pc, #612]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800874c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800874e:	08db      	lsrs	r3, r3, #3
 8008750:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008754:	693a      	ldr	r2, [r7, #16]
 8008756:	fb02 f303 	mul.w	r3, r2, r3
 800875a:	ee07 3a90 	vmov	s15, r3
 800875e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008762:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	2b00      	cmp	r3, #0
 800876a:	f000 8111 	beq.w	8008990 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800876e:	69bb      	ldr	r3, [r7, #24]
 8008770:	2b02      	cmp	r3, #2
 8008772:	f000 8083 	beq.w	800887c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008776:	69bb      	ldr	r3, [r7, #24]
 8008778:	2b02      	cmp	r3, #2
 800877a:	f200 80a1 	bhi.w	80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800877e:	69bb      	ldr	r3, [r7, #24]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d003      	beq.n	800878c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008784:	69bb      	ldr	r3, [r7, #24]
 8008786:	2b01      	cmp	r3, #1
 8008788:	d056      	beq.n	8008838 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800878a:	e099      	b.n	80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800878c:	4b88      	ldr	r3, [pc, #544]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f003 0320 	and.w	r3, r3, #32
 8008794:	2b00      	cmp	r3, #0
 8008796:	d02d      	beq.n	80087f4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008798:	4b85      	ldr	r3, [pc, #532]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	08db      	lsrs	r3, r3, #3
 800879e:	f003 0303 	and.w	r3, r3, #3
 80087a2:	4a84      	ldr	r2, [pc, #528]	@ (80089b4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80087a4:	fa22 f303 	lsr.w	r3, r2, r3
 80087a8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	ee07 3a90 	vmov	s15, r3
 80087b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	ee07 3a90 	vmov	s15, r3
 80087ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087c2:	4b7b      	ldr	r3, [pc, #492]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ca:	ee07 3a90 	vmov	s15, r3
 80087ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80087d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80089b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80087f2:	e087      	b.n	8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	ee07 3a90 	vmov	s15, r3
 80087fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80089bc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008802:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008806:	4b6a      	ldr	r3, [pc, #424]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800880a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800880e:	ee07 3a90 	vmov	s15, r3
 8008812:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008816:	ed97 6a03 	vldr	s12, [r7, #12]
 800881a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80089b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800881e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008822:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008826:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800882a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800882e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008832:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008836:	e065      	b.n	8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	ee07 3a90 	vmov	s15, r3
 800883e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008842:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80089c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800884a:	4b59      	ldr	r3, [pc, #356]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800884c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800884e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008852:	ee07 3a90 	vmov	s15, r3
 8008856:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800885a:	ed97 6a03 	vldr	s12, [r7, #12]
 800885e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80089b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008862:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008866:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800886a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800886e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008876:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800887a:	e043      	b.n	8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	ee07 3a90 	vmov	s15, r3
 8008882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008886:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80089c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800888a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800888e:	4b48      	ldr	r3, [pc, #288]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008892:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008896:	ee07 3a90 	vmov	s15, r3
 800889a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800889e:	ed97 6a03 	vldr	s12, [r7, #12]
 80088a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80089b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80088a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80088be:	e021      	b.n	8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	ee07 3a90 	vmov	s15, r3
 80088c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80089c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80088ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088d2:	4b37      	ldr	r3, [pc, #220]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088da:	ee07 3a90 	vmov	s15, r3
 80088de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80088e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80089b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80088ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008902:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008904:	4b2a      	ldr	r3, [pc, #168]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008908:	0a5b      	lsrs	r3, r3, #9
 800890a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800890e:	ee07 3a90 	vmov	s15, r3
 8008912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008916:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800891a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800891e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008922:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800892a:	ee17 2a90 	vmov	r2, s15
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008932:	4b1f      	ldr	r3, [pc, #124]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008936:	0c1b      	lsrs	r3, r3, #16
 8008938:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800893c:	ee07 3a90 	vmov	s15, r3
 8008940:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008944:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008948:	ee37 7a87 	vadd.f32	s14, s15, s14
 800894c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008950:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008954:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008958:	ee17 2a90 	vmov	r2, s15
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008960:	4b13      	ldr	r3, [pc, #76]	@ (80089b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008964:	0e1b      	lsrs	r3, r3, #24
 8008966:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800896a:	ee07 3a90 	vmov	s15, r3
 800896e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008972:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008976:	ee37 7a87 	vadd.f32	s14, s15, s14
 800897a:	edd7 6a07 	vldr	s13, [r7, #28]
 800897e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008982:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008986:	ee17 2a90 	vmov	r2, s15
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800898e:	e008      	b.n	80089a2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2200      	movs	r2, #0
 8008994:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2200      	movs	r2, #0
 800899a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2200      	movs	r2, #0
 80089a0:	609a      	str	r2, [r3, #8]
}
 80089a2:	bf00      	nop
 80089a4:	3724      	adds	r7, #36	@ 0x24
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	58024400 	.word	0x58024400
 80089b4:	03d09000 	.word	0x03d09000
 80089b8:	46000000 	.word	0x46000000
 80089bc:	4c742400 	.word	0x4c742400
 80089c0:	4a742400 	.word	0x4a742400
 80089c4:	4bbebc20 	.word	0x4bbebc20

080089c8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b089      	sub	sp, #36	@ 0x24
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80089d0:	4ba1      	ldr	r3, [pc, #644]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089d4:	f003 0303 	and.w	r3, r3, #3
 80089d8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80089da:	4b9f      	ldr	r3, [pc, #636]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089de:	0d1b      	lsrs	r3, r3, #20
 80089e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80089e4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80089e6:	4b9c      	ldr	r3, [pc, #624]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ea:	0a1b      	lsrs	r3, r3, #8
 80089ec:	f003 0301 	and.w	r3, r3, #1
 80089f0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80089f2:	4b99      	ldr	r3, [pc, #612]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089f6:	08db      	lsrs	r3, r3, #3
 80089f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80089fc:	693a      	ldr	r2, [r7, #16]
 80089fe:	fb02 f303 	mul.w	r3, r2, r3
 8008a02:	ee07 3a90 	vmov	s15, r3
 8008a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a0a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	f000 8111 	beq.w	8008c38 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008a16:	69bb      	ldr	r3, [r7, #24]
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	f000 8083 	beq.w	8008b24 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008a1e:	69bb      	ldr	r3, [r7, #24]
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	f200 80a1 	bhi.w	8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008a26:	69bb      	ldr	r3, [r7, #24]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d003      	beq.n	8008a34 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	2b01      	cmp	r3, #1
 8008a30:	d056      	beq.n	8008ae0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008a32:	e099      	b.n	8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a34:	4b88      	ldr	r3, [pc, #544]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 0320 	and.w	r3, r3, #32
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d02d      	beq.n	8008a9c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a40:	4b85      	ldr	r3, [pc, #532]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	08db      	lsrs	r3, r3, #3
 8008a46:	f003 0303 	and.w	r3, r3, #3
 8008a4a:	4a84      	ldr	r2, [pc, #528]	@ (8008c5c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a50:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	ee07 3a90 	vmov	s15, r3
 8008a58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	ee07 3a90 	vmov	s15, r3
 8008a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a6a:	4b7b      	ldr	r3, [pc, #492]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a72:	ee07 3a90 	vmov	s15, r3
 8008a76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a7e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008c60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a96:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008a9a:	e087      	b.n	8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	ee07 3a90 	vmov	s15, r3
 8008aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aa6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008c64 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008aaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008aae:	4b6a      	ldr	r3, [pc, #424]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ab6:	ee07 3a90 	vmov	s15, r3
 8008aba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008abe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ac2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008c60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ac6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ace:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ad2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ad6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ada:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ade:	e065      	b.n	8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	ee07 3a90 	vmov	s15, r3
 8008ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008c68 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008aee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008af2:	4b59      	ldr	r3, [pc, #356]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008afa:	ee07 3a90 	vmov	s15, r3
 8008afe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b02:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b06:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008c60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008b0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b22:	e043      	b.n	8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	ee07 3a90 	vmov	s15, r3
 8008b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b2e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008c6c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008b32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b36:	4b48      	ldr	r3, [pc, #288]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b3e:	ee07 3a90 	vmov	s15, r3
 8008b42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b46:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b4a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008c60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008b4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b66:	e021      	b.n	8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	ee07 3a90 	vmov	s15, r3
 8008b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b72:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008c68 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008b76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b7a:	4b37      	ldr	r3, [pc, #220]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b82:	ee07 3a90 	vmov	s15, r3
 8008b86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b8e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008c60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008b92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ba6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008baa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008bac:	4b2a      	ldr	r3, [pc, #168]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bb0:	0a5b      	lsrs	r3, r3, #9
 8008bb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bb6:	ee07 3a90 	vmov	s15, r3
 8008bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008bc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008bc6:	edd7 6a07 	vldr	s13, [r7, #28]
 8008bca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008bd2:	ee17 2a90 	vmov	r2, s15
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008bda:	4b1f      	ldr	r3, [pc, #124]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bde:	0c1b      	lsrs	r3, r3, #16
 8008be0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008be4:	ee07 3a90 	vmov	s15, r3
 8008be8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008bf0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008bf4:	edd7 6a07 	vldr	s13, [r7, #28]
 8008bf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c00:	ee17 2a90 	vmov	r2, s15
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008c08:	4b13      	ldr	r3, [pc, #76]	@ (8008c58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c0c:	0e1b      	lsrs	r3, r3, #24
 8008c0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c12:	ee07 3a90 	vmov	s15, r3
 8008c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008c1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008c22:	edd7 6a07 	vldr	s13, [r7, #28]
 8008c26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008c2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c2e:	ee17 2a90 	vmov	r2, s15
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008c36:	e008      	b.n	8008c4a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	609a      	str	r2, [r3, #8]
}
 8008c4a:	bf00      	nop
 8008c4c:	3724      	adds	r7, #36	@ 0x24
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c54:	4770      	bx	lr
 8008c56:	bf00      	nop
 8008c58:	58024400 	.word	0x58024400
 8008c5c:	03d09000 	.word	0x03d09000
 8008c60:	46000000 	.word	0x46000000
 8008c64:	4c742400 	.word	0x4c742400
 8008c68:	4a742400 	.word	0x4a742400
 8008c6c:	4bbebc20 	.word	0x4bbebc20

08008c70 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b089      	sub	sp, #36	@ 0x24
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c78:	4ba0      	ldr	r3, [pc, #640]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c7c:	f003 0303 	and.w	r3, r3, #3
 8008c80:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008c82:	4b9e      	ldr	r3, [pc, #632]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c86:	091b      	lsrs	r3, r3, #4
 8008c88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c8c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008c8e:	4b9b      	ldr	r3, [pc, #620]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c92:	f003 0301 	and.w	r3, r3, #1
 8008c96:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008c98:	4b98      	ldr	r3, [pc, #608]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c9c:	08db      	lsrs	r3, r3, #3
 8008c9e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ca2:	693a      	ldr	r2, [r7, #16]
 8008ca4:	fb02 f303 	mul.w	r3, r2, r3
 8008ca8:	ee07 3a90 	vmov	s15, r3
 8008cac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cb0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	f000 8111 	beq.w	8008ede <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008cbc:	69bb      	ldr	r3, [r7, #24]
 8008cbe:	2b02      	cmp	r3, #2
 8008cc0:	f000 8083 	beq.w	8008dca <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008cc4:	69bb      	ldr	r3, [r7, #24]
 8008cc6:	2b02      	cmp	r3, #2
 8008cc8:	f200 80a1 	bhi.w	8008e0e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008ccc:	69bb      	ldr	r3, [r7, #24]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d003      	beq.n	8008cda <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008cd2:	69bb      	ldr	r3, [r7, #24]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d056      	beq.n	8008d86 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008cd8:	e099      	b.n	8008e0e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008cda:	4b88      	ldr	r3, [pc, #544]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 0320 	and.w	r3, r3, #32
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d02d      	beq.n	8008d42 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ce6:	4b85      	ldr	r3, [pc, #532]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	08db      	lsrs	r3, r3, #3
 8008cec:	f003 0303 	and.w	r3, r3, #3
 8008cf0:	4a83      	ldr	r2, [pc, #524]	@ (8008f00 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8008cf6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	ee07 3a90 	vmov	s15, r3
 8008cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	ee07 3a90 	vmov	s15, r3
 8008d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d10:	4b7a      	ldr	r3, [pc, #488]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d18:	ee07 3a90 	vmov	s15, r3
 8008d1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d20:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d24:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008f04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d3c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008d40:	e087      	b.n	8008e52 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	ee07 3a90 	vmov	s15, r3
 8008d48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d4c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8008f08 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008d50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d54:	4b69      	ldr	r3, [pc, #420]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d5c:	ee07 3a90 	vmov	s15, r3
 8008d60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d64:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d68:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008f04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d80:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d84:	e065      	b.n	8008e52 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	ee07 3a90 	vmov	s15, r3
 8008d8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d90:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008f0c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008d94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d98:	4b58      	ldr	r3, [pc, #352]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008da0:	ee07 3a90 	vmov	s15, r3
 8008da4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008da8:	ed97 6a03 	vldr	s12, [r7, #12]
 8008dac:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008f04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008db0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008db4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008db8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008dbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008dc8:	e043      	b.n	8008e52 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	ee07 3a90 	vmov	s15, r3
 8008dd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dd4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008dd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ddc:	4b47      	ldr	r3, [pc, #284]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008de4:	ee07 3a90 	vmov	s15, r3
 8008de8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dec:	ed97 6a03 	vldr	s12, [r7, #12]
 8008df0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008f04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008df4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008df8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dfc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e0c:	e021      	b.n	8008e52 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	ee07 3a90 	vmov	s15, r3
 8008e14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e18:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008f08 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008e1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e20:	4b36      	ldr	r3, [pc, #216]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e28:	ee07 3a90 	vmov	s15, r3
 8008e2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e30:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e34:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008f04 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008e38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e4c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e50:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008e52:	4b2a      	ldr	r3, [pc, #168]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e56:	0a5b      	lsrs	r3, r3, #9
 8008e58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e5c:	ee07 3a90 	vmov	s15, r3
 8008e60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e68:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e78:	ee17 2a90 	vmov	r2, s15
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008e80:	4b1e      	ldr	r3, [pc, #120]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e84:	0c1b      	lsrs	r3, r3, #16
 8008e86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e8a:	ee07 3a90 	vmov	s15, r3
 8008e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ea2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ea6:	ee17 2a90 	vmov	r2, s15
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008eae:	4b13      	ldr	r3, [pc, #76]	@ (8008efc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eb2:	0e1b      	lsrs	r3, r3, #24
 8008eb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008eb8:	ee07 3a90 	vmov	s15, r3
 8008ebc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ec0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ec4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ec8:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ecc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ed0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ed4:	ee17 2a90 	vmov	r2, s15
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008edc:	e008      	b.n	8008ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	609a      	str	r2, [r3, #8]
}
 8008ef0:	bf00      	nop
 8008ef2:	3724      	adds	r7, #36	@ 0x24
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr
 8008efc:	58024400 	.word	0x58024400
 8008f00:	03d09000 	.word	0x03d09000
 8008f04:	46000000 	.word	0x46000000
 8008f08:	4c742400 	.word	0x4c742400
 8008f0c:	4a742400 	.word	0x4a742400
 8008f10:	4bbebc20 	.word	0x4bbebc20

08008f14 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b084      	sub	sp, #16
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008f22:	4b53      	ldr	r3, [pc, #332]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f26:	f003 0303 	and.w	r3, r3, #3
 8008f2a:	2b03      	cmp	r3, #3
 8008f2c:	d101      	bne.n	8008f32 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e099      	b.n	8009066 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008f32:	4b4f      	ldr	r3, [pc, #316]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a4e      	ldr	r2, [pc, #312]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008f38:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f3e:	f7f9 fd4b 	bl	80029d8 <HAL_GetTick>
 8008f42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f44:	e008      	b.n	8008f58 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f46:	f7f9 fd47 	bl	80029d8 <HAL_GetTick>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	1ad3      	subs	r3, r2, r3
 8008f50:	2b02      	cmp	r3, #2
 8008f52:	d901      	bls.n	8008f58 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008f54:	2303      	movs	r3, #3
 8008f56:	e086      	b.n	8009066 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008f58:	4b45      	ldr	r3, [pc, #276]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d1f0      	bne.n	8008f46 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008f64:	4b42      	ldr	r3, [pc, #264]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f68:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	031b      	lsls	r3, r3, #12
 8008f72:	493f      	ldr	r1, [pc, #252]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008f74:	4313      	orrs	r3, r2
 8008f76:	628b      	str	r3, [r1, #40]	@ 0x28
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	3b01      	subs	r3, #1
 8008f7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	3b01      	subs	r3, #1
 8008f88:	025b      	lsls	r3, r3, #9
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	431a      	orrs	r2, r3
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	68db      	ldr	r3, [r3, #12]
 8008f92:	3b01      	subs	r3, #1
 8008f94:	041b      	lsls	r3, r3, #16
 8008f96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008f9a:	431a      	orrs	r2, r3
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	061b      	lsls	r3, r3, #24
 8008fa4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008fa8:	4931      	ldr	r1, [pc, #196]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008faa:	4313      	orrs	r3, r2
 8008fac:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008fae:	4b30      	ldr	r3, [pc, #192]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fb2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	695b      	ldr	r3, [r3, #20]
 8008fba:	492d      	ldr	r1, [pc, #180]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fc4:	f023 0220 	bic.w	r2, r3, #32
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	699b      	ldr	r3, [r3, #24]
 8008fcc:	4928      	ldr	r1, [pc, #160]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008fd2:	4b27      	ldr	r3, [pc, #156]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fd6:	4a26      	ldr	r2, [pc, #152]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008fd8:	f023 0310 	bic.w	r3, r3, #16
 8008fdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008fde:	4b24      	ldr	r3, [pc, #144]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008fe0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008fe2:	4b24      	ldr	r3, [pc, #144]	@ (8009074 <RCCEx_PLL2_Config+0x160>)
 8008fe4:	4013      	ands	r3, r2
 8008fe6:	687a      	ldr	r2, [r7, #4]
 8008fe8:	69d2      	ldr	r2, [r2, #28]
 8008fea:	00d2      	lsls	r2, r2, #3
 8008fec:	4920      	ldr	r1, [pc, #128]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff6:	4a1e      	ldr	r2, [pc, #120]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8008ff8:	f043 0310 	orr.w	r3, r3, #16
 8008ffc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d106      	bne.n	8009012 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009004:	4b1a      	ldr	r3, [pc, #104]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8009006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009008:	4a19      	ldr	r2, [pc, #100]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 800900a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800900e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009010:	e00f      	b.n	8009032 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	2b01      	cmp	r3, #1
 8009016:	d106      	bne.n	8009026 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009018:	4b15      	ldr	r3, [pc, #84]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 800901a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800901c:	4a14      	ldr	r2, [pc, #80]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 800901e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009022:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009024:	e005      	b.n	8009032 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009026:	4b12      	ldr	r3, [pc, #72]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8009028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902a:	4a11      	ldr	r2, [pc, #68]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 800902c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009030:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009032:	4b0f      	ldr	r3, [pc, #60]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a0e      	ldr	r2, [pc, #56]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 8009038:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800903c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800903e:	f7f9 fccb 	bl	80029d8 <HAL_GetTick>
 8009042:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009044:	e008      	b.n	8009058 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009046:	f7f9 fcc7 	bl	80029d8 <HAL_GetTick>
 800904a:	4602      	mov	r2, r0
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	1ad3      	subs	r3, r2, r3
 8009050:	2b02      	cmp	r3, #2
 8009052:	d901      	bls.n	8009058 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009054:	2303      	movs	r3, #3
 8009056:	e006      	b.n	8009066 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009058:	4b05      	ldr	r3, [pc, #20]	@ (8009070 <RCCEx_PLL2_Config+0x15c>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009060:	2b00      	cmp	r3, #0
 8009062:	d0f0      	beq.n	8009046 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009064:	7bfb      	ldrb	r3, [r7, #15]
}
 8009066:	4618      	mov	r0, r3
 8009068:	3710      	adds	r7, #16
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
 800906e:	bf00      	nop
 8009070:	58024400 	.word	0x58024400
 8009074:	ffff0007 	.word	0xffff0007

08009078 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b084      	sub	sp, #16
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009082:	2300      	movs	r3, #0
 8009084:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009086:	4b53      	ldr	r3, [pc, #332]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800908a:	f003 0303 	and.w	r3, r3, #3
 800908e:	2b03      	cmp	r3, #3
 8009090:	d101      	bne.n	8009096 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e099      	b.n	80091ca <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009096:	4b4f      	ldr	r3, [pc, #316]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4a4e      	ldr	r2, [pc, #312]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 800909c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090a2:	f7f9 fc99 	bl	80029d8 <HAL_GetTick>
 80090a6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80090a8:	e008      	b.n	80090bc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80090aa:	f7f9 fc95 	bl	80029d8 <HAL_GetTick>
 80090ae:	4602      	mov	r2, r0
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	1ad3      	subs	r3, r2, r3
 80090b4:	2b02      	cmp	r3, #2
 80090b6:	d901      	bls.n	80090bc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80090b8:	2303      	movs	r3, #3
 80090ba:	e086      	b.n	80091ca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80090bc:	4b45      	ldr	r3, [pc, #276]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d1f0      	bne.n	80090aa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80090c8:	4b42      	ldr	r3, [pc, #264]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 80090ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090cc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	051b      	lsls	r3, r3, #20
 80090d6:	493f      	ldr	r1, [pc, #252]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 80090d8:	4313      	orrs	r3, r2
 80090da:	628b      	str	r3, [r1, #40]	@ 0x28
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	3b01      	subs	r3, #1
 80090e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	3b01      	subs	r3, #1
 80090ec:	025b      	lsls	r3, r3, #9
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	431a      	orrs	r2, r3
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	68db      	ldr	r3, [r3, #12]
 80090f6:	3b01      	subs	r3, #1
 80090f8:	041b      	lsls	r3, r3, #16
 80090fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80090fe:	431a      	orrs	r2, r3
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	691b      	ldr	r3, [r3, #16]
 8009104:	3b01      	subs	r3, #1
 8009106:	061b      	lsls	r3, r3, #24
 8009108:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800910c:	4931      	ldr	r1, [pc, #196]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 800910e:	4313      	orrs	r3, r2
 8009110:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009112:	4b30      	ldr	r3, [pc, #192]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009116:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	492d      	ldr	r1, [pc, #180]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009120:	4313      	orrs	r3, r2
 8009122:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009124:	4b2b      	ldr	r3, [pc, #172]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009128:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	699b      	ldr	r3, [r3, #24]
 8009130:	4928      	ldr	r1, [pc, #160]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009132:	4313      	orrs	r3, r2
 8009134:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009136:	4b27      	ldr	r3, [pc, #156]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800913a:	4a26      	ldr	r2, [pc, #152]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 800913c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009140:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009142:	4b24      	ldr	r3, [pc, #144]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009146:	4b24      	ldr	r3, [pc, #144]	@ (80091d8 <RCCEx_PLL3_Config+0x160>)
 8009148:	4013      	ands	r3, r2
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	69d2      	ldr	r2, [r2, #28]
 800914e:	00d2      	lsls	r2, r2, #3
 8009150:	4920      	ldr	r1, [pc, #128]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009152:	4313      	orrs	r3, r2
 8009154:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009156:	4b1f      	ldr	r3, [pc, #124]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800915a:	4a1e      	ldr	r2, [pc, #120]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 800915c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009160:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d106      	bne.n	8009176 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009168:	4b1a      	ldr	r3, [pc, #104]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 800916a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800916c:	4a19      	ldr	r2, [pc, #100]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 800916e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009172:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009174:	e00f      	b.n	8009196 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	2b01      	cmp	r3, #1
 800917a:	d106      	bne.n	800918a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800917c:	4b15      	ldr	r3, [pc, #84]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 800917e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009180:	4a14      	ldr	r2, [pc, #80]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009182:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009186:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009188:	e005      	b.n	8009196 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800918a:	4b12      	ldr	r3, [pc, #72]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 800918c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800918e:	4a11      	ldr	r2, [pc, #68]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009190:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009194:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009196:	4b0f      	ldr	r3, [pc, #60]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a0e      	ldr	r2, [pc, #56]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 800919c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091a2:	f7f9 fc19 	bl	80029d8 <HAL_GetTick>
 80091a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80091a8:	e008      	b.n	80091bc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80091aa:	f7f9 fc15 	bl	80029d8 <HAL_GetTick>
 80091ae:	4602      	mov	r2, r0
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d901      	bls.n	80091bc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80091b8:	2303      	movs	r3, #3
 80091ba:	e006      	b.n	80091ca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80091bc:	4b05      	ldr	r3, [pc, #20]	@ (80091d4 <RCCEx_PLL3_Config+0x15c>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d0f0      	beq.n	80091aa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80091c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3710      	adds	r7, #16
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop
 80091d4:	58024400 	.word	0x58024400
 80091d8:	ffff0007 	.word	0xffff0007

080091dc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d101      	bne.n	80091ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	e10f      	b.n	800940e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a87      	ldr	r2, [pc, #540]	@ (8009418 <HAL_SPI_Init+0x23c>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d00f      	beq.n	800921e <HAL_SPI_Init+0x42>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4a86      	ldr	r2, [pc, #536]	@ (800941c <HAL_SPI_Init+0x240>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d00a      	beq.n	800921e <HAL_SPI_Init+0x42>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4a84      	ldr	r2, [pc, #528]	@ (8009420 <HAL_SPI_Init+0x244>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d005      	beq.n	800921e <HAL_SPI_Init+0x42>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	68db      	ldr	r3, [r3, #12]
 8009216:	2b0f      	cmp	r3, #15
 8009218:	d901      	bls.n	800921e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800921a:	2301      	movs	r3, #1
 800921c:	e0f7      	b.n	800940e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 fbbc 	bl	800999c <SPI_GetPacketSize>
 8009224:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4a7b      	ldr	r2, [pc, #492]	@ (8009418 <HAL_SPI_Init+0x23c>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d00c      	beq.n	800924a <HAL_SPI_Init+0x6e>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4a79      	ldr	r2, [pc, #484]	@ (800941c <HAL_SPI_Init+0x240>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d007      	beq.n	800924a <HAL_SPI_Init+0x6e>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4a78      	ldr	r2, [pc, #480]	@ (8009420 <HAL_SPI_Init+0x244>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d002      	beq.n	800924a <HAL_SPI_Init+0x6e>
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2b08      	cmp	r3, #8
 8009248:	d811      	bhi.n	800926e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800924e:	4a72      	ldr	r2, [pc, #456]	@ (8009418 <HAL_SPI_Init+0x23c>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d009      	beq.n	8009268 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a70      	ldr	r2, [pc, #448]	@ (800941c <HAL_SPI_Init+0x240>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d004      	beq.n	8009268 <HAL_SPI_Init+0x8c>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a6f      	ldr	r2, [pc, #444]	@ (8009420 <HAL_SPI_Init+0x244>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d104      	bne.n	8009272 <HAL_SPI_Init+0x96>
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	2b10      	cmp	r3, #16
 800926c:	d901      	bls.n	8009272 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	e0cd      	b.n	800940e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009278:	b2db      	uxtb	r3, r3
 800927a:	2b00      	cmp	r3, #0
 800927c:	d106      	bne.n	800928c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f7f8 ff44 	bl	8002114 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2202      	movs	r2, #2
 8009290:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f022 0201 	bic.w	r2, r2, #1
 80092a2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80092ae:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	699b      	ldr	r3, [r3, #24]
 80092b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80092b8:	d119      	bne.n	80092ee <HAL_SPI_Init+0x112>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80092c2:	d103      	bne.n	80092cc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d008      	beq.n	80092de <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d10c      	bne.n	80092ee <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80092d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092dc:	d107      	bne.n	80092ee <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80092ec:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	685b      	ldr	r3, [r3, #4]
 80092f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00f      	beq.n	800931a <HAL_SPI_Init+0x13e>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	68db      	ldr	r3, [r3, #12]
 80092fe:	2b06      	cmp	r3, #6
 8009300:	d90b      	bls.n	800931a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	430a      	orrs	r2, r1
 8009316:	601a      	str	r2, [r3, #0]
 8009318:	e007      	b.n	800932a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	681a      	ldr	r2, [r3, #0]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009328:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	69da      	ldr	r2, [r3, #28]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009332:	431a      	orrs	r2, r3
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	431a      	orrs	r2, r3
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800933c:	ea42 0103 	orr.w	r1, r2, r3
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	68da      	ldr	r2, [r3, #12]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	430a      	orrs	r2, r1
 800934a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009354:	431a      	orrs	r2, r3
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800935a:	431a      	orrs	r2, r3
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	699b      	ldr	r3, [r3, #24]
 8009360:	431a      	orrs	r2, r3
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	691b      	ldr	r3, [r3, #16]
 8009366:	431a      	orrs	r2, r3
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	695b      	ldr	r3, [r3, #20]
 800936c:	431a      	orrs	r2, r3
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6a1b      	ldr	r3, [r3, #32]
 8009372:	431a      	orrs	r2, r3
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	431a      	orrs	r2, r3
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800937e:	431a      	orrs	r2, r3
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	689b      	ldr	r3, [r3, #8]
 8009384:	431a      	orrs	r2, r3
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800938a:	ea42 0103 	orr.w	r1, r2, r3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	430a      	orrs	r2, r1
 8009398:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d113      	bne.n	80093ca <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	689b      	ldr	r3, [r3, #8]
 80093a8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80093b4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80093c8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f022 0201 	bic.w	r2, r2, #1
 80093d8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00a      	beq.n	80093fc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	430a      	orrs	r2, r1
 80093fa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2200      	movs	r2, #0
 8009400:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2201      	movs	r2, #1
 8009408:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800940c:	2300      	movs	r3, #0
}
 800940e:	4618      	mov	r0, r3
 8009410:	3710      	adds	r7, #16
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
 8009416:	bf00      	nop
 8009418:	40013000 	.word	0x40013000
 800941c:	40003800 	.word	0x40003800
 8009420:	40003c00 	.word	0x40003c00

08009424 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b088      	sub	sp, #32
 8009428:	af02      	add	r7, sp, #8
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	603b      	str	r3, [r7, #0]
 8009430:	4613      	mov	r3, r2
 8009432:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	3320      	adds	r3, #32
 800943a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800943c:	f7f9 facc 	bl	80029d8 <HAL_GetTick>
 8009440:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009448:	b2db      	uxtb	r3, r3
 800944a:	2b01      	cmp	r3, #1
 800944c:	d001      	beq.n	8009452 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800944e:	2302      	movs	r3, #2
 8009450:	e1d1      	b.n	80097f6 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d002      	beq.n	800945e <HAL_SPI_Transmit+0x3a>
 8009458:	88fb      	ldrh	r3, [r7, #6]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d101      	bne.n	8009462 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800945e:	2301      	movs	r3, #1
 8009460:	e1c9      	b.n	80097f6 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009468:	2b01      	cmp	r3, #1
 800946a:	d101      	bne.n	8009470 <HAL_SPI_Transmit+0x4c>
 800946c:	2302      	movs	r3, #2
 800946e:	e1c2      	b.n	80097f6 <HAL_SPI_Transmit+0x3d2>
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2201      	movs	r2, #1
 8009474:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2203      	movs	r2, #3
 800947c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	2200      	movs	r2, #0
 8009484:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	88fa      	ldrh	r2, [r7, #6]
 8009492:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	88fa      	ldrh	r2, [r7, #6]
 800949a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2200      	movs	r2, #0
 80094a2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2200      	movs	r2, #0
 80094a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2200      	movs	r2, #0
 80094b8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2200      	movs	r2, #0
 80094be:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80094c8:	d108      	bne.n	80094dc <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094d8:	601a      	str	r2, [r3, #0]
 80094da:	e009      	b.n	80094f0 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	68db      	ldr	r3, [r3, #12]
 80094e2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80094ee:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685a      	ldr	r2, [r3, #4]
 80094f6:	4b96      	ldr	r3, [pc, #600]	@ (8009750 <HAL_SPI_Transmit+0x32c>)
 80094f8:	4013      	ands	r3, r2
 80094fa:	88f9      	ldrh	r1, [r7, #6]
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	6812      	ldr	r2, [r2, #0]
 8009500:	430b      	orrs	r3, r1
 8009502:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f042 0201 	orr.w	r2, r2, #1
 8009512:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800951c:	d107      	bne.n	800952e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800952c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	68db      	ldr	r3, [r3, #12]
 8009532:	2b0f      	cmp	r3, #15
 8009534:	d947      	bls.n	80095c6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009536:	e03f      	b.n	80095b8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	695b      	ldr	r3, [r3, #20]
 800953e:	f003 0302 	and.w	r3, r3, #2
 8009542:	2b02      	cmp	r3, #2
 8009544:	d114      	bne.n	8009570 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	6812      	ldr	r2, [r2, #0]
 8009550:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009556:	1d1a      	adds	r2, r3, #4
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009562:	b29b      	uxth	r3, r3
 8009564:	3b01      	subs	r3, #1
 8009566:	b29a      	uxth	r2, r3
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800956e:	e023      	b.n	80095b8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009570:	f7f9 fa32 	bl	80029d8 <HAL_GetTick>
 8009574:	4602      	mov	r2, r0
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	1ad3      	subs	r3, r2, r3
 800957a:	683a      	ldr	r2, [r7, #0]
 800957c:	429a      	cmp	r2, r3
 800957e:	d803      	bhi.n	8009588 <HAL_SPI_Transmit+0x164>
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009586:	d102      	bne.n	800958e <HAL_SPI_Transmit+0x16a>
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d114      	bne.n	80095b8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800958e:	68f8      	ldr	r0, [r7, #12]
 8009590:	f000 f936 	bl	8009800 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800959a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80095b4:	2303      	movs	r3, #3
 80095b6:	e11e      	b.n	80097f6 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80095be:	b29b      	uxth	r3, r3
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d1b9      	bne.n	8009538 <HAL_SPI_Transmit+0x114>
 80095c4:	e0f1      	b.n	80097aa <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	68db      	ldr	r3, [r3, #12]
 80095ca:	2b07      	cmp	r3, #7
 80095cc:	f240 80e6 	bls.w	800979c <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80095d0:	e05d      	b.n	800968e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	695b      	ldr	r3, [r3, #20]
 80095d8:	f003 0302 	and.w	r3, r3, #2
 80095dc:	2b02      	cmp	r3, #2
 80095de:	d132      	bne.n	8009646 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d918      	bls.n	800961e <HAL_SPI_Transmit+0x1fa>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d014      	beq.n	800961e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6812      	ldr	r2, [r2, #0]
 80095fe:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009604:	1d1a      	adds	r2, r3, #4
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009610:	b29b      	uxth	r3, r3
 8009612:	3b02      	subs	r3, #2
 8009614:	b29a      	uxth	r2, r3
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800961c:	e037      	b.n	800968e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009622:	881a      	ldrh	r2, [r3, #0]
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800962c:	1c9a      	adds	r2, r3, #2
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009638:	b29b      	uxth	r3, r3
 800963a:	3b01      	subs	r3, #1
 800963c:	b29a      	uxth	r2, r3
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009644:	e023      	b.n	800968e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009646:	f7f9 f9c7 	bl	80029d8 <HAL_GetTick>
 800964a:	4602      	mov	r2, r0
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	1ad3      	subs	r3, r2, r3
 8009650:	683a      	ldr	r2, [r7, #0]
 8009652:	429a      	cmp	r2, r3
 8009654:	d803      	bhi.n	800965e <HAL_SPI_Transmit+0x23a>
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800965c:	d102      	bne.n	8009664 <HAL_SPI_Transmit+0x240>
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d114      	bne.n	800968e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009664:	68f8      	ldr	r0, [r7, #12]
 8009666:	f000 f8cb 	bl	8009800 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009670:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2201      	movs	r2, #1
 800967e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2200      	movs	r2, #0
 8009686:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800968a:	2303      	movs	r3, #3
 800968c:	e0b3      	b.n	80097f6 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009694:	b29b      	uxth	r3, r3
 8009696:	2b00      	cmp	r3, #0
 8009698:	d19b      	bne.n	80095d2 <HAL_SPI_Transmit+0x1ae>
 800969a:	e086      	b.n	80097aa <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	695b      	ldr	r3, [r3, #20]
 80096a2:	f003 0302 	and.w	r3, r3, #2
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	d154      	bne.n	8009754 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	2b03      	cmp	r3, #3
 80096b4:	d918      	bls.n	80096e8 <HAL_SPI_Transmit+0x2c4>
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096ba:	2b40      	cmp	r3, #64	@ 0x40
 80096bc:	d914      	bls.n	80096e8 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	6812      	ldr	r2, [r2, #0]
 80096c8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096ce:	1d1a      	adds	r2, r3, #4
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80096da:	b29b      	uxth	r3, r3
 80096dc:	3b04      	subs	r3, #4
 80096de:	b29a      	uxth	r2, r3
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80096e6:	e059      	b.n	800979c <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d917      	bls.n	8009724 <HAL_SPI_Transmit+0x300>
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d013      	beq.n	8009724 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009700:	881a      	ldrh	r2, [r3, #0]
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800970a:	1c9a      	adds	r2, r3, #2
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009716:	b29b      	uxth	r3, r3
 8009718:	3b02      	subs	r3, #2
 800971a:	b29a      	uxth	r2, r3
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009722:	e03b      	b.n	800979c <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	3320      	adds	r3, #32
 800972e:	7812      	ldrb	r2, [r2, #0]
 8009730:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009736:	1c5a      	adds	r2, r3, #1
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009742:	b29b      	uxth	r3, r3
 8009744:	3b01      	subs	r3, #1
 8009746:	b29a      	uxth	r2, r3
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800974e:	e025      	b.n	800979c <HAL_SPI_Transmit+0x378>
 8009750:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009754:	f7f9 f940 	bl	80029d8 <HAL_GetTick>
 8009758:	4602      	mov	r2, r0
 800975a:	693b      	ldr	r3, [r7, #16]
 800975c:	1ad3      	subs	r3, r2, r3
 800975e:	683a      	ldr	r2, [r7, #0]
 8009760:	429a      	cmp	r2, r3
 8009762:	d803      	bhi.n	800976c <HAL_SPI_Transmit+0x348>
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800976a:	d102      	bne.n	8009772 <HAL_SPI_Transmit+0x34e>
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d114      	bne.n	800979c <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009772:	68f8      	ldr	r0, [r7, #12]
 8009774:	f000 f844 	bl	8009800 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800977e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2201      	movs	r2, #1
 800978c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	2200      	movs	r2, #0
 8009794:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8009798:	2303      	movs	r3, #3
 800979a:	e02c      	b.n	80097f6 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	f47f af79 	bne.w	800969c <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	9300      	str	r3, [sp, #0]
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	2200      	movs	r2, #0
 80097b2:	2108      	movs	r1, #8
 80097b4:	68f8      	ldr	r0, [r7, #12]
 80097b6:	f000 f8c3 	bl	8009940 <SPI_WaitOnFlagUntilTimeout>
 80097ba:	4603      	mov	r3, r0
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d007      	beq.n	80097d0 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80097c6:	f043 0220 	orr.w	r2, r3, #32
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80097d0:	68f8      	ldr	r0, [r7, #12]
 80097d2:	f000 f815 	bl	8009800 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2201      	movs	r2, #1
 80097da:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d001      	beq.n	80097f4 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80097f0:	2301      	movs	r3, #1
 80097f2:	e000      	b.n	80097f6 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80097f4:	2300      	movs	r3, #0
  }
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	3718      	adds	r7, #24
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop

08009800 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	695b      	ldr	r3, [r3, #20]
 800980e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	699a      	ldr	r2, [r3, #24]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f042 0208 	orr.w	r2, r2, #8
 800981e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	699a      	ldr	r2, [r3, #24]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f042 0210 	orr.w	r2, r2, #16
 800982e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f022 0201 	bic.w	r2, r2, #1
 800983e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	6919      	ldr	r1, [r3, #16]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	4b3c      	ldr	r3, [pc, #240]	@ (800993c <SPI_CloseTransfer+0x13c>)
 800984c:	400b      	ands	r3, r1
 800984e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	689a      	ldr	r2, [r3, #8]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800985e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009866:	b2db      	uxtb	r3, r3
 8009868:	2b04      	cmp	r3, #4
 800986a:	d014      	beq.n	8009896 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	f003 0320 	and.w	r3, r3, #32
 8009872:	2b00      	cmp	r3, #0
 8009874:	d00f      	beq.n	8009896 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800987c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	699a      	ldr	r2, [r3, #24]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f042 0220 	orr.w	r2, r2, #32
 8009894:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800989c:	b2db      	uxtb	r3, r3
 800989e:	2b03      	cmp	r3, #3
 80098a0:	d014      	beq.n	80098cc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d00f      	beq.n	80098cc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80098b2:	f043 0204 	orr.w	r2, r3, #4
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	699a      	ldr	r2, [r3, #24]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098ca:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d00f      	beq.n	80098f6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80098dc:	f043 0201 	orr.w	r2, r3, #1
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	699a      	ldr	r2, [r3, #24]
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80098f4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00f      	beq.n	8009920 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009906:	f043 0208 	orr.w	r2, r3, #8
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	699a      	ldr	r2, [r3, #24]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800991e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2200      	movs	r2, #0
 8009924:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8009930:	bf00      	nop
 8009932:	3714      	adds	r7, #20
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr
 800993c:	fffffc90 	.word	0xfffffc90

08009940 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b084      	sub	sp, #16
 8009944:	af00      	add	r7, sp, #0
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	603b      	str	r3, [r7, #0]
 800994c:	4613      	mov	r3, r2
 800994e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009950:	e010      	b.n	8009974 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009952:	f7f9 f841 	bl	80029d8 <HAL_GetTick>
 8009956:	4602      	mov	r2, r0
 8009958:	69bb      	ldr	r3, [r7, #24]
 800995a:	1ad3      	subs	r3, r2, r3
 800995c:	683a      	ldr	r2, [r7, #0]
 800995e:	429a      	cmp	r2, r3
 8009960:	d803      	bhi.n	800996a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009968:	d102      	bne.n	8009970 <SPI_WaitOnFlagUntilTimeout+0x30>
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d101      	bne.n	8009974 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009970:	2303      	movs	r3, #3
 8009972:	e00f      	b.n	8009994 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	695a      	ldr	r2, [r3, #20]
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	4013      	ands	r3, r2
 800997e:	68ba      	ldr	r2, [r7, #8]
 8009980:	429a      	cmp	r2, r3
 8009982:	bf0c      	ite	eq
 8009984:	2301      	moveq	r3, #1
 8009986:	2300      	movne	r3, #0
 8009988:	b2db      	uxtb	r3, r3
 800998a:	461a      	mov	r2, r3
 800998c:	79fb      	ldrb	r3, [r7, #7]
 800998e:	429a      	cmp	r2, r3
 8009990:	d0df      	beq.n	8009952 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009992:	2300      	movs	r3, #0
}
 8009994:	4618      	mov	r0, r3
 8009996:	3710      	adds	r7, #16
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800999c:	b480      	push	{r7}
 800999e:	b085      	sub	sp, #20
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099a8:	095b      	lsrs	r3, r3, #5
 80099aa:	3301      	adds	r3, #1
 80099ac:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	68db      	ldr	r3, [r3, #12]
 80099b2:	3301      	adds	r3, #1
 80099b4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	3307      	adds	r3, #7
 80099ba:	08db      	lsrs	r3, r3, #3
 80099bc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	68fa      	ldr	r2, [r7, #12]
 80099c2:	fb02 f303 	mul.w	r3, r2, r3
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3714      	adds	r7, #20
 80099ca:	46bd      	mov	sp, r7
 80099cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d0:	4770      	bx	lr

080099d2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099d2:	b580      	push	{r7, lr}
 80099d4:	b082      	sub	sp, #8
 80099d6:	af00      	add	r7, sp, #0
 80099d8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d101      	bne.n	80099e4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099e0:	2301      	movs	r3, #1
 80099e2:	e042      	b.n	8009a6a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d106      	bne.n	80099fc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2200      	movs	r2, #0
 80099f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f7f8 fe64 	bl	80026c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2224      	movs	r2, #36	@ 0x24
 8009a00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	681a      	ldr	r2, [r3, #0]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f022 0201 	bic.w	r2, r2, #1
 8009a12:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d002      	beq.n	8009a22 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f001 fb17 	bl	800b050 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f000 fca8 	bl	800a378 <UART_SetConfig>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d101      	bne.n	8009a32 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e01b      	b.n	8009a6a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	685a      	ldr	r2, [r3, #4]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a40:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	689a      	ldr	r2, [r3, #8]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a50:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681a      	ldr	r2, [r3, #0]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f042 0201 	orr.w	r2, r2, #1
 8009a60:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f001 fb96 	bl	800b194 <UART_CheckIdleState>
 8009a68:	4603      	mov	r3, r0
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3708      	adds	r7, #8
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}

08009a72 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a72:	b580      	push	{r7, lr}
 8009a74:	b08a      	sub	sp, #40	@ 0x28
 8009a76:	af02      	add	r7, sp, #8
 8009a78:	60f8      	str	r0, [r7, #12]
 8009a7a:	60b9      	str	r1, [r7, #8]
 8009a7c:	603b      	str	r3, [r7, #0]
 8009a7e:	4613      	mov	r3, r2
 8009a80:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a88:	2b20      	cmp	r3, #32
 8009a8a:	d17b      	bne.n	8009b84 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d002      	beq.n	8009a98 <HAL_UART_Transmit+0x26>
 8009a92:	88fb      	ldrh	r3, [r7, #6]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d101      	bne.n	8009a9c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009a98:	2301      	movs	r3, #1
 8009a9a:	e074      	b.n	8009b86 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	2221      	movs	r2, #33	@ 0x21
 8009aa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009aac:	f7f8 ff94 	bl	80029d8 <HAL_GetTick>
 8009ab0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	88fa      	ldrh	r2, [r7, #6]
 8009ab6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	88fa      	ldrh	r2, [r7, #6]
 8009abe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009aca:	d108      	bne.n	8009ade <HAL_UART_Transmit+0x6c>
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	691b      	ldr	r3, [r3, #16]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d104      	bne.n	8009ade <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	61bb      	str	r3, [r7, #24]
 8009adc:	e003      	b.n	8009ae6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009ae6:	e030      	b.n	8009b4a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	9300      	str	r3, [sp, #0]
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	2200      	movs	r2, #0
 8009af0:	2180      	movs	r1, #128	@ 0x80
 8009af2:	68f8      	ldr	r0, [r7, #12]
 8009af4:	f001 fbf8 	bl	800b2e8 <UART_WaitOnFlagUntilTimeout>
 8009af8:	4603      	mov	r3, r0
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d005      	beq.n	8009b0a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2220      	movs	r2, #32
 8009b02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009b06:	2303      	movs	r3, #3
 8009b08:	e03d      	b.n	8009b86 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009b0a:	69fb      	ldr	r3, [r7, #28]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d10b      	bne.n	8009b28 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b10:	69bb      	ldr	r3, [r7, #24]
 8009b12:	881b      	ldrh	r3, [r3, #0]
 8009b14:	461a      	mov	r2, r3
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b1e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009b20:	69bb      	ldr	r3, [r7, #24]
 8009b22:	3302      	adds	r3, #2
 8009b24:	61bb      	str	r3, [r7, #24]
 8009b26:	e007      	b.n	8009b38 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b28:	69fb      	ldr	r3, [r7, #28]
 8009b2a:	781a      	ldrb	r2, [r3, #0]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	3301      	adds	r3, #1
 8009b36:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	3b01      	subs	r3, #1
 8009b42:	b29a      	uxth	r2, r3
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d1c8      	bne.n	8009ae8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	9300      	str	r3, [sp, #0]
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	2140      	movs	r1, #64	@ 0x40
 8009b60:	68f8      	ldr	r0, [r7, #12]
 8009b62:	f001 fbc1 	bl	800b2e8 <UART_WaitOnFlagUntilTimeout>
 8009b66:	4603      	mov	r3, r0
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d005      	beq.n	8009b78 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	2220      	movs	r2, #32
 8009b70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009b74:	2303      	movs	r3, #3
 8009b76:	e006      	b.n	8009b86 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	2220      	movs	r2, #32
 8009b7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009b80:	2300      	movs	r3, #0
 8009b82:	e000      	b.n	8009b86 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009b84:	2302      	movs	r3, #2
  }
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	3720      	adds	r7, #32
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	bd80      	pop	{r7, pc}
	...

08009b90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b0ba      	sub	sp, #232	@ 0xe8
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	69db      	ldr	r3, [r3, #28]
 8009b9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	689b      	ldr	r3, [r3, #8]
 8009bb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009bb6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009bba:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009bc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d11b      	bne.n	8009c04 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bd0:	f003 0320 	and.w	r3, r3, #32
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d015      	beq.n	8009c04 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bdc:	f003 0320 	and.w	r3, r3, #32
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d105      	bne.n	8009bf0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009be4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009be8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d009      	beq.n	8009c04 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	f000 8393 	beq.w	800a320 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	4798      	blx	r3
      }
      return;
 8009c02:	e38d      	b.n	800a320 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009c04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	f000 8123 	beq.w	8009e54 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009c0e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009c12:	4b8d      	ldr	r3, [pc, #564]	@ (8009e48 <HAL_UART_IRQHandler+0x2b8>)
 8009c14:	4013      	ands	r3, r2
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d106      	bne.n	8009c28 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009c1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009c1e:	4b8b      	ldr	r3, [pc, #556]	@ (8009e4c <HAL_UART_IRQHandler+0x2bc>)
 8009c20:	4013      	ands	r3, r2
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	f000 8116 	beq.w	8009e54 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c2c:	f003 0301 	and.w	r3, r3, #1
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d011      	beq.n	8009c58 <HAL_UART_IRQHandler+0xc8>
 8009c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00b      	beq.n	8009c58 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	2201      	movs	r2, #1
 8009c46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c4e:	f043 0201 	orr.w	r2, r3, #1
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c5c:	f003 0302 	and.w	r3, r3, #2
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d011      	beq.n	8009c88 <HAL_UART_IRQHandler+0xf8>
 8009c64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c68:	f003 0301 	and.w	r3, r3, #1
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d00b      	beq.n	8009c88 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2202      	movs	r2, #2
 8009c76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c7e:	f043 0204 	orr.w	r2, r3, #4
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c8c:	f003 0304 	and.w	r3, r3, #4
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d011      	beq.n	8009cb8 <HAL_UART_IRQHandler+0x128>
 8009c94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c98:	f003 0301 	and.w	r3, r3, #1
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d00b      	beq.n	8009cb8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	2204      	movs	r2, #4
 8009ca6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cae:	f043 0202 	orr.w	r2, r3, #2
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cbc:	f003 0308 	and.w	r3, r3, #8
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d017      	beq.n	8009cf4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cc8:	f003 0320 	and.w	r3, r3, #32
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d105      	bne.n	8009cdc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009cd0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009cd4:	4b5c      	ldr	r3, [pc, #368]	@ (8009e48 <HAL_UART_IRQHandler+0x2b8>)
 8009cd6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d00b      	beq.n	8009cf4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	2208      	movs	r2, #8
 8009ce2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cea:	f043 0208 	orr.w	r2, r3, #8
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d012      	beq.n	8009d26 <HAL_UART_IRQHandler+0x196>
 8009d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d00c      	beq.n	8009d26 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009d14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d1c:	f043 0220 	orr.w	r2, r3, #32
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	f000 82f9 	beq.w	800a324 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d36:	f003 0320 	and.w	r3, r3, #32
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d013      	beq.n	8009d66 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d42:	f003 0320 	and.w	r3, r3, #32
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d105      	bne.n	8009d56 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009d4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d007      	beq.n	8009d66 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d003      	beq.n	8009d66 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	689b      	ldr	r3, [r3, #8]
 8009d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d7a:	2b40      	cmp	r3, #64	@ 0x40
 8009d7c:	d005      	beq.n	8009d8a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009d7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009d82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d054      	beq.n	8009e34 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f001 fc3c 	bl	800b608 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d9a:	2b40      	cmp	r3, #64	@ 0x40
 8009d9c:	d146      	bne.n	8009e2c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	3308      	adds	r3, #8
 8009da4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009dac:	e853 3f00 	ldrex	r3, [r3]
 8009db0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009db4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009db8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	3308      	adds	r3, #8
 8009dc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009dca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009dce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009dd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009dda:	e841 2300 	strex	r3, r2, [r1]
 8009dde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009de2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d1d9      	bne.n	8009d9e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d017      	beq.n	8009e24 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dfa:	4a15      	ldr	r2, [pc, #84]	@ (8009e50 <HAL_UART_IRQHandler+0x2c0>)
 8009dfc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7fb fa5b 	bl	80052c0 <HAL_DMA_Abort_IT>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d019      	beq.n	8009e44 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e18:	687a      	ldr	r2, [r7, #4]
 8009e1a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009e1e:	4610      	mov	r0, r2
 8009e20:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e22:	e00f      	b.n	8009e44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f000 fa9d 	bl	800a364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e2a:	e00b      	b.n	8009e44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 fa99 	bl	800a364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e32:	e007      	b.n	8009e44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 fa95 	bl	800a364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009e42:	e26f      	b.n	800a324 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e44:	bf00      	nop
    return;
 8009e46:	e26d      	b.n	800a324 <HAL_UART_IRQHandler+0x794>
 8009e48:	10000001 	.word	0x10000001
 8009e4c:	04000120 	.word	0x04000120
 8009e50:	0800b6d5 	.word	0x0800b6d5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	f040 8203 	bne.w	800a264 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e62:	f003 0310 	and.w	r3, r3, #16
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f000 81fc 	beq.w	800a264 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e70:	f003 0310 	and.w	r3, r3, #16
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	f000 81f5 	beq.w	800a264 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	2210      	movs	r2, #16
 8009e80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e8c:	2b40      	cmp	r3, #64	@ 0x40
 8009e8e:	f040 816d 	bne.w	800a16c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	4aa4      	ldr	r2, [pc, #656]	@ (800a12c <HAL_UART_IRQHandler+0x59c>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d068      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4aa1      	ldr	r2, [pc, #644]	@ (800a130 <HAL_UART_IRQHandler+0x5a0>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d061      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a9f      	ldr	r2, [pc, #636]	@ (800a134 <HAL_UART_IRQHandler+0x5a4>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d05a      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4a9c      	ldr	r2, [pc, #624]	@ (800a138 <HAL_UART_IRQHandler+0x5a8>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d053      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4a9a      	ldr	r2, [pc, #616]	@ (800a13c <HAL_UART_IRQHandler+0x5ac>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d04c      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a97      	ldr	r2, [pc, #604]	@ (800a140 <HAL_UART_IRQHandler+0x5b0>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d045      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a95      	ldr	r2, [pc, #596]	@ (800a144 <HAL_UART_IRQHandler+0x5b4>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d03e      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a92      	ldr	r2, [pc, #584]	@ (800a148 <HAL_UART_IRQHandler+0x5b8>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d037      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4a90      	ldr	r2, [pc, #576]	@ (800a14c <HAL_UART_IRQHandler+0x5bc>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d030      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a8d      	ldr	r2, [pc, #564]	@ (800a150 <HAL_UART_IRQHandler+0x5c0>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d029      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a8b      	ldr	r2, [pc, #556]	@ (800a154 <HAL_UART_IRQHandler+0x5c4>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d022      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4a88      	ldr	r2, [pc, #544]	@ (800a158 <HAL_UART_IRQHandler+0x5c8>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d01b      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4a86      	ldr	r2, [pc, #536]	@ (800a15c <HAL_UART_IRQHandler+0x5cc>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d014      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	4a83      	ldr	r2, [pc, #524]	@ (800a160 <HAL_UART_IRQHandler+0x5d0>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d00d      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	4a81      	ldr	r2, [pc, #516]	@ (800a164 <HAL_UART_IRQHandler+0x5d4>)
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d006      	beq.n	8009f72 <HAL_UART_IRQHandler+0x3e2>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a7e      	ldr	r2, [pc, #504]	@ (800a168 <HAL_UART_IRQHandler+0x5d8>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d106      	bne.n	8009f80 <HAL_UART_IRQHandler+0x3f0>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	b29b      	uxth	r3, r3
 8009f7e:	e005      	b.n	8009f8c <HAL_UART_IRQHandler+0x3fc>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	685b      	ldr	r3, [r3, #4]
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009f90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	f000 80ad 	beq.w	800a0f4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009fa0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009fa4:	429a      	cmp	r2, r3
 8009fa6:	f080 80a5 	bcs.w	800a0f4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009fb0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fba:	69db      	ldr	r3, [r3, #28]
 8009fbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fc0:	f000 8087 	beq.w	800a0d2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fcc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009fd0:	e853 3f00 	ldrex	r3, [r3]
 8009fd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009fd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009fdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009fe0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	461a      	mov	r2, r3
 8009fea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009fee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009ff2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009ffa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009ffe:	e841 2300 	strex	r3, r2, [r1]
 800a002:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a006:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d1da      	bne.n	8009fc4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	3308      	adds	r3, #8
 800a014:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a016:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a018:	e853 3f00 	ldrex	r3, [r3]
 800a01c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a01e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a020:	f023 0301 	bic.w	r3, r3, #1
 800a024:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	3308      	adds	r3, #8
 800a02e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a032:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a036:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a038:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a03a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a03e:	e841 2300 	strex	r3, r2, [r1]
 800a042:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a044:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a046:	2b00      	cmp	r3, #0
 800a048:	d1e1      	bne.n	800a00e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	3308      	adds	r3, #8
 800a050:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a052:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a054:	e853 3f00 	ldrex	r3, [r3]
 800a058:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a05a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a05c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a060:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	3308      	adds	r3, #8
 800a06a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a06e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a070:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a072:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a074:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a076:	e841 2300 	strex	r3, r2, [r1]
 800a07a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a07c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1e3      	bne.n	800a04a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2220      	movs	r2, #32
 800a086:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2200      	movs	r2, #0
 800a08e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a096:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a098:	e853 3f00 	ldrex	r3, [r3]
 800a09c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a09e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0a0:	f023 0310 	bic.w	r3, r3, #16
 800a0a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	461a      	mov	r2, r3
 800a0ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a0b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a0b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a0ba:	e841 2300 	strex	r3, r2, [r1]
 800a0be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a0c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1e4      	bne.n	800a090 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f7fa fdd9 	bl	8004c84 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2202      	movs	r2, #2
 800a0d6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a0e4:	b29b      	uxth	r3, r3
 800a0e6:	1ad3      	subs	r3, r2, r3
 800a0e8:	b29b      	uxth	r3, r3
 800a0ea:	4619      	mov	r1, r3
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f7f7 f919 	bl	8001324 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a0f2:	e119      	b.n	800a328 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a0fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a0fe:	429a      	cmp	r2, r3
 800a100:	f040 8112 	bne.w	800a328 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a10a:	69db      	ldr	r3, [r3, #28]
 800a10c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a110:	f040 810a 	bne.w	800a328 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2202      	movs	r2, #2
 800a118:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a120:	4619      	mov	r1, r3
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f7f7 f8fe 	bl	8001324 <HAL_UARTEx_RxEventCallback>
      return;
 800a128:	e0fe      	b.n	800a328 <HAL_UART_IRQHandler+0x798>
 800a12a:	bf00      	nop
 800a12c:	40020010 	.word	0x40020010
 800a130:	40020028 	.word	0x40020028
 800a134:	40020040 	.word	0x40020040
 800a138:	40020058 	.word	0x40020058
 800a13c:	40020070 	.word	0x40020070
 800a140:	40020088 	.word	0x40020088
 800a144:	400200a0 	.word	0x400200a0
 800a148:	400200b8 	.word	0x400200b8
 800a14c:	40020410 	.word	0x40020410
 800a150:	40020428 	.word	0x40020428
 800a154:	40020440 	.word	0x40020440
 800a158:	40020458 	.word	0x40020458
 800a15c:	40020470 	.word	0x40020470
 800a160:	40020488 	.word	0x40020488
 800a164:	400204a0 	.word	0x400204a0
 800a168:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a178:	b29b      	uxth	r3, r3
 800a17a:	1ad3      	subs	r3, r2, r3
 800a17c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a186:	b29b      	uxth	r3, r3
 800a188:	2b00      	cmp	r3, #0
 800a18a:	f000 80cf 	beq.w	800a32c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800a18e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a192:	2b00      	cmp	r3, #0
 800a194:	f000 80ca 	beq.w	800a32c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1a0:	e853 3f00 	ldrex	r3, [r3]
 800a1a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a1a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a1ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1bc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1c2:	e841 2300 	strex	r3, r2, [r1]
 800a1c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1e4      	bne.n	800a198 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	3308      	adds	r3, #8
 800a1d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d8:	e853 3f00 	ldrex	r3, [r3]
 800a1dc:	623b      	str	r3, [r7, #32]
   return(result);
 800a1de:	6a3a      	ldr	r2, [r7, #32]
 800a1e0:	4b55      	ldr	r3, [pc, #340]	@ (800a338 <HAL_UART_IRQHandler+0x7a8>)
 800a1e2:	4013      	ands	r3, r2
 800a1e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	3308      	adds	r3, #8
 800a1ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a1f2:	633a      	str	r2, [r7, #48]	@ 0x30
 800a1f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1fa:	e841 2300 	strex	r3, r2, [r1]
 800a1fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a202:	2b00      	cmp	r3, #0
 800a204:	d1e3      	bne.n	800a1ce <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2220      	movs	r2, #32
 800a20a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2200      	movs	r2, #0
 800a212:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2200      	movs	r2, #0
 800a218:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	e853 3f00 	ldrex	r3, [r3]
 800a226:	60fb      	str	r3, [r7, #12]
   return(result);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f023 0310 	bic.w	r3, r3, #16
 800a22e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	461a      	mov	r2, r3
 800a238:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a23c:	61fb      	str	r3, [r7, #28]
 800a23e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a240:	69b9      	ldr	r1, [r7, #24]
 800a242:	69fa      	ldr	r2, [r7, #28]
 800a244:	e841 2300 	strex	r3, r2, [r1]
 800a248:	617b      	str	r3, [r7, #20]
   return(result);
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d1e4      	bne.n	800a21a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2202      	movs	r2, #2
 800a254:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a256:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a25a:	4619      	mov	r1, r3
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f7f7 f861 	bl	8001324 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a262:	e063      	b.n	800a32c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a268:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00e      	beq.n	800a28e <HAL_UART_IRQHandler+0x6fe>
 800a270:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a274:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d008      	beq.n	800a28e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a284:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f001 ff82 	bl	800c190 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a28c:	e051      	b.n	800a332 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a28e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a296:	2b00      	cmp	r3, #0
 800a298:	d014      	beq.n	800a2c4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a29a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a29e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d105      	bne.n	800a2b2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a2a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d008      	beq.n	800a2c4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d03a      	beq.n	800a330 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	4798      	blx	r3
    }
    return;
 800a2c2:	e035      	b.n	800a330 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a2c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d009      	beq.n	800a2e4 <HAL_UART_IRQHandler+0x754>
 800a2d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d003      	beq.n	800a2e4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f001 fa0b 	bl	800b6f8 <UART_EndTransmit_IT>
    return;
 800a2e2:	e026      	b.n	800a332 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a2e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d009      	beq.n	800a304 <HAL_UART_IRQHandler+0x774>
 800a2f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d003      	beq.n	800a304 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f001 ff5b 	bl	800c1b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a302:	e016      	b.n	800a332 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a308:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d010      	beq.n	800a332 <HAL_UART_IRQHandler+0x7a2>
 800a310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a314:	2b00      	cmp	r3, #0
 800a316:	da0c      	bge.n	800a332 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f001 ff43 	bl	800c1a4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a31e:	e008      	b.n	800a332 <HAL_UART_IRQHandler+0x7a2>
      return;
 800a320:	bf00      	nop
 800a322:	e006      	b.n	800a332 <HAL_UART_IRQHandler+0x7a2>
    return;
 800a324:	bf00      	nop
 800a326:	e004      	b.n	800a332 <HAL_UART_IRQHandler+0x7a2>
      return;
 800a328:	bf00      	nop
 800a32a:	e002      	b.n	800a332 <HAL_UART_IRQHandler+0x7a2>
      return;
 800a32c:	bf00      	nop
 800a32e:	e000      	b.n	800a332 <HAL_UART_IRQHandler+0x7a2>
    return;
 800a330:	bf00      	nop
  }
}
 800a332:	37e8      	adds	r7, #232	@ 0xe8
 800a334:	46bd      	mov	sp, r7
 800a336:	bd80      	pop	{r7, pc}
 800a338:	effffffe 	.word	0xeffffffe

0800a33c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a344:	bf00      	nop
 800a346:	370c      	adds	r7, #12
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr

0800a350 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a350:	b480      	push	{r7}
 800a352:	b083      	sub	sp, #12
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a358:	bf00      	nop
 800a35a:	370c      	adds	r7, #12
 800a35c:	46bd      	mov	sp, r7
 800a35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a362:	4770      	bx	lr

0800a364 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a364:	b480      	push	{r7}
 800a366:	b083      	sub	sp, #12
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a36c:	bf00      	nop
 800a36e:	370c      	adds	r7, #12
 800a370:	46bd      	mov	sp, r7
 800a372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a376:	4770      	bx	lr

0800a378 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a378:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a37c:	b092      	sub	sp, #72	@ 0x48
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a382:	2300      	movs	r3, #0
 800a384:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	689a      	ldr	r2, [r3, #8]
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	431a      	orrs	r2, r3
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	695b      	ldr	r3, [r3, #20]
 800a396:	431a      	orrs	r2, r3
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	69db      	ldr	r3, [r3, #28]
 800a39c:	4313      	orrs	r3, r2
 800a39e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	681a      	ldr	r2, [r3, #0]
 800a3a6:	4bbe      	ldr	r3, [pc, #760]	@ (800a6a0 <UART_SetConfig+0x328>)
 800a3a8:	4013      	ands	r3, r2
 800a3aa:	697a      	ldr	r2, [r7, #20]
 800a3ac:	6812      	ldr	r2, [r2, #0]
 800a3ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a3b0:	430b      	orrs	r3, r1
 800a3b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	68da      	ldr	r2, [r3, #12]
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	430a      	orrs	r2, r1
 800a3c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	699b      	ldr	r3, [r3, #24]
 800a3ce:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a3d0:	697b      	ldr	r3, [r7, #20]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	4ab3      	ldr	r2, [pc, #716]	@ (800a6a4 <UART_SetConfig+0x32c>)
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d004      	beq.n	800a3e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	6a1b      	ldr	r3, [r3, #32]
 800a3de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	689a      	ldr	r2, [r3, #8]
 800a3ea:	4baf      	ldr	r3, [pc, #700]	@ (800a6a8 <UART_SetConfig+0x330>)
 800a3ec:	4013      	ands	r3, r2
 800a3ee:	697a      	ldr	r2, [r7, #20]
 800a3f0:	6812      	ldr	r2, [r2, #0]
 800a3f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a3f4:	430b      	orrs	r3, r1
 800a3f6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3fe:	f023 010f 	bic.w	r1, r3, #15
 800a402:	697b      	ldr	r3, [r7, #20]
 800a404:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	430a      	orrs	r2, r1
 800a40c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	4aa6      	ldr	r2, [pc, #664]	@ (800a6ac <UART_SetConfig+0x334>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d177      	bne.n	800a508 <UART_SetConfig+0x190>
 800a418:	4ba5      	ldr	r3, [pc, #660]	@ (800a6b0 <UART_SetConfig+0x338>)
 800a41a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a41c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a420:	2b28      	cmp	r3, #40	@ 0x28
 800a422:	d86d      	bhi.n	800a500 <UART_SetConfig+0x188>
 800a424:	a201      	add	r2, pc, #4	@ (adr r2, 800a42c <UART_SetConfig+0xb4>)
 800a426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a42a:	bf00      	nop
 800a42c:	0800a4d1 	.word	0x0800a4d1
 800a430:	0800a501 	.word	0x0800a501
 800a434:	0800a501 	.word	0x0800a501
 800a438:	0800a501 	.word	0x0800a501
 800a43c:	0800a501 	.word	0x0800a501
 800a440:	0800a501 	.word	0x0800a501
 800a444:	0800a501 	.word	0x0800a501
 800a448:	0800a501 	.word	0x0800a501
 800a44c:	0800a4d9 	.word	0x0800a4d9
 800a450:	0800a501 	.word	0x0800a501
 800a454:	0800a501 	.word	0x0800a501
 800a458:	0800a501 	.word	0x0800a501
 800a45c:	0800a501 	.word	0x0800a501
 800a460:	0800a501 	.word	0x0800a501
 800a464:	0800a501 	.word	0x0800a501
 800a468:	0800a501 	.word	0x0800a501
 800a46c:	0800a4e1 	.word	0x0800a4e1
 800a470:	0800a501 	.word	0x0800a501
 800a474:	0800a501 	.word	0x0800a501
 800a478:	0800a501 	.word	0x0800a501
 800a47c:	0800a501 	.word	0x0800a501
 800a480:	0800a501 	.word	0x0800a501
 800a484:	0800a501 	.word	0x0800a501
 800a488:	0800a501 	.word	0x0800a501
 800a48c:	0800a4e9 	.word	0x0800a4e9
 800a490:	0800a501 	.word	0x0800a501
 800a494:	0800a501 	.word	0x0800a501
 800a498:	0800a501 	.word	0x0800a501
 800a49c:	0800a501 	.word	0x0800a501
 800a4a0:	0800a501 	.word	0x0800a501
 800a4a4:	0800a501 	.word	0x0800a501
 800a4a8:	0800a501 	.word	0x0800a501
 800a4ac:	0800a4f1 	.word	0x0800a4f1
 800a4b0:	0800a501 	.word	0x0800a501
 800a4b4:	0800a501 	.word	0x0800a501
 800a4b8:	0800a501 	.word	0x0800a501
 800a4bc:	0800a501 	.word	0x0800a501
 800a4c0:	0800a501 	.word	0x0800a501
 800a4c4:	0800a501 	.word	0x0800a501
 800a4c8:	0800a501 	.word	0x0800a501
 800a4cc:	0800a4f9 	.word	0x0800a4f9
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4d6:	e326      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a4d8:	2304      	movs	r3, #4
 800a4da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4de:	e322      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a4e0:	2308      	movs	r3, #8
 800a4e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4e6:	e31e      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a4e8:	2310      	movs	r3, #16
 800a4ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4ee:	e31a      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a4f0:	2320      	movs	r3, #32
 800a4f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4f6:	e316      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a4f8:	2340      	movs	r3, #64	@ 0x40
 800a4fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4fe:	e312      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a500:	2380      	movs	r3, #128	@ 0x80
 800a502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a506:	e30e      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a69      	ldr	r2, [pc, #420]	@ (800a6b4 <UART_SetConfig+0x33c>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d130      	bne.n	800a574 <UART_SetConfig+0x1fc>
 800a512:	4b67      	ldr	r3, [pc, #412]	@ (800a6b0 <UART_SetConfig+0x338>)
 800a514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a516:	f003 0307 	and.w	r3, r3, #7
 800a51a:	2b05      	cmp	r3, #5
 800a51c:	d826      	bhi.n	800a56c <UART_SetConfig+0x1f4>
 800a51e:	a201      	add	r2, pc, #4	@ (adr r2, 800a524 <UART_SetConfig+0x1ac>)
 800a520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a524:	0800a53d 	.word	0x0800a53d
 800a528:	0800a545 	.word	0x0800a545
 800a52c:	0800a54d 	.word	0x0800a54d
 800a530:	0800a555 	.word	0x0800a555
 800a534:	0800a55d 	.word	0x0800a55d
 800a538:	0800a565 	.word	0x0800a565
 800a53c:	2300      	movs	r3, #0
 800a53e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a542:	e2f0      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a544:	2304      	movs	r3, #4
 800a546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a54a:	e2ec      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a54c:	2308      	movs	r3, #8
 800a54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a552:	e2e8      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a554:	2310      	movs	r3, #16
 800a556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a55a:	e2e4      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a55c:	2320      	movs	r3, #32
 800a55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a562:	e2e0      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a564:	2340      	movs	r3, #64	@ 0x40
 800a566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a56a:	e2dc      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a56c:	2380      	movs	r3, #128	@ 0x80
 800a56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a572:	e2d8      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a4f      	ldr	r2, [pc, #316]	@ (800a6b8 <UART_SetConfig+0x340>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d130      	bne.n	800a5e0 <UART_SetConfig+0x268>
 800a57e:	4b4c      	ldr	r3, [pc, #304]	@ (800a6b0 <UART_SetConfig+0x338>)
 800a580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a582:	f003 0307 	and.w	r3, r3, #7
 800a586:	2b05      	cmp	r3, #5
 800a588:	d826      	bhi.n	800a5d8 <UART_SetConfig+0x260>
 800a58a:	a201      	add	r2, pc, #4	@ (adr r2, 800a590 <UART_SetConfig+0x218>)
 800a58c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a590:	0800a5a9 	.word	0x0800a5a9
 800a594:	0800a5b1 	.word	0x0800a5b1
 800a598:	0800a5b9 	.word	0x0800a5b9
 800a59c:	0800a5c1 	.word	0x0800a5c1
 800a5a0:	0800a5c9 	.word	0x0800a5c9
 800a5a4:	0800a5d1 	.word	0x0800a5d1
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5ae:	e2ba      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a5b0:	2304      	movs	r3, #4
 800a5b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5b6:	e2b6      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a5b8:	2308      	movs	r3, #8
 800a5ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5be:	e2b2      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a5c0:	2310      	movs	r3, #16
 800a5c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5c6:	e2ae      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a5c8:	2320      	movs	r3, #32
 800a5ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5ce:	e2aa      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a5d0:	2340      	movs	r3, #64	@ 0x40
 800a5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5d6:	e2a6      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a5d8:	2380      	movs	r3, #128	@ 0x80
 800a5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5de:	e2a2      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	4a35      	ldr	r2, [pc, #212]	@ (800a6bc <UART_SetConfig+0x344>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d130      	bne.n	800a64c <UART_SetConfig+0x2d4>
 800a5ea:	4b31      	ldr	r3, [pc, #196]	@ (800a6b0 <UART_SetConfig+0x338>)
 800a5ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5ee:	f003 0307 	and.w	r3, r3, #7
 800a5f2:	2b05      	cmp	r3, #5
 800a5f4:	d826      	bhi.n	800a644 <UART_SetConfig+0x2cc>
 800a5f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a5fc <UART_SetConfig+0x284>)
 800a5f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5fc:	0800a615 	.word	0x0800a615
 800a600:	0800a61d 	.word	0x0800a61d
 800a604:	0800a625 	.word	0x0800a625
 800a608:	0800a62d 	.word	0x0800a62d
 800a60c:	0800a635 	.word	0x0800a635
 800a610:	0800a63d 	.word	0x0800a63d
 800a614:	2300      	movs	r3, #0
 800a616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a61a:	e284      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a61c:	2304      	movs	r3, #4
 800a61e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a622:	e280      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a624:	2308      	movs	r3, #8
 800a626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a62a:	e27c      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a62c:	2310      	movs	r3, #16
 800a62e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a632:	e278      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a634:	2320      	movs	r3, #32
 800a636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a63a:	e274      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a63c:	2340      	movs	r3, #64	@ 0x40
 800a63e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a642:	e270      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a644:	2380      	movs	r3, #128	@ 0x80
 800a646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a64a:	e26c      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4a1b      	ldr	r2, [pc, #108]	@ (800a6c0 <UART_SetConfig+0x348>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d142      	bne.n	800a6dc <UART_SetConfig+0x364>
 800a656:	4b16      	ldr	r3, [pc, #88]	@ (800a6b0 <UART_SetConfig+0x338>)
 800a658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a65a:	f003 0307 	and.w	r3, r3, #7
 800a65e:	2b05      	cmp	r3, #5
 800a660:	d838      	bhi.n	800a6d4 <UART_SetConfig+0x35c>
 800a662:	a201      	add	r2, pc, #4	@ (adr r2, 800a668 <UART_SetConfig+0x2f0>)
 800a664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a668:	0800a681 	.word	0x0800a681
 800a66c:	0800a689 	.word	0x0800a689
 800a670:	0800a691 	.word	0x0800a691
 800a674:	0800a699 	.word	0x0800a699
 800a678:	0800a6c5 	.word	0x0800a6c5
 800a67c:	0800a6cd 	.word	0x0800a6cd
 800a680:	2300      	movs	r3, #0
 800a682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a686:	e24e      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a688:	2304      	movs	r3, #4
 800a68a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a68e:	e24a      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a690:	2308      	movs	r3, #8
 800a692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a696:	e246      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a698:	2310      	movs	r3, #16
 800a69a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a69e:	e242      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a6a0:	cfff69f3 	.word	0xcfff69f3
 800a6a4:	58000c00 	.word	0x58000c00
 800a6a8:	11fff4ff 	.word	0x11fff4ff
 800a6ac:	40011000 	.word	0x40011000
 800a6b0:	58024400 	.word	0x58024400
 800a6b4:	40004400 	.word	0x40004400
 800a6b8:	40004800 	.word	0x40004800
 800a6bc:	40004c00 	.word	0x40004c00
 800a6c0:	40005000 	.word	0x40005000
 800a6c4:	2320      	movs	r3, #32
 800a6c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6ca:	e22c      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a6cc:	2340      	movs	r3, #64	@ 0x40
 800a6ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6d2:	e228      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a6d4:	2380      	movs	r3, #128	@ 0x80
 800a6d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6da:	e224      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4ab1      	ldr	r2, [pc, #708]	@ (800a9a8 <UART_SetConfig+0x630>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d176      	bne.n	800a7d4 <UART_SetConfig+0x45c>
 800a6e6:	4bb1      	ldr	r3, [pc, #708]	@ (800a9ac <UART_SetConfig+0x634>)
 800a6e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a6ee:	2b28      	cmp	r3, #40	@ 0x28
 800a6f0:	d86c      	bhi.n	800a7cc <UART_SetConfig+0x454>
 800a6f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a6f8 <UART_SetConfig+0x380>)
 800a6f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6f8:	0800a79d 	.word	0x0800a79d
 800a6fc:	0800a7cd 	.word	0x0800a7cd
 800a700:	0800a7cd 	.word	0x0800a7cd
 800a704:	0800a7cd 	.word	0x0800a7cd
 800a708:	0800a7cd 	.word	0x0800a7cd
 800a70c:	0800a7cd 	.word	0x0800a7cd
 800a710:	0800a7cd 	.word	0x0800a7cd
 800a714:	0800a7cd 	.word	0x0800a7cd
 800a718:	0800a7a5 	.word	0x0800a7a5
 800a71c:	0800a7cd 	.word	0x0800a7cd
 800a720:	0800a7cd 	.word	0x0800a7cd
 800a724:	0800a7cd 	.word	0x0800a7cd
 800a728:	0800a7cd 	.word	0x0800a7cd
 800a72c:	0800a7cd 	.word	0x0800a7cd
 800a730:	0800a7cd 	.word	0x0800a7cd
 800a734:	0800a7cd 	.word	0x0800a7cd
 800a738:	0800a7ad 	.word	0x0800a7ad
 800a73c:	0800a7cd 	.word	0x0800a7cd
 800a740:	0800a7cd 	.word	0x0800a7cd
 800a744:	0800a7cd 	.word	0x0800a7cd
 800a748:	0800a7cd 	.word	0x0800a7cd
 800a74c:	0800a7cd 	.word	0x0800a7cd
 800a750:	0800a7cd 	.word	0x0800a7cd
 800a754:	0800a7cd 	.word	0x0800a7cd
 800a758:	0800a7b5 	.word	0x0800a7b5
 800a75c:	0800a7cd 	.word	0x0800a7cd
 800a760:	0800a7cd 	.word	0x0800a7cd
 800a764:	0800a7cd 	.word	0x0800a7cd
 800a768:	0800a7cd 	.word	0x0800a7cd
 800a76c:	0800a7cd 	.word	0x0800a7cd
 800a770:	0800a7cd 	.word	0x0800a7cd
 800a774:	0800a7cd 	.word	0x0800a7cd
 800a778:	0800a7bd 	.word	0x0800a7bd
 800a77c:	0800a7cd 	.word	0x0800a7cd
 800a780:	0800a7cd 	.word	0x0800a7cd
 800a784:	0800a7cd 	.word	0x0800a7cd
 800a788:	0800a7cd 	.word	0x0800a7cd
 800a78c:	0800a7cd 	.word	0x0800a7cd
 800a790:	0800a7cd 	.word	0x0800a7cd
 800a794:	0800a7cd 	.word	0x0800a7cd
 800a798:	0800a7c5 	.word	0x0800a7c5
 800a79c:	2301      	movs	r3, #1
 800a79e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7a2:	e1c0      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a7a4:	2304      	movs	r3, #4
 800a7a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7aa:	e1bc      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a7ac:	2308      	movs	r3, #8
 800a7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7b2:	e1b8      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a7b4:	2310      	movs	r3, #16
 800a7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7ba:	e1b4      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a7bc:	2320      	movs	r3, #32
 800a7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7c2:	e1b0      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a7c4:	2340      	movs	r3, #64	@ 0x40
 800a7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7ca:	e1ac      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a7cc:	2380      	movs	r3, #128	@ 0x80
 800a7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7d2:	e1a8      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	4a75      	ldr	r2, [pc, #468]	@ (800a9b0 <UART_SetConfig+0x638>)
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d130      	bne.n	800a840 <UART_SetConfig+0x4c8>
 800a7de:	4b73      	ldr	r3, [pc, #460]	@ (800a9ac <UART_SetConfig+0x634>)
 800a7e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7e2:	f003 0307 	and.w	r3, r3, #7
 800a7e6:	2b05      	cmp	r3, #5
 800a7e8:	d826      	bhi.n	800a838 <UART_SetConfig+0x4c0>
 800a7ea:	a201      	add	r2, pc, #4	@ (adr r2, 800a7f0 <UART_SetConfig+0x478>)
 800a7ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7f0:	0800a809 	.word	0x0800a809
 800a7f4:	0800a811 	.word	0x0800a811
 800a7f8:	0800a819 	.word	0x0800a819
 800a7fc:	0800a821 	.word	0x0800a821
 800a800:	0800a829 	.word	0x0800a829
 800a804:	0800a831 	.word	0x0800a831
 800a808:	2300      	movs	r3, #0
 800a80a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a80e:	e18a      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a810:	2304      	movs	r3, #4
 800a812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a816:	e186      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a818:	2308      	movs	r3, #8
 800a81a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a81e:	e182      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a820:	2310      	movs	r3, #16
 800a822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a826:	e17e      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a828:	2320      	movs	r3, #32
 800a82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a82e:	e17a      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a830:	2340      	movs	r3, #64	@ 0x40
 800a832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a836:	e176      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a838:	2380      	movs	r3, #128	@ 0x80
 800a83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a83e:	e172      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4a5b      	ldr	r2, [pc, #364]	@ (800a9b4 <UART_SetConfig+0x63c>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d130      	bne.n	800a8ac <UART_SetConfig+0x534>
 800a84a:	4b58      	ldr	r3, [pc, #352]	@ (800a9ac <UART_SetConfig+0x634>)
 800a84c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a84e:	f003 0307 	and.w	r3, r3, #7
 800a852:	2b05      	cmp	r3, #5
 800a854:	d826      	bhi.n	800a8a4 <UART_SetConfig+0x52c>
 800a856:	a201      	add	r2, pc, #4	@ (adr r2, 800a85c <UART_SetConfig+0x4e4>)
 800a858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a85c:	0800a875 	.word	0x0800a875
 800a860:	0800a87d 	.word	0x0800a87d
 800a864:	0800a885 	.word	0x0800a885
 800a868:	0800a88d 	.word	0x0800a88d
 800a86c:	0800a895 	.word	0x0800a895
 800a870:	0800a89d 	.word	0x0800a89d
 800a874:	2300      	movs	r3, #0
 800a876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a87a:	e154      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a87c:	2304      	movs	r3, #4
 800a87e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a882:	e150      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a884:	2308      	movs	r3, #8
 800a886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a88a:	e14c      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a88c:	2310      	movs	r3, #16
 800a88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a892:	e148      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a894:	2320      	movs	r3, #32
 800a896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a89a:	e144      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a89c:	2340      	movs	r3, #64	@ 0x40
 800a89e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8a2:	e140      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a8a4:	2380      	movs	r3, #128	@ 0x80
 800a8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8aa:	e13c      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	4a41      	ldr	r2, [pc, #260]	@ (800a9b8 <UART_SetConfig+0x640>)
 800a8b2:	4293      	cmp	r3, r2
 800a8b4:	f040 8082 	bne.w	800a9bc <UART_SetConfig+0x644>
 800a8b8:	4b3c      	ldr	r3, [pc, #240]	@ (800a9ac <UART_SetConfig+0x634>)
 800a8ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a8c0:	2b28      	cmp	r3, #40	@ 0x28
 800a8c2:	d86d      	bhi.n	800a9a0 <UART_SetConfig+0x628>
 800a8c4:	a201      	add	r2, pc, #4	@ (adr r2, 800a8cc <UART_SetConfig+0x554>)
 800a8c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ca:	bf00      	nop
 800a8cc:	0800a971 	.word	0x0800a971
 800a8d0:	0800a9a1 	.word	0x0800a9a1
 800a8d4:	0800a9a1 	.word	0x0800a9a1
 800a8d8:	0800a9a1 	.word	0x0800a9a1
 800a8dc:	0800a9a1 	.word	0x0800a9a1
 800a8e0:	0800a9a1 	.word	0x0800a9a1
 800a8e4:	0800a9a1 	.word	0x0800a9a1
 800a8e8:	0800a9a1 	.word	0x0800a9a1
 800a8ec:	0800a979 	.word	0x0800a979
 800a8f0:	0800a9a1 	.word	0x0800a9a1
 800a8f4:	0800a9a1 	.word	0x0800a9a1
 800a8f8:	0800a9a1 	.word	0x0800a9a1
 800a8fc:	0800a9a1 	.word	0x0800a9a1
 800a900:	0800a9a1 	.word	0x0800a9a1
 800a904:	0800a9a1 	.word	0x0800a9a1
 800a908:	0800a9a1 	.word	0x0800a9a1
 800a90c:	0800a981 	.word	0x0800a981
 800a910:	0800a9a1 	.word	0x0800a9a1
 800a914:	0800a9a1 	.word	0x0800a9a1
 800a918:	0800a9a1 	.word	0x0800a9a1
 800a91c:	0800a9a1 	.word	0x0800a9a1
 800a920:	0800a9a1 	.word	0x0800a9a1
 800a924:	0800a9a1 	.word	0x0800a9a1
 800a928:	0800a9a1 	.word	0x0800a9a1
 800a92c:	0800a989 	.word	0x0800a989
 800a930:	0800a9a1 	.word	0x0800a9a1
 800a934:	0800a9a1 	.word	0x0800a9a1
 800a938:	0800a9a1 	.word	0x0800a9a1
 800a93c:	0800a9a1 	.word	0x0800a9a1
 800a940:	0800a9a1 	.word	0x0800a9a1
 800a944:	0800a9a1 	.word	0x0800a9a1
 800a948:	0800a9a1 	.word	0x0800a9a1
 800a94c:	0800a991 	.word	0x0800a991
 800a950:	0800a9a1 	.word	0x0800a9a1
 800a954:	0800a9a1 	.word	0x0800a9a1
 800a958:	0800a9a1 	.word	0x0800a9a1
 800a95c:	0800a9a1 	.word	0x0800a9a1
 800a960:	0800a9a1 	.word	0x0800a9a1
 800a964:	0800a9a1 	.word	0x0800a9a1
 800a968:	0800a9a1 	.word	0x0800a9a1
 800a96c:	0800a999 	.word	0x0800a999
 800a970:	2301      	movs	r3, #1
 800a972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a976:	e0d6      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a978:	2304      	movs	r3, #4
 800a97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a97e:	e0d2      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a980:	2308      	movs	r3, #8
 800a982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a986:	e0ce      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a988:	2310      	movs	r3, #16
 800a98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a98e:	e0ca      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a990:	2320      	movs	r3, #32
 800a992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a996:	e0c6      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a998:	2340      	movs	r3, #64	@ 0x40
 800a99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a99e:	e0c2      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a9a0:	2380      	movs	r3, #128	@ 0x80
 800a9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9a6:	e0be      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800a9a8:	40011400 	.word	0x40011400
 800a9ac:	58024400 	.word	0x58024400
 800a9b0:	40007800 	.word	0x40007800
 800a9b4:	40007c00 	.word	0x40007c00
 800a9b8:	40011800 	.word	0x40011800
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4aad      	ldr	r2, [pc, #692]	@ (800ac78 <UART_SetConfig+0x900>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d176      	bne.n	800aab4 <UART_SetConfig+0x73c>
 800a9c6:	4bad      	ldr	r3, [pc, #692]	@ (800ac7c <UART_SetConfig+0x904>)
 800a9c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a9ce:	2b28      	cmp	r3, #40	@ 0x28
 800a9d0:	d86c      	bhi.n	800aaac <UART_SetConfig+0x734>
 800a9d2:	a201      	add	r2, pc, #4	@ (adr r2, 800a9d8 <UART_SetConfig+0x660>)
 800a9d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9d8:	0800aa7d 	.word	0x0800aa7d
 800a9dc:	0800aaad 	.word	0x0800aaad
 800a9e0:	0800aaad 	.word	0x0800aaad
 800a9e4:	0800aaad 	.word	0x0800aaad
 800a9e8:	0800aaad 	.word	0x0800aaad
 800a9ec:	0800aaad 	.word	0x0800aaad
 800a9f0:	0800aaad 	.word	0x0800aaad
 800a9f4:	0800aaad 	.word	0x0800aaad
 800a9f8:	0800aa85 	.word	0x0800aa85
 800a9fc:	0800aaad 	.word	0x0800aaad
 800aa00:	0800aaad 	.word	0x0800aaad
 800aa04:	0800aaad 	.word	0x0800aaad
 800aa08:	0800aaad 	.word	0x0800aaad
 800aa0c:	0800aaad 	.word	0x0800aaad
 800aa10:	0800aaad 	.word	0x0800aaad
 800aa14:	0800aaad 	.word	0x0800aaad
 800aa18:	0800aa8d 	.word	0x0800aa8d
 800aa1c:	0800aaad 	.word	0x0800aaad
 800aa20:	0800aaad 	.word	0x0800aaad
 800aa24:	0800aaad 	.word	0x0800aaad
 800aa28:	0800aaad 	.word	0x0800aaad
 800aa2c:	0800aaad 	.word	0x0800aaad
 800aa30:	0800aaad 	.word	0x0800aaad
 800aa34:	0800aaad 	.word	0x0800aaad
 800aa38:	0800aa95 	.word	0x0800aa95
 800aa3c:	0800aaad 	.word	0x0800aaad
 800aa40:	0800aaad 	.word	0x0800aaad
 800aa44:	0800aaad 	.word	0x0800aaad
 800aa48:	0800aaad 	.word	0x0800aaad
 800aa4c:	0800aaad 	.word	0x0800aaad
 800aa50:	0800aaad 	.word	0x0800aaad
 800aa54:	0800aaad 	.word	0x0800aaad
 800aa58:	0800aa9d 	.word	0x0800aa9d
 800aa5c:	0800aaad 	.word	0x0800aaad
 800aa60:	0800aaad 	.word	0x0800aaad
 800aa64:	0800aaad 	.word	0x0800aaad
 800aa68:	0800aaad 	.word	0x0800aaad
 800aa6c:	0800aaad 	.word	0x0800aaad
 800aa70:	0800aaad 	.word	0x0800aaad
 800aa74:	0800aaad 	.word	0x0800aaad
 800aa78:	0800aaa5 	.word	0x0800aaa5
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa82:	e050      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800aa84:	2304      	movs	r3, #4
 800aa86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa8a:	e04c      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800aa8c:	2308      	movs	r3, #8
 800aa8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa92:	e048      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800aa94:	2310      	movs	r3, #16
 800aa96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa9a:	e044      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800aa9c:	2320      	movs	r3, #32
 800aa9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaa2:	e040      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800aaa4:	2340      	movs	r3, #64	@ 0x40
 800aaa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaaa:	e03c      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800aaac:	2380      	movs	r3, #128	@ 0x80
 800aaae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aab2:	e038      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800aab4:	697b      	ldr	r3, [r7, #20]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4a71      	ldr	r2, [pc, #452]	@ (800ac80 <UART_SetConfig+0x908>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d130      	bne.n	800ab20 <UART_SetConfig+0x7a8>
 800aabe:	4b6f      	ldr	r3, [pc, #444]	@ (800ac7c <UART_SetConfig+0x904>)
 800aac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aac2:	f003 0307 	and.w	r3, r3, #7
 800aac6:	2b05      	cmp	r3, #5
 800aac8:	d826      	bhi.n	800ab18 <UART_SetConfig+0x7a0>
 800aaca:	a201      	add	r2, pc, #4	@ (adr r2, 800aad0 <UART_SetConfig+0x758>)
 800aacc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aad0:	0800aae9 	.word	0x0800aae9
 800aad4:	0800aaf1 	.word	0x0800aaf1
 800aad8:	0800aaf9 	.word	0x0800aaf9
 800aadc:	0800ab01 	.word	0x0800ab01
 800aae0:	0800ab09 	.word	0x0800ab09
 800aae4:	0800ab11 	.word	0x0800ab11
 800aae8:	2302      	movs	r3, #2
 800aaea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaee:	e01a      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800aaf0:	2304      	movs	r3, #4
 800aaf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaf6:	e016      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800aaf8:	2308      	movs	r3, #8
 800aafa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aafe:	e012      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800ab00:	2310      	movs	r3, #16
 800ab02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab06:	e00e      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800ab08:	2320      	movs	r3, #32
 800ab0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab0e:	e00a      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800ab10:	2340      	movs	r3, #64	@ 0x40
 800ab12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab16:	e006      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800ab18:	2380      	movs	r3, #128	@ 0x80
 800ab1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1e:	e002      	b.n	800ab26 <UART_SetConfig+0x7ae>
 800ab20:	2380      	movs	r3, #128	@ 0x80
 800ab22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	4a55      	ldr	r2, [pc, #340]	@ (800ac80 <UART_SetConfig+0x908>)
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	f040 80f8 	bne.w	800ad22 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ab32:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ab36:	2b20      	cmp	r3, #32
 800ab38:	dc46      	bgt.n	800abc8 <UART_SetConfig+0x850>
 800ab3a:	2b02      	cmp	r3, #2
 800ab3c:	db75      	blt.n	800ac2a <UART_SetConfig+0x8b2>
 800ab3e:	3b02      	subs	r3, #2
 800ab40:	2b1e      	cmp	r3, #30
 800ab42:	d872      	bhi.n	800ac2a <UART_SetConfig+0x8b2>
 800ab44:	a201      	add	r2, pc, #4	@ (adr r2, 800ab4c <UART_SetConfig+0x7d4>)
 800ab46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab4a:	bf00      	nop
 800ab4c:	0800abcf 	.word	0x0800abcf
 800ab50:	0800ac2b 	.word	0x0800ac2b
 800ab54:	0800abd7 	.word	0x0800abd7
 800ab58:	0800ac2b 	.word	0x0800ac2b
 800ab5c:	0800ac2b 	.word	0x0800ac2b
 800ab60:	0800ac2b 	.word	0x0800ac2b
 800ab64:	0800abe7 	.word	0x0800abe7
 800ab68:	0800ac2b 	.word	0x0800ac2b
 800ab6c:	0800ac2b 	.word	0x0800ac2b
 800ab70:	0800ac2b 	.word	0x0800ac2b
 800ab74:	0800ac2b 	.word	0x0800ac2b
 800ab78:	0800ac2b 	.word	0x0800ac2b
 800ab7c:	0800ac2b 	.word	0x0800ac2b
 800ab80:	0800ac2b 	.word	0x0800ac2b
 800ab84:	0800abf7 	.word	0x0800abf7
 800ab88:	0800ac2b 	.word	0x0800ac2b
 800ab8c:	0800ac2b 	.word	0x0800ac2b
 800ab90:	0800ac2b 	.word	0x0800ac2b
 800ab94:	0800ac2b 	.word	0x0800ac2b
 800ab98:	0800ac2b 	.word	0x0800ac2b
 800ab9c:	0800ac2b 	.word	0x0800ac2b
 800aba0:	0800ac2b 	.word	0x0800ac2b
 800aba4:	0800ac2b 	.word	0x0800ac2b
 800aba8:	0800ac2b 	.word	0x0800ac2b
 800abac:	0800ac2b 	.word	0x0800ac2b
 800abb0:	0800ac2b 	.word	0x0800ac2b
 800abb4:	0800ac2b 	.word	0x0800ac2b
 800abb8:	0800ac2b 	.word	0x0800ac2b
 800abbc:	0800ac2b 	.word	0x0800ac2b
 800abc0:	0800ac2b 	.word	0x0800ac2b
 800abc4:	0800ac1d 	.word	0x0800ac1d
 800abc8:	2b40      	cmp	r3, #64	@ 0x40
 800abca:	d02a      	beq.n	800ac22 <UART_SetConfig+0x8aa>
 800abcc:	e02d      	b.n	800ac2a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800abce:	f7fd fd91 	bl	80086f4 <HAL_RCCEx_GetD3PCLK1Freq>
 800abd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800abd4:	e02f      	b.n	800ac36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800abda:	4618      	mov	r0, r3
 800abdc:	f7fd fda0 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800abe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abe4:	e027      	b.n	800ac36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abe6:	f107 0318 	add.w	r3, r7, #24
 800abea:	4618      	mov	r0, r3
 800abec:	f7fd feec 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800abf0:	69fb      	ldr	r3, [r7, #28]
 800abf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abf4:	e01f      	b.n	800ac36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800abf6:	4b21      	ldr	r3, [pc, #132]	@ (800ac7c <UART_SetConfig+0x904>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f003 0320 	and.w	r3, r3, #32
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d009      	beq.n	800ac16 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ac02:	4b1e      	ldr	r3, [pc, #120]	@ (800ac7c <UART_SetConfig+0x904>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	08db      	lsrs	r3, r3, #3
 800ac08:	f003 0303 	and.w	r3, r3, #3
 800ac0c:	4a1d      	ldr	r2, [pc, #116]	@ (800ac84 <UART_SetConfig+0x90c>)
 800ac0e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ac14:	e00f      	b.n	800ac36 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ac16:	4b1b      	ldr	r3, [pc, #108]	@ (800ac84 <UART_SetConfig+0x90c>)
 800ac18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac1a:	e00c      	b.n	800ac36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ac1c:	4b1a      	ldr	r3, [pc, #104]	@ (800ac88 <UART_SetConfig+0x910>)
 800ac1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac20:	e009      	b.n	800ac36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac28:	e005      	b.n	800ac36 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ac34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ac36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	f000 81ee 	beq.w	800b01a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac42:	4a12      	ldr	r2, [pc, #72]	@ (800ac8c <UART_SetConfig+0x914>)
 800ac44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac48:	461a      	mov	r2, r3
 800ac4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac4c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac50:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	685a      	ldr	r2, [r3, #4]
 800ac56:	4613      	mov	r3, r2
 800ac58:	005b      	lsls	r3, r3, #1
 800ac5a:	4413      	add	r3, r2
 800ac5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac5e:	429a      	cmp	r2, r3
 800ac60:	d305      	bcc.n	800ac6e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	685b      	ldr	r3, [r3, #4]
 800ac66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ac68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d910      	bls.n	800ac90 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800ac6e:	2301      	movs	r3, #1
 800ac70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ac74:	e1d1      	b.n	800b01a <UART_SetConfig+0xca2>
 800ac76:	bf00      	nop
 800ac78:	40011c00 	.word	0x40011c00
 800ac7c:	58024400 	.word	0x58024400
 800ac80:	58000c00 	.word	0x58000c00
 800ac84:	03d09000 	.word	0x03d09000
 800ac88:	003d0900 	.word	0x003d0900
 800ac8c:	08011ea4 	.word	0x08011ea4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac92:	2200      	movs	r2, #0
 800ac94:	60bb      	str	r3, [r7, #8]
 800ac96:	60fa      	str	r2, [r7, #12]
 800ac98:	697b      	ldr	r3, [r7, #20]
 800ac9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac9c:	4ac0      	ldr	r2, [pc, #768]	@ (800afa0 <UART_SetConfig+0xc28>)
 800ac9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aca2:	b29b      	uxth	r3, r3
 800aca4:	2200      	movs	r2, #0
 800aca6:	603b      	str	r3, [r7, #0]
 800aca8:	607a      	str	r2, [r7, #4]
 800acaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800acae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800acb2:	f7f5 fd41 	bl	8000738 <__aeabi_uldivmod>
 800acb6:	4602      	mov	r2, r0
 800acb8:	460b      	mov	r3, r1
 800acba:	4610      	mov	r0, r2
 800acbc:	4619      	mov	r1, r3
 800acbe:	f04f 0200 	mov.w	r2, #0
 800acc2:	f04f 0300 	mov.w	r3, #0
 800acc6:	020b      	lsls	r3, r1, #8
 800acc8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800accc:	0202      	lsls	r2, r0, #8
 800acce:	6979      	ldr	r1, [r7, #20]
 800acd0:	6849      	ldr	r1, [r1, #4]
 800acd2:	0849      	lsrs	r1, r1, #1
 800acd4:	2000      	movs	r0, #0
 800acd6:	460c      	mov	r4, r1
 800acd8:	4605      	mov	r5, r0
 800acda:	eb12 0804 	adds.w	r8, r2, r4
 800acde:	eb43 0905 	adc.w	r9, r3, r5
 800ace2:	697b      	ldr	r3, [r7, #20]
 800ace4:	685b      	ldr	r3, [r3, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	469a      	mov	sl, r3
 800acea:	4693      	mov	fp, r2
 800acec:	4652      	mov	r2, sl
 800acee:	465b      	mov	r3, fp
 800acf0:	4640      	mov	r0, r8
 800acf2:	4649      	mov	r1, r9
 800acf4:	f7f5 fd20 	bl	8000738 <__aeabi_uldivmod>
 800acf8:	4602      	mov	r2, r0
 800acfa:	460b      	mov	r3, r1
 800acfc:	4613      	mov	r3, r2
 800acfe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ad00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad06:	d308      	bcc.n	800ad1a <UART_SetConfig+0x9a2>
 800ad08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad0e:	d204      	bcs.n	800ad1a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ad16:	60da      	str	r2, [r3, #12]
 800ad18:	e17f      	b.n	800b01a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ad20:	e17b      	b.n	800b01a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	69db      	ldr	r3, [r3, #28]
 800ad26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad2a:	f040 80bd 	bne.w	800aea8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800ad2e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ad32:	2b20      	cmp	r3, #32
 800ad34:	dc48      	bgt.n	800adc8 <UART_SetConfig+0xa50>
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	db7b      	blt.n	800ae32 <UART_SetConfig+0xaba>
 800ad3a:	2b20      	cmp	r3, #32
 800ad3c:	d879      	bhi.n	800ae32 <UART_SetConfig+0xaba>
 800ad3e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad44 <UART_SetConfig+0x9cc>)
 800ad40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad44:	0800adcf 	.word	0x0800adcf
 800ad48:	0800add7 	.word	0x0800add7
 800ad4c:	0800ae33 	.word	0x0800ae33
 800ad50:	0800ae33 	.word	0x0800ae33
 800ad54:	0800addf 	.word	0x0800addf
 800ad58:	0800ae33 	.word	0x0800ae33
 800ad5c:	0800ae33 	.word	0x0800ae33
 800ad60:	0800ae33 	.word	0x0800ae33
 800ad64:	0800adef 	.word	0x0800adef
 800ad68:	0800ae33 	.word	0x0800ae33
 800ad6c:	0800ae33 	.word	0x0800ae33
 800ad70:	0800ae33 	.word	0x0800ae33
 800ad74:	0800ae33 	.word	0x0800ae33
 800ad78:	0800ae33 	.word	0x0800ae33
 800ad7c:	0800ae33 	.word	0x0800ae33
 800ad80:	0800ae33 	.word	0x0800ae33
 800ad84:	0800adff 	.word	0x0800adff
 800ad88:	0800ae33 	.word	0x0800ae33
 800ad8c:	0800ae33 	.word	0x0800ae33
 800ad90:	0800ae33 	.word	0x0800ae33
 800ad94:	0800ae33 	.word	0x0800ae33
 800ad98:	0800ae33 	.word	0x0800ae33
 800ad9c:	0800ae33 	.word	0x0800ae33
 800ada0:	0800ae33 	.word	0x0800ae33
 800ada4:	0800ae33 	.word	0x0800ae33
 800ada8:	0800ae33 	.word	0x0800ae33
 800adac:	0800ae33 	.word	0x0800ae33
 800adb0:	0800ae33 	.word	0x0800ae33
 800adb4:	0800ae33 	.word	0x0800ae33
 800adb8:	0800ae33 	.word	0x0800ae33
 800adbc:	0800ae33 	.word	0x0800ae33
 800adc0:	0800ae33 	.word	0x0800ae33
 800adc4:	0800ae25 	.word	0x0800ae25
 800adc8:	2b40      	cmp	r3, #64	@ 0x40
 800adca:	d02e      	beq.n	800ae2a <UART_SetConfig+0xab2>
 800adcc:	e031      	b.n	800ae32 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800adce:	f7fb fdf3 	bl	80069b8 <HAL_RCC_GetPCLK1Freq>
 800add2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800add4:	e033      	b.n	800ae3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800add6:	f7fb fe05 	bl	80069e4 <HAL_RCC_GetPCLK2Freq>
 800adda:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800addc:	e02f      	b.n	800ae3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800adde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ade2:	4618      	mov	r0, r3
 800ade4:	f7fd fc9c 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ade8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adec:	e027      	b.n	800ae3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800adee:	f107 0318 	add.w	r3, r7, #24
 800adf2:	4618      	mov	r0, r3
 800adf4:	f7fd fde8 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800adf8:	69fb      	ldr	r3, [r7, #28]
 800adfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adfc:	e01f      	b.n	800ae3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800adfe:	4b69      	ldr	r3, [pc, #420]	@ (800afa4 <UART_SetConfig+0xc2c>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	f003 0320 	and.w	r3, r3, #32
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d009      	beq.n	800ae1e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ae0a:	4b66      	ldr	r3, [pc, #408]	@ (800afa4 <UART_SetConfig+0xc2c>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	08db      	lsrs	r3, r3, #3
 800ae10:	f003 0303 	and.w	r3, r3, #3
 800ae14:	4a64      	ldr	r2, [pc, #400]	@ (800afa8 <UART_SetConfig+0xc30>)
 800ae16:	fa22 f303 	lsr.w	r3, r2, r3
 800ae1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ae1c:	e00f      	b.n	800ae3e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800ae1e:	4b62      	ldr	r3, [pc, #392]	@ (800afa8 <UART_SetConfig+0xc30>)
 800ae20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae22:	e00c      	b.n	800ae3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ae24:	4b61      	ldr	r3, [pc, #388]	@ (800afac <UART_SetConfig+0xc34>)
 800ae26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae28:	e009      	b.n	800ae3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae30:	e005      	b.n	800ae3e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800ae32:	2300      	movs	r3, #0
 800ae34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ae36:	2301      	movs	r3, #1
 800ae38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ae3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ae3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	f000 80ea 	beq.w	800b01a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae4a:	4a55      	ldr	r2, [pc, #340]	@ (800afa0 <UART_SetConfig+0xc28>)
 800ae4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae50:	461a      	mov	r2, r3
 800ae52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae54:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae58:	005a      	lsls	r2, r3, #1
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	685b      	ldr	r3, [r3, #4]
 800ae5e:	085b      	lsrs	r3, r3, #1
 800ae60:	441a      	add	r2, r3
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	685b      	ldr	r3, [r3, #4]
 800ae66:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae6a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae6e:	2b0f      	cmp	r3, #15
 800ae70:	d916      	bls.n	800aea0 <UART_SetConfig+0xb28>
 800ae72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae78:	d212      	bcs.n	800aea0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ae7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae7c:	b29b      	uxth	r3, r3
 800ae7e:	f023 030f 	bic.w	r3, r3, #15
 800ae82:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ae84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae86:	085b      	lsrs	r3, r3, #1
 800ae88:	b29b      	uxth	r3, r3
 800ae8a:	f003 0307 	and.w	r3, r3, #7
 800ae8e:	b29a      	uxth	r2, r3
 800ae90:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ae92:	4313      	orrs	r3, r2
 800ae94:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ae9c:	60da      	str	r2, [r3, #12]
 800ae9e:	e0bc      	b.n	800b01a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800aea0:	2301      	movs	r3, #1
 800aea2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800aea6:	e0b8      	b.n	800b01a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aea8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aeac:	2b20      	cmp	r3, #32
 800aeae:	dc4b      	bgt.n	800af48 <UART_SetConfig+0xbd0>
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	f2c0 8087 	blt.w	800afc4 <UART_SetConfig+0xc4c>
 800aeb6:	2b20      	cmp	r3, #32
 800aeb8:	f200 8084 	bhi.w	800afc4 <UART_SetConfig+0xc4c>
 800aebc:	a201      	add	r2, pc, #4	@ (adr r2, 800aec4 <UART_SetConfig+0xb4c>)
 800aebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aec2:	bf00      	nop
 800aec4:	0800af4f 	.word	0x0800af4f
 800aec8:	0800af57 	.word	0x0800af57
 800aecc:	0800afc5 	.word	0x0800afc5
 800aed0:	0800afc5 	.word	0x0800afc5
 800aed4:	0800af5f 	.word	0x0800af5f
 800aed8:	0800afc5 	.word	0x0800afc5
 800aedc:	0800afc5 	.word	0x0800afc5
 800aee0:	0800afc5 	.word	0x0800afc5
 800aee4:	0800af6f 	.word	0x0800af6f
 800aee8:	0800afc5 	.word	0x0800afc5
 800aeec:	0800afc5 	.word	0x0800afc5
 800aef0:	0800afc5 	.word	0x0800afc5
 800aef4:	0800afc5 	.word	0x0800afc5
 800aef8:	0800afc5 	.word	0x0800afc5
 800aefc:	0800afc5 	.word	0x0800afc5
 800af00:	0800afc5 	.word	0x0800afc5
 800af04:	0800af7f 	.word	0x0800af7f
 800af08:	0800afc5 	.word	0x0800afc5
 800af0c:	0800afc5 	.word	0x0800afc5
 800af10:	0800afc5 	.word	0x0800afc5
 800af14:	0800afc5 	.word	0x0800afc5
 800af18:	0800afc5 	.word	0x0800afc5
 800af1c:	0800afc5 	.word	0x0800afc5
 800af20:	0800afc5 	.word	0x0800afc5
 800af24:	0800afc5 	.word	0x0800afc5
 800af28:	0800afc5 	.word	0x0800afc5
 800af2c:	0800afc5 	.word	0x0800afc5
 800af30:	0800afc5 	.word	0x0800afc5
 800af34:	0800afc5 	.word	0x0800afc5
 800af38:	0800afc5 	.word	0x0800afc5
 800af3c:	0800afc5 	.word	0x0800afc5
 800af40:	0800afc5 	.word	0x0800afc5
 800af44:	0800afb7 	.word	0x0800afb7
 800af48:	2b40      	cmp	r3, #64	@ 0x40
 800af4a:	d037      	beq.n	800afbc <UART_SetConfig+0xc44>
 800af4c:	e03a      	b.n	800afc4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af4e:	f7fb fd33 	bl	80069b8 <HAL_RCC_GetPCLK1Freq>
 800af52:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af54:	e03c      	b.n	800afd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800af56:	f7fb fd45 	bl	80069e4 <HAL_RCC_GetPCLK2Freq>
 800af5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af5c:	e038      	b.n	800afd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af62:	4618      	mov	r0, r3
 800af64:	f7fd fbdc 	bl	8008720 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af6c:	e030      	b.n	800afd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af6e:	f107 0318 	add.w	r3, r7, #24
 800af72:	4618      	mov	r0, r3
 800af74:	f7fd fd28 	bl	80089c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af78:	69fb      	ldr	r3, [r7, #28]
 800af7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af7c:	e028      	b.n	800afd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af7e:	4b09      	ldr	r3, [pc, #36]	@ (800afa4 <UART_SetConfig+0xc2c>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	f003 0320 	and.w	r3, r3, #32
 800af86:	2b00      	cmp	r3, #0
 800af88:	d012      	beq.n	800afb0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af8a:	4b06      	ldr	r3, [pc, #24]	@ (800afa4 <UART_SetConfig+0xc2c>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	08db      	lsrs	r3, r3, #3
 800af90:	f003 0303 	and.w	r3, r3, #3
 800af94:	4a04      	ldr	r2, [pc, #16]	@ (800afa8 <UART_SetConfig+0xc30>)
 800af96:	fa22 f303 	lsr.w	r3, r2, r3
 800af9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800af9c:	e018      	b.n	800afd0 <UART_SetConfig+0xc58>
 800af9e:	bf00      	nop
 800afa0:	08011ea4 	.word	0x08011ea4
 800afa4:	58024400 	.word	0x58024400
 800afa8:	03d09000 	.word	0x03d09000
 800afac:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800afb0:	4b24      	ldr	r3, [pc, #144]	@ (800b044 <UART_SetConfig+0xccc>)
 800afb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afb4:	e00c      	b.n	800afd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800afb6:	4b24      	ldr	r3, [pc, #144]	@ (800b048 <UART_SetConfig+0xcd0>)
 800afb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afba:	e009      	b.n	800afd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800afbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afc2:	e005      	b.n	800afd0 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800afc4:	2300      	movs	r3, #0
 800afc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800afc8:	2301      	movs	r3, #1
 800afca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800afce:	bf00      	nop
    }

    if (pclk != 0U)
 800afd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d021      	beq.n	800b01a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afda:	4a1c      	ldr	r2, [pc, #112]	@ (800b04c <UART_SetConfig+0xcd4>)
 800afdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afe0:	461a      	mov	r2, r3
 800afe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afe4:	fbb3 f2f2 	udiv	r2, r3, r2
 800afe8:	697b      	ldr	r3, [r7, #20]
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	085b      	lsrs	r3, r3, #1
 800afee:	441a      	add	r2, r3
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	fbb2 f3f3 	udiv	r3, r2, r3
 800aff8:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800affa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800affc:	2b0f      	cmp	r3, #15
 800affe:	d909      	bls.n	800b014 <UART_SetConfig+0xc9c>
 800b000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b002:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b006:	d205      	bcs.n	800b014 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b00a:	b29a      	uxth	r2, r3
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	60da      	str	r2, [r3, #12]
 800b012:	e002      	b.n	800b01a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b014:	2301      	movs	r3, #1
 800b016:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b01a:	697b      	ldr	r3, [r7, #20]
 800b01c:	2201      	movs	r2, #1
 800b01e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	2201      	movs	r2, #1
 800b026:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	2200      	movs	r2, #0
 800b02e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	2200      	movs	r2, #0
 800b034:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b036:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3748      	adds	r7, #72	@ 0x48
 800b03e:	46bd      	mov	sp, r7
 800b040:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b044:	03d09000 	.word	0x03d09000
 800b048:	003d0900 	.word	0x003d0900
 800b04c:	08011ea4 	.word	0x08011ea4

0800b050 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b050:	b480      	push	{r7}
 800b052:	b083      	sub	sp, #12
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b05c:	f003 0308 	and.w	r3, r3, #8
 800b060:	2b00      	cmp	r3, #0
 800b062:	d00a      	beq.n	800b07a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	430a      	orrs	r2, r1
 800b078:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b07e:	f003 0301 	and.w	r3, r3, #1
 800b082:	2b00      	cmp	r3, #0
 800b084:	d00a      	beq.n	800b09c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	430a      	orrs	r2, r1
 800b09a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0a0:	f003 0302 	and.w	r3, r3, #2
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d00a      	beq.n	800b0be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	685b      	ldr	r3, [r3, #4]
 800b0ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	430a      	orrs	r2, r1
 800b0bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0c2:	f003 0304 	and.w	r3, r3, #4
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d00a      	beq.n	800b0e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	685b      	ldr	r3, [r3, #4]
 800b0d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	430a      	orrs	r2, r1
 800b0de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0e4:	f003 0310 	and.w	r3, r3, #16
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d00a      	beq.n	800b102 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	689b      	ldr	r3, [r3, #8]
 800b0f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	430a      	orrs	r2, r1
 800b100:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b106:	f003 0320 	and.w	r3, r3, #32
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d00a      	beq.n	800b124 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	689b      	ldr	r3, [r3, #8]
 800b114:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	430a      	orrs	r2, r1
 800b122:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d01a      	beq.n	800b166 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	430a      	orrs	r2, r1
 800b144:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b14a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b14e:	d10a      	bne.n	800b166 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	430a      	orrs	r2, r1
 800b164:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b16a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d00a      	beq.n	800b188 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	430a      	orrs	r2, r1
 800b186:	605a      	str	r2, [r3, #4]
  }
}
 800b188:	bf00      	nop
 800b18a:	370c      	adds	r7, #12
 800b18c:	46bd      	mov	sp, r7
 800b18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b192:	4770      	bx	lr

0800b194 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b098      	sub	sp, #96	@ 0x60
 800b198:	af02      	add	r7, sp, #8
 800b19a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2200      	movs	r2, #0
 800b1a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b1a4:	f7f7 fc18 	bl	80029d8 <HAL_GetTick>
 800b1a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f003 0308 	and.w	r3, r3, #8
 800b1b4:	2b08      	cmp	r3, #8
 800b1b6:	d12f      	bne.n	800b218 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b1b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b1bc:	9300      	str	r3, [sp, #0]
 800b1be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f000 f88e 	bl	800b2e8 <UART_WaitOnFlagUntilTimeout>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d022      	beq.n	800b218 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1da:	e853 3f00 	ldrex	r3, [r3]
 800b1de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b1e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b1e6:	653b      	str	r3, [r7, #80]	@ 0x50
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	461a      	mov	r2, r3
 800b1ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b1f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1f8:	e841 2300 	strex	r3, r2, [r1]
 800b1fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b1fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b200:	2b00      	cmp	r3, #0
 800b202:	d1e6      	bne.n	800b1d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2220      	movs	r2, #32
 800b208:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2200      	movs	r2, #0
 800b210:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b214:	2303      	movs	r3, #3
 800b216:	e063      	b.n	800b2e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	f003 0304 	and.w	r3, r3, #4
 800b222:	2b04      	cmp	r3, #4
 800b224:	d149      	bne.n	800b2ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b226:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b22a:	9300      	str	r3, [sp, #0]
 800b22c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b22e:	2200      	movs	r2, #0
 800b230:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 f857 	bl	800b2e8 <UART_WaitOnFlagUntilTimeout>
 800b23a:	4603      	mov	r3, r0
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d03c      	beq.n	800b2ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b248:	e853 3f00 	ldrex	r3, [r3]
 800b24c:	623b      	str	r3, [r7, #32]
   return(result);
 800b24e:	6a3b      	ldr	r3, [r7, #32]
 800b250:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b254:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	461a      	mov	r2, r3
 800b25c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b25e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b260:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b262:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b264:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b266:	e841 2300 	strex	r3, r2, [r1]
 800b26a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b26c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d1e6      	bne.n	800b240 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	3308      	adds	r3, #8
 800b278:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	e853 3f00 	ldrex	r3, [r3]
 800b280:	60fb      	str	r3, [r7, #12]
   return(result);
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	f023 0301 	bic.w	r3, r3, #1
 800b288:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	3308      	adds	r3, #8
 800b290:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b292:	61fa      	str	r2, [r7, #28]
 800b294:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b296:	69b9      	ldr	r1, [r7, #24]
 800b298:	69fa      	ldr	r2, [r7, #28]
 800b29a:	e841 2300 	strex	r3, r2, [r1]
 800b29e:	617b      	str	r3, [r7, #20]
   return(result);
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d1e5      	bne.n	800b272 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2220      	movs	r2, #32
 800b2aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b2b6:	2303      	movs	r3, #3
 800b2b8:	e012      	b.n	800b2e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2220      	movs	r2, #32
 800b2be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2220      	movs	r2, #32
 800b2c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b2de:	2300      	movs	r3, #0
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3758      	adds	r7, #88	@ 0x58
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b084      	sub	sp, #16
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	60f8      	str	r0, [r7, #12]
 800b2f0:	60b9      	str	r1, [r7, #8]
 800b2f2:	603b      	str	r3, [r7, #0]
 800b2f4:	4613      	mov	r3, r2
 800b2f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b2f8:	e04f      	b.n	800b39a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b300:	d04b      	beq.n	800b39a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b302:	f7f7 fb69 	bl	80029d8 <HAL_GetTick>
 800b306:	4602      	mov	r2, r0
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	1ad3      	subs	r3, r2, r3
 800b30c:	69ba      	ldr	r2, [r7, #24]
 800b30e:	429a      	cmp	r2, r3
 800b310:	d302      	bcc.n	800b318 <UART_WaitOnFlagUntilTimeout+0x30>
 800b312:	69bb      	ldr	r3, [r7, #24]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d101      	bne.n	800b31c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b318:	2303      	movs	r3, #3
 800b31a:	e04e      	b.n	800b3ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f003 0304 	and.w	r3, r3, #4
 800b326:	2b00      	cmp	r3, #0
 800b328:	d037      	beq.n	800b39a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	2b80      	cmp	r3, #128	@ 0x80
 800b32e:	d034      	beq.n	800b39a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	2b40      	cmp	r3, #64	@ 0x40
 800b334:	d031      	beq.n	800b39a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	69db      	ldr	r3, [r3, #28]
 800b33c:	f003 0308 	and.w	r3, r3, #8
 800b340:	2b08      	cmp	r3, #8
 800b342:	d110      	bne.n	800b366 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	2208      	movs	r2, #8
 800b34a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b34c:	68f8      	ldr	r0, [r7, #12]
 800b34e:	f000 f95b 	bl	800b608 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2208      	movs	r2, #8
 800b356:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	2200      	movs	r2, #0
 800b35e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b362:	2301      	movs	r3, #1
 800b364:	e029      	b.n	800b3ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	69db      	ldr	r3, [r3, #28]
 800b36c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b370:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b374:	d111      	bne.n	800b39a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b37e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	f000 f941 	bl	800b608 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	2220      	movs	r2, #32
 800b38a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	2200      	movs	r2, #0
 800b392:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b396:	2303      	movs	r3, #3
 800b398:	e00f      	b.n	800b3ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	69da      	ldr	r2, [r3, #28]
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	4013      	ands	r3, r2
 800b3a4:	68ba      	ldr	r2, [r7, #8]
 800b3a6:	429a      	cmp	r2, r3
 800b3a8:	bf0c      	ite	eq
 800b3aa:	2301      	moveq	r3, #1
 800b3ac:	2300      	movne	r3, #0
 800b3ae:	b2db      	uxtb	r3, r3
 800b3b0:	461a      	mov	r2, r3
 800b3b2:	79fb      	ldrb	r3, [r7, #7]
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	d0a0      	beq.n	800b2fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b3b8:	2300      	movs	r3, #0
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
	...

0800b3c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b3c4:	b480      	push	{r7}
 800b3c6:	b0a3      	sub	sp, #140	@ 0x8c
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	68ba      	ldr	r2, [r7, #8]
 800b3d6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	88fa      	ldrh	r2, [r7, #6]
 800b3dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	88fa      	ldrh	r2, [r7, #6]
 800b3e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	689b      	ldr	r3, [r3, #8]
 800b3f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3f6:	d10e      	bne.n	800b416 <UART_Start_Receive_IT+0x52>
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	691b      	ldr	r3, [r3, #16]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d105      	bne.n	800b40c <UART_Start_Receive_IT+0x48>
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b406:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b40a:	e02d      	b.n	800b468 <UART_Start_Receive_IT+0xa4>
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	22ff      	movs	r2, #255	@ 0xff
 800b410:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b414:	e028      	b.n	800b468 <UART_Start_Receive_IT+0xa4>
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	689b      	ldr	r3, [r3, #8]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d10d      	bne.n	800b43a <UART_Start_Receive_IT+0x76>
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	691b      	ldr	r3, [r3, #16]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d104      	bne.n	800b430 <UART_Start_Receive_IT+0x6c>
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	22ff      	movs	r2, #255	@ 0xff
 800b42a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b42e:	e01b      	b.n	800b468 <UART_Start_Receive_IT+0xa4>
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	227f      	movs	r2, #127	@ 0x7f
 800b434:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b438:	e016      	b.n	800b468 <UART_Start_Receive_IT+0xa4>
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	689b      	ldr	r3, [r3, #8]
 800b43e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b442:	d10d      	bne.n	800b460 <UART_Start_Receive_IT+0x9c>
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	691b      	ldr	r3, [r3, #16]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d104      	bne.n	800b456 <UART_Start_Receive_IT+0x92>
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	227f      	movs	r2, #127	@ 0x7f
 800b450:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b454:	e008      	b.n	800b468 <UART_Start_Receive_IT+0xa4>
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	223f      	movs	r2, #63	@ 0x3f
 800b45a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b45e:	e003      	b.n	800b468 <UART_Start_Receive_IT+0xa4>
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2200      	movs	r2, #0
 800b464:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	2200      	movs	r2, #0
 800b46c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2222      	movs	r2, #34	@ 0x22
 800b474:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	3308      	adds	r3, #8
 800b47e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b480:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b482:	e853 3f00 	ldrex	r3, [r3]
 800b486:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b488:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b48a:	f043 0301 	orr.w	r3, r3, #1
 800b48e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	3308      	adds	r3, #8
 800b498:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b49c:	673a      	str	r2, [r7, #112]	@ 0x70
 800b49e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4a0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b4a2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b4a4:	e841 2300 	strex	r3, r2, [r1]
 800b4a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800b4aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d1e3      	bne.n	800b478 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b4b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b4b8:	d14f      	bne.n	800b55a <UART_Start_Receive_IT+0x196>
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b4c0:	88fa      	ldrh	r2, [r7, #6]
 800b4c2:	429a      	cmp	r2, r3
 800b4c4:	d349      	bcc.n	800b55a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	689b      	ldr	r3, [r3, #8]
 800b4ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4ce:	d107      	bne.n	800b4e0 <UART_Start_Receive_IT+0x11c>
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	691b      	ldr	r3, [r3, #16]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d103      	bne.n	800b4e0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	4a47      	ldr	r2, [pc, #284]	@ (800b5f8 <UART_Start_Receive_IT+0x234>)
 800b4dc:	675a      	str	r2, [r3, #116]	@ 0x74
 800b4de:	e002      	b.n	800b4e6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	4a46      	ldr	r2, [pc, #280]	@ (800b5fc <UART_Start_Receive_IT+0x238>)
 800b4e4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	691b      	ldr	r3, [r3, #16]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d01a      	beq.n	800b524 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4f6:	e853 3f00 	ldrex	r3, [r3]
 800b4fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b4fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b502:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	461a      	mov	r2, r3
 800b50c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b510:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b512:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b514:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b516:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b518:	e841 2300 	strex	r3, r2, [r1]
 800b51c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b51e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b520:	2b00      	cmp	r3, #0
 800b522:	d1e4      	bne.n	800b4ee <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	3308      	adds	r3, #8
 800b52a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b52c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b52e:	e853 3f00 	ldrex	r3, [r3]
 800b532:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b536:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b53a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	3308      	adds	r3, #8
 800b542:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b544:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b546:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b548:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b54a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b54c:	e841 2300 	strex	r3, r2, [r1]
 800b550:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b554:	2b00      	cmp	r3, #0
 800b556:	d1e5      	bne.n	800b524 <UART_Start_Receive_IT+0x160>
 800b558:	e046      	b.n	800b5e8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	689b      	ldr	r3, [r3, #8]
 800b55e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b562:	d107      	bne.n	800b574 <UART_Start_Receive_IT+0x1b0>
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	691b      	ldr	r3, [r3, #16]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d103      	bne.n	800b574 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	4a24      	ldr	r2, [pc, #144]	@ (800b600 <UART_Start_Receive_IT+0x23c>)
 800b570:	675a      	str	r2, [r3, #116]	@ 0x74
 800b572:	e002      	b.n	800b57a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	4a23      	ldr	r2, [pc, #140]	@ (800b604 <UART_Start_Receive_IT+0x240>)
 800b578:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	691b      	ldr	r3, [r3, #16]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d019      	beq.n	800b5b6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b58a:	e853 3f00 	ldrex	r3, [r3]
 800b58e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b592:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b596:	677b      	str	r3, [r7, #116]	@ 0x74
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	461a      	mov	r2, r3
 800b59e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b5a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5a2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b5a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b5a8:	e841 2300 	strex	r3, r2, [r1]
 800b5ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b5ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d1e6      	bne.n	800b582 <UART_Start_Receive_IT+0x1be>
 800b5b4:	e018      	b.n	800b5e8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	e853 3f00 	ldrex	r3, [r3]
 800b5c2:	613b      	str	r3, [r7, #16]
   return(result);
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	f043 0320 	orr.w	r3, r3, #32
 800b5ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	461a      	mov	r2, r3
 800b5d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b5d4:	623b      	str	r3, [r7, #32]
 800b5d6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5d8:	69f9      	ldr	r1, [r7, #28]
 800b5da:	6a3a      	ldr	r2, [r7, #32]
 800b5dc:	e841 2300 	strex	r3, r2, [r1]
 800b5e0:	61bb      	str	r3, [r7, #24]
   return(result);
 800b5e2:	69bb      	ldr	r3, [r7, #24]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d1e6      	bne.n	800b5b6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800b5e8:	2300      	movs	r3, #0
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	378c      	adds	r7, #140	@ 0x8c
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	0800be25 	.word	0x0800be25
 800b5fc:	0800bac1 	.word	0x0800bac1
 800b600:	0800b909 	.word	0x0800b909
 800b604:	0800b751 	.word	0x0800b751

0800b608 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b608:	b480      	push	{r7}
 800b60a:	b095      	sub	sp, #84	@ 0x54
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b618:	e853 3f00 	ldrex	r3, [r3]
 800b61c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b620:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b624:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	461a      	mov	r2, r3
 800b62c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b62e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b630:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b632:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b634:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b636:	e841 2300 	strex	r3, r2, [r1]
 800b63a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b63c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d1e6      	bne.n	800b610 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	3308      	adds	r3, #8
 800b648:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b64a:	6a3b      	ldr	r3, [r7, #32]
 800b64c:	e853 3f00 	ldrex	r3, [r3]
 800b650:	61fb      	str	r3, [r7, #28]
   return(result);
 800b652:	69fa      	ldr	r2, [r7, #28]
 800b654:	4b1e      	ldr	r3, [pc, #120]	@ (800b6d0 <UART_EndRxTransfer+0xc8>)
 800b656:	4013      	ands	r3, r2
 800b658:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	3308      	adds	r3, #8
 800b660:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b662:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b664:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b666:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b668:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b66a:	e841 2300 	strex	r3, r2, [r1]
 800b66e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b672:	2b00      	cmp	r3, #0
 800b674:	d1e5      	bne.n	800b642 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d118      	bne.n	800b6b0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	e853 3f00 	ldrex	r3, [r3]
 800b68a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	f023 0310 	bic.w	r3, r3, #16
 800b692:	647b      	str	r3, [r7, #68]	@ 0x44
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	461a      	mov	r2, r3
 800b69a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b69c:	61bb      	str	r3, [r7, #24]
 800b69e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a0:	6979      	ldr	r1, [r7, #20]
 800b6a2:	69ba      	ldr	r2, [r7, #24]
 800b6a4:	e841 2300 	strex	r3, r2, [r1]
 800b6a8:	613b      	str	r3, [r7, #16]
   return(result);
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d1e6      	bne.n	800b67e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2220      	movs	r2, #32
 800b6b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b6c4:	bf00      	nop
 800b6c6:	3754      	adds	r7, #84	@ 0x54
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr
 800b6d0:	effffffe 	.word	0xeffffffe

0800b6d4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b084      	sub	sp, #16
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6ea:	68f8      	ldr	r0, [r7, #12]
 800b6ec:	f7fe fe3a 	bl	800a364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6f0:	bf00      	nop
 800b6f2:	3710      	adds	r7, #16
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b088      	sub	sp, #32
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	e853 3f00 	ldrex	r3, [r3]
 800b70c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b714:	61fb      	str	r3, [r7, #28]
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	461a      	mov	r2, r3
 800b71c:	69fb      	ldr	r3, [r7, #28]
 800b71e:	61bb      	str	r3, [r7, #24]
 800b720:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b722:	6979      	ldr	r1, [r7, #20]
 800b724:	69ba      	ldr	r2, [r7, #24]
 800b726:	e841 2300 	strex	r3, r2, [r1]
 800b72a:	613b      	str	r3, [r7, #16]
   return(result);
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d1e6      	bne.n	800b700 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2220      	movs	r2, #32
 800b736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2200      	movs	r2, #0
 800b73e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f7fe fdfb 	bl	800a33c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b746:	bf00      	nop
 800b748:	3720      	adds	r7, #32
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}
	...

0800b750 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b09c      	sub	sp, #112	@ 0x70
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b75e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b768:	2b22      	cmp	r3, #34	@ 0x22
 800b76a:	f040 80be 	bne.w	800b8ea <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b774:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b778:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b77c:	b2d9      	uxtb	r1, r3
 800b77e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b782:	b2da      	uxtb	r2, r3
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b788:	400a      	ands	r2, r1
 800b78a:	b2d2      	uxtb	r2, r2
 800b78c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b792:	1c5a      	adds	r2, r3, #1
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	3b01      	subs	r3, #1
 800b7a2:	b29a      	uxth	r2, r3
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b7b0:	b29b      	uxth	r3, r3
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	f040 80a1 	bne.w	800b8fa <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7c0:	e853 3f00 	ldrex	r3, [r3]
 800b7c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b7c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b7c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	461a      	mov	r2, r3
 800b7d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b7d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b7dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b7de:	e841 2300 	strex	r3, r2, [r1]
 800b7e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b7e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d1e6      	bne.n	800b7b8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	3308      	adds	r3, #8
 800b7f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7f4:	e853 3f00 	ldrex	r3, [r3]
 800b7f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b7fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7fc:	f023 0301 	bic.w	r3, r3, #1
 800b800:	667b      	str	r3, [r7, #100]	@ 0x64
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	3308      	adds	r3, #8
 800b808:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b80a:	647a      	str	r2, [r7, #68]	@ 0x44
 800b80c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b80e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b810:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b812:	e841 2300 	strex	r3, r2, [r1]
 800b816:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d1e5      	bne.n	800b7ea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2220      	movs	r2, #32
 800b822:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	2200      	movs	r2, #0
 800b82a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2200      	movs	r2, #0
 800b830:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4a33      	ldr	r2, [pc, #204]	@ (800b904 <UART_RxISR_8BIT+0x1b4>)
 800b838:	4293      	cmp	r3, r2
 800b83a:	d01f      	beq.n	800b87c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	685b      	ldr	r3, [r3, #4]
 800b842:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b846:	2b00      	cmp	r3, #0
 800b848:	d018      	beq.n	800b87c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b852:	e853 3f00 	ldrex	r3, [r3]
 800b856:	623b      	str	r3, [r7, #32]
   return(result);
 800b858:	6a3b      	ldr	r3, [r7, #32]
 800b85a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b85e:	663b      	str	r3, [r7, #96]	@ 0x60
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	461a      	mov	r2, r3
 800b866:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b868:	633b      	str	r3, [r7, #48]	@ 0x30
 800b86a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b86c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b86e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b870:	e841 2300 	strex	r3, r2, [r1]
 800b874:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d1e6      	bne.n	800b84a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b880:	2b01      	cmp	r3, #1
 800b882:	d12e      	bne.n	800b8e2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2200      	movs	r2, #0
 800b888:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	e853 3f00 	ldrex	r3, [r3]
 800b896:	60fb      	str	r3, [r7, #12]
   return(result);
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	f023 0310 	bic.w	r3, r3, #16
 800b89e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	461a      	mov	r2, r3
 800b8a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b8a8:	61fb      	str	r3, [r7, #28]
 800b8aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8ac:	69b9      	ldr	r1, [r7, #24]
 800b8ae:	69fa      	ldr	r2, [r7, #28]
 800b8b0:	e841 2300 	strex	r3, r2, [r1]
 800b8b4:	617b      	str	r3, [r7, #20]
   return(result);
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d1e6      	bne.n	800b88a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	69db      	ldr	r3, [r3, #28]
 800b8c2:	f003 0310 	and.w	r3, r3, #16
 800b8c6:	2b10      	cmp	r3, #16
 800b8c8:	d103      	bne.n	800b8d2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	2210      	movs	r2, #16
 800b8d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b8d8:	4619      	mov	r1, r3
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f7f5 fd22 	bl	8001324 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b8e0:	e00b      	b.n	800b8fa <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f7fe fd34 	bl	800a350 <HAL_UART_RxCpltCallback>
}
 800b8e8:	e007      	b.n	800b8fa <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	699a      	ldr	r2, [r3, #24]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f042 0208 	orr.w	r2, r2, #8
 800b8f8:	619a      	str	r2, [r3, #24]
}
 800b8fa:	bf00      	nop
 800b8fc:	3770      	adds	r7, #112	@ 0x70
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}
 800b902:	bf00      	nop
 800b904:	58000c00 	.word	0x58000c00

0800b908 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b09c      	sub	sp, #112	@ 0x70
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b916:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b920:	2b22      	cmp	r3, #34	@ 0x22
 800b922:	f040 80be 	bne.w	800baa2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b92c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b934:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b936:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800b93a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b93e:	4013      	ands	r3, r2
 800b940:	b29a      	uxth	r2, r3
 800b942:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b944:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b94a:	1c9a      	adds	r2, r3, #2
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b956:	b29b      	uxth	r3, r3
 800b958:	3b01      	subs	r3, #1
 800b95a:	b29a      	uxth	r2, r3
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b968:	b29b      	uxth	r3, r3
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	f040 80a1 	bne.w	800bab2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b978:	e853 3f00 	ldrex	r3, [r3]
 800b97c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b97e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b980:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b984:	667b      	str	r3, [r7, #100]	@ 0x64
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	461a      	mov	r2, r3
 800b98c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b98e:	657b      	str	r3, [r7, #84]	@ 0x54
 800b990:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b992:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b994:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b996:	e841 2300 	strex	r3, r2, [r1]
 800b99a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b99c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d1e6      	bne.n	800b970 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	3308      	adds	r3, #8
 800b9a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9ac:	e853 3f00 	ldrex	r3, [r3]
 800b9b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b9b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b4:	f023 0301 	bic.w	r3, r3, #1
 800b9b8:	663b      	str	r3, [r7, #96]	@ 0x60
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	3308      	adds	r3, #8
 800b9c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b9c2:	643a      	str	r2, [r7, #64]	@ 0x40
 800b9c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b9c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b9ca:	e841 2300 	strex	r3, r2, [r1]
 800b9ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d1e5      	bne.n	800b9a2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	2220      	movs	r2, #32
 800b9da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	4a33      	ldr	r2, [pc, #204]	@ (800babc <UART_RxISR_16BIT+0x1b4>)
 800b9f0:	4293      	cmp	r3, r2
 800b9f2:	d01f      	beq.n	800ba34 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	685b      	ldr	r3, [r3, #4]
 800b9fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d018      	beq.n	800ba34 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba08:	6a3b      	ldr	r3, [r7, #32]
 800ba0a:	e853 3f00 	ldrex	r3, [r3]
 800ba0e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba10:	69fb      	ldr	r3, [r7, #28]
 800ba12:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ba16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba22:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ba26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba28:	e841 2300 	strex	r3, r2, [r1]
 800ba2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ba2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d1e6      	bne.n	800ba02 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba38:	2b01      	cmp	r3, #1
 800ba3a:	d12e      	bne.n	800ba9a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2200      	movs	r2, #0
 800ba40:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	e853 3f00 	ldrex	r3, [r3]
 800ba4e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	f023 0310 	bic.w	r3, r3, #16
 800ba56:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	461a      	mov	r2, r3
 800ba5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba60:	61bb      	str	r3, [r7, #24]
 800ba62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba64:	6979      	ldr	r1, [r7, #20]
 800ba66:	69ba      	ldr	r2, [r7, #24]
 800ba68:	e841 2300 	strex	r3, r2, [r1]
 800ba6c:	613b      	str	r3, [r7, #16]
   return(result);
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d1e6      	bne.n	800ba42 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	69db      	ldr	r3, [r3, #28]
 800ba7a:	f003 0310 	and.w	r3, r3, #16
 800ba7e:	2b10      	cmp	r3, #16
 800ba80:	d103      	bne.n	800ba8a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	2210      	movs	r2, #16
 800ba88:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba90:	4619      	mov	r1, r3
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f7f5 fc46 	bl	8001324 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ba98:	e00b      	b.n	800bab2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	f7fe fc58 	bl	800a350 <HAL_UART_RxCpltCallback>
}
 800baa0:	e007      	b.n	800bab2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	699a      	ldr	r2, [r3, #24]
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	f042 0208 	orr.w	r2, r2, #8
 800bab0:	619a      	str	r2, [r3, #24]
}
 800bab2:	bf00      	nop
 800bab4:	3770      	adds	r7, #112	@ 0x70
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
 800baba:	bf00      	nop
 800babc:	58000c00 	.word	0x58000c00

0800bac0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b0ac      	sub	sp, #176	@ 0xb0
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bace:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	69db      	ldr	r3, [r3, #28]
 800bad8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	689b      	ldr	r3, [r3, #8]
 800baec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800baf6:	2b22      	cmp	r3, #34	@ 0x22
 800baf8:	f040 8181 	bne.w	800bdfe <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bb02:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bb06:	e124      	b.n	800bd52 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb0e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bb12:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800bb16:	b2d9      	uxtb	r1, r3
 800bb18:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800bb1c:	b2da      	uxtb	r2, r3
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb22:	400a      	ands	r2, r1
 800bb24:	b2d2      	uxtb	r2, r2
 800bb26:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb2c:	1c5a      	adds	r2, r3, #1
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bb38:	b29b      	uxth	r3, r3
 800bb3a:	3b01      	subs	r3, #1
 800bb3c:	b29a      	uxth	r2, r3
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	69db      	ldr	r3, [r3, #28]
 800bb4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800bb4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb52:	f003 0307 	and.w	r3, r3, #7
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d053      	beq.n	800bc02 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bb5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb5e:	f003 0301 	and.w	r3, r3, #1
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d011      	beq.n	800bb8a <UART_RxISR_8BIT_FIFOEN+0xca>
 800bb66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bb6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d00b      	beq.n	800bb8a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	2201      	movs	r2, #1
 800bb78:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb80:	f043 0201 	orr.w	r2, r3, #1
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bb8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb8e:	f003 0302 	and.w	r3, r3, #2
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d011      	beq.n	800bbba <UART_RxISR_8BIT_FIFOEN+0xfa>
 800bb96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb9a:	f003 0301 	and.w	r3, r3, #1
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d00b      	beq.n	800bbba <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	2202      	movs	r2, #2
 800bba8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbb0:	f043 0204 	orr.w	r2, r3, #4
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bbba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbbe:	f003 0304 	and.w	r3, r3, #4
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d011      	beq.n	800bbea <UART_RxISR_8BIT_FIFOEN+0x12a>
 800bbc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bbca:	f003 0301 	and.w	r3, r3, #1
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d00b      	beq.n	800bbea <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	2204      	movs	r2, #4
 800bbd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbe0:	f043 0202 	orr.w	r2, r3, #2
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d006      	beq.n	800bc02 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f7fe fbb5 	bl	800a364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bc08:	b29b      	uxth	r3, r3
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	f040 80a1 	bne.w	800bd52 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc18:	e853 3f00 	ldrex	r3, [r3]
 800bc1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800bc1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	461a      	mov	r2, r3
 800bc2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bc32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bc34:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc36:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800bc38:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bc3a:	e841 2300 	strex	r3, r2, [r1]
 800bc3e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800bc40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d1e4      	bne.n	800bc10 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	3308      	adds	r3, #8
 800bc4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc50:	e853 3f00 	ldrex	r3, [r3]
 800bc54:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800bc56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bc58:	4b6f      	ldr	r3, [pc, #444]	@ (800be18 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800bc5a:	4013      	ands	r3, r2
 800bc5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	3308      	adds	r3, #8
 800bc66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bc6a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800bc6c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc6e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800bc70:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bc72:	e841 2300 	strex	r3, r2, [r1]
 800bc76:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bc78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d1e3      	bne.n	800bc46 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	2220      	movs	r2, #32
 800bc82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a61      	ldr	r2, [pc, #388]	@ (800be1c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d021      	beq.n	800bce0 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d01a      	beq.n	800bce0 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcb2:	e853 3f00 	ldrex	r3, [r3]
 800bcb6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800bcb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bcba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bcbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bccc:	657b      	str	r3, [r7, #84]	@ 0x54
 800bcce:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bcd2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bcd4:	e841 2300 	strex	r3, r2, [r1]
 800bcd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bcda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d1e4      	bne.n	800bcaa <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bce4:	2b01      	cmp	r3, #1
 800bce6:	d130      	bne.n	800bd4a <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2200      	movs	r2, #0
 800bcec:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcf6:	e853 3f00 	ldrex	r3, [r3]
 800bcfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bcfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcfe:	f023 0310 	bic.w	r3, r3, #16
 800bd02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	461a      	mov	r2, r3
 800bd0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bd10:	643b      	str	r3, [r7, #64]	@ 0x40
 800bd12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bd16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd18:	e841 2300 	strex	r3, r2, [r1]
 800bd1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bd1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d1e4      	bne.n	800bcee <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	69db      	ldr	r3, [r3, #28]
 800bd2a:	f003 0310 	and.w	r3, r3, #16
 800bd2e:	2b10      	cmp	r3, #16
 800bd30:	d103      	bne.n	800bd3a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	2210      	movs	r2, #16
 800bd38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd40:	4619      	mov	r1, r3
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f7f5 faee 	bl	8001324 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800bd48:	e00e      	b.n	800bd68 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f7fe fb00 	bl	800a350 <HAL_UART_RxCpltCallback>
        break;
 800bd50:	e00a      	b.n	800bd68 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bd52:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d006      	beq.n	800bd68 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800bd5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd5e:	f003 0320 	and.w	r3, r3, #32
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	f47f aed0 	bne.w	800bb08 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd6e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800bd72:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d049      	beq.n	800be0e <UART_RxISR_8BIT_FIFOEN+0x34e>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bd80:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d242      	bcs.n	800be0e <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	3308      	adds	r3, #8
 800bd8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd90:	6a3b      	ldr	r3, [r7, #32]
 800bd92:	e853 3f00 	ldrex	r3, [r3]
 800bd96:	61fb      	str	r3, [r7, #28]
   return(result);
 800bd98:	69fb      	ldr	r3, [r7, #28]
 800bd9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bd9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	3308      	adds	r3, #8
 800bda8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800bdac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bdae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bdb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdb4:	e841 2300 	strex	r3, r2, [r1]
 800bdb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bdba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d1e3      	bne.n	800bd88 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	4a17      	ldr	r2, [pc, #92]	@ (800be20 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800bdc4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	e853 3f00 	ldrex	r3, [r3]
 800bdd2:	60bb      	str	r3, [r7, #8]
   return(result);
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	f043 0320 	orr.w	r3, r3, #32
 800bdda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	461a      	mov	r2, r3
 800bde4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bde8:	61bb      	str	r3, [r7, #24]
 800bdea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdec:	6979      	ldr	r1, [r7, #20]
 800bdee:	69ba      	ldr	r2, [r7, #24]
 800bdf0:	e841 2300 	strex	r3, r2, [r1]
 800bdf4:	613b      	str	r3, [r7, #16]
   return(result);
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d1e4      	bne.n	800bdc6 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bdfc:	e007      	b.n	800be0e <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	699a      	ldr	r2, [r3, #24]
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f042 0208 	orr.w	r2, r2, #8
 800be0c:	619a      	str	r2, [r3, #24]
}
 800be0e:	bf00      	nop
 800be10:	37b0      	adds	r7, #176	@ 0xb0
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}
 800be16:	bf00      	nop
 800be18:	effffffe 	.word	0xeffffffe
 800be1c:	58000c00 	.word	0x58000c00
 800be20:	0800b751 	.word	0x0800b751

0800be24 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b0ae      	sub	sp, #184	@ 0xb8
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800be32:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	69db      	ldr	r3, [r3, #28]
 800be3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	689b      	ldr	r3, [r3, #8]
 800be50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be5a:	2b22      	cmp	r3, #34	@ 0x22
 800be5c:	f040 8185 	bne.w	800c16a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800be66:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800be6a:	e128      	b.n	800c0be <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be72:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800be7e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800be82:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800be86:	4013      	ands	r3, r2
 800be88:	b29a      	uxth	r2, r3
 800be8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800be8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be94:	1c9a      	adds	r2, r3, #2
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bea0:	b29b      	uxth	r3, r3
 800bea2:	3b01      	subs	r3, #1
 800bea4:	b29a      	uxth	r2, r3
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	69db      	ldr	r3, [r3, #28]
 800beb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800beb6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800beba:	f003 0307 	and.w	r3, r3, #7
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d053      	beq.n	800bf6a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bec2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bec6:	f003 0301 	and.w	r3, r3, #1
 800beca:	2b00      	cmp	r3, #0
 800becc:	d011      	beq.n	800bef2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800bece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d00b      	beq.n	800bef2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	2201      	movs	r2, #1
 800bee0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bee8:	f043 0201 	orr.w	r2, r3, #1
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bef2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bef6:	f003 0302 	and.w	r3, r3, #2
 800befa:	2b00      	cmp	r3, #0
 800befc:	d011      	beq.n	800bf22 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800befe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bf02:	f003 0301 	and.w	r3, r3, #1
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d00b      	beq.n	800bf22 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	2202      	movs	r2, #2
 800bf10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf18:	f043 0204 	orr.w	r2, r3, #4
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bf22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bf26:	f003 0304 	and.w	r3, r3, #4
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d011      	beq.n	800bf52 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800bf2e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bf32:	f003 0301 	and.w	r3, r3, #1
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d00b      	beq.n	800bf52 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	2204      	movs	r2, #4
 800bf40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf48:	f043 0202 	orr.w	r2, r3, #2
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d006      	beq.n	800bf6a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bf5c:	6878      	ldr	r0, [r7, #4]
 800bf5e:	f7fe fa01 	bl	800a364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	2200      	movs	r2, #0
 800bf66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bf70:	b29b      	uxth	r3, r3
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	f040 80a3 	bne.w	800c0be <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf80:	e853 3f00 	ldrex	r3, [r3]
 800bf84:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bf86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bf88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	461a      	mov	r2, r3
 800bf96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bf9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bf9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfa0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bfa2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bfa6:	e841 2300 	strex	r3, r2, [r1]
 800bfaa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bfac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d1e2      	bne.n	800bf78 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	3308      	adds	r3, #8
 800bfb8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bfbc:	e853 3f00 	ldrex	r3, [r3]
 800bfc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bfc2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bfc4:	4b6f      	ldr	r3, [pc, #444]	@ (800c184 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800bfc6:	4013      	ands	r3, r2
 800bfc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	3308      	adds	r3, #8
 800bfd2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800bfd6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bfd8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfda:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bfdc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bfde:	e841 2300 	strex	r3, r2, [r1]
 800bfe2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bfe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d1e3      	bne.n	800bfb2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2220      	movs	r2, #32
 800bfee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2200      	movs	r2, #0
 800bff6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2200      	movs	r2, #0
 800bffc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	4a61      	ldr	r2, [pc, #388]	@ (800c188 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800c004:	4293      	cmp	r3, r2
 800c006:	d021      	beq.n	800c04c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	685b      	ldr	r3, [r3, #4]
 800c00e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c012:	2b00      	cmp	r3, #0
 800c014:	d01a      	beq.n	800c04c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c01c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c01e:	e853 3f00 	ldrex	r3, [r3]
 800c022:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c024:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c026:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c02a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	461a      	mov	r2, r3
 800c034:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c038:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c03a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c03c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c03e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c040:	e841 2300 	strex	r3, r2, [r1]
 800c044:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c046:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d1e4      	bne.n	800c016 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c050:	2b01      	cmp	r3, #1
 800c052:	d130      	bne.n	800c0b6 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2200      	movs	r2, #0
 800c058:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c062:	e853 3f00 	ldrex	r3, [r3]
 800c066:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c06a:	f023 0310 	bic.w	r3, r3, #16
 800c06e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	461a      	mov	r2, r3
 800c078:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c07c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c07e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c080:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c082:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c084:	e841 2300 	strex	r3, r2, [r1]
 800c088:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c08a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d1e4      	bne.n	800c05a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	69db      	ldr	r3, [r3, #28]
 800c096:	f003 0310 	and.w	r3, r3, #16
 800c09a:	2b10      	cmp	r3, #16
 800c09c:	d103      	bne.n	800c0a6 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	2210      	movs	r2, #16
 800c0a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c0ac:	4619      	mov	r1, r3
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f7f5 f938 	bl	8001324 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c0b4:	e00e      	b.n	800c0d4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f7fe f94a 	bl	800a350 <HAL_UART_RxCpltCallback>
        break;
 800c0bc:	e00a      	b.n	800c0d4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c0be:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d006      	beq.n	800c0d4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800c0c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c0ca:	f003 0320 	and.w	r3, r3, #32
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	f47f aecc 	bne.w	800be6c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c0da:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c0de:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d049      	beq.n	800c17a <UART_RxISR_16BIT_FIFOEN+0x356>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c0ec:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	d242      	bcs.n	800c17a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	3308      	adds	r3, #8
 800c0fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0fe:	e853 3f00 	ldrex	r3, [r3]
 800c102:	623b      	str	r3, [r7, #32]
   return(result);
 800c104:	6a3b      	ldr	r3, [r7, #32]
 800c106:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c10a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	3308      	adds	r3, #8
 800c114:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c118:	633a      	str	r2, [r7, #48]	@ 0x30
 800c11a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c11c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c11e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c120:	e841 2300 	strex	r3, r2, [r1]
 800c124:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d1e3      	bne.n	800c0f4 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	4a17      	ldr	r2, [pc, #92]	@ (800c18c <UART_RxISR_16BIT_FIFOEN+0x368>)
 800c130:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	e853 3f00 	ldrex	r3, [r3]
 800c13e:	60fb      	str	r3, [r7, #12]
   return(result);
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	f043 0320 	orr.w	r3, r3, #32
 800c146:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	461a      	mov	r2, r3
 800c150:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c154:	61fb      	str	r3, [r7, #28]
 800c156:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c158:	69b9      	ldr	r1, [r7, #24]
 800c15a:	69fa      	ldr	r2, [r7, #28]
 800c15c:	e841 2300 	strex	r3, r2, [r1]
 800c160:	617b      	str	r3, [r7, #20]
   return(result);
 800c162:	697b      	ldr	r3, [r7, #20]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d1e4      	bne.n	800c132 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c168:	e007      	b.n	800c17a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	699a      	ldr	r2, [r3, #24]
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f042 0208 	orr.w	r2, r2, #8
 800c178:	619a      	str	r2, [r3, #24]
}
 800c17a:	bf00      	nop
 800c17c:	37b8      	adds	r7, #184	@ 0xb8
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}
 800c182:	bf00      	nop
 800c184:	effffffe 	.word	0xeffffffe
 800c188:	58000c00 	.word	0x58000c00
 800c18c:	0800b909 	.word	0x0800b909

0800c190 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c190:	b480      	push	{r7}
 800c192:	b083      	sub	sp, #12
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c198:	bf00      	nop
 800c19a:	370c      	adds	r7, #12
 800c19c:	46bd      	mov	sp, r7
 800c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a2:	4770      	bx	lr

0800c1a4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b083      	sub	sp, #12
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c1ac:	bf00      	nop
 800c1ae:	370c      	adds	r7, #12
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b6:	4770      	bx	lr

0800c1b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b083      	sub	sp, #12
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c1c0:	bf00      	nop
 800c1c2:	370c      	adds	r7, #12
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ca:	4770      	bx	lr

0800c1cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c1cc:	b480      	push	{r7}
 800c1ce:	b085      	sub	sp, #20
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c1da:	2b01      	cmp	r3, #1
 800c1dc:	d101      	bne.n	800c1e2 <HAL_UARTEx_DisableFifoMode+0x16>
 800c1de:	2302      	movs	r3, #2
 800c1e0:	e027      	b.n	800c232 <HAL_UARTEx_DisableFifoMode+0x66>
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2201      	movs	r2, #1
 800c1e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2224      	movs	r2, #36	@ 0x24
 800c1ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	681a      	ldr	r2, [r3, #0]
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	f022 0201 	bic.w	r2, r2, #1
 800c208:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c210:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2200      	movs	r2, #0
 800c216:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	68fa      	ldr	r2, [r7, #12]
 800c21e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2220      	movs	r2, #32
 800c224:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2200      	movs	r2, #0
 800c22c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c230:	2300      	movs	r3, #0
}
 800c232:	4618      	mov	r0, r3
 800c234:	3714      	adds	r7, #20
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr

0800c23e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c23e:	b580      	push	{r7, lr}
 800c240:	b084      	sub	sp, #16
 800c242:	af00      	add	r7, sp, #0
 800c244:	6078      	str	r0, [r7, #4]
 800c246:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c24e:	2b01      	cmp	r3, #1
 800c250:	d101      	bne.n	800c256 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c252:	2302      	movs	r3, #2
 800c254:	e02d      	b.n	800c2b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2201      	movs	r2, #1
 800c25a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	2224      	movs	r2, #36	@ 0x24
 800c262:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	681a      	ldr	r2, [r3, #0]
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f022 0201 	bic.w	r2, r2, #1
 800c27c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	689b      	ldr	r3, [r3, #8]
 800c284:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	683a      	ldr	r2, [r7, #0]
 800c28e:	430a      	orrs	r2, r1
 800c290:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	f000 f8a0 	bl	800c3d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	68fa      	ldr	r2, [r7, #12]
 800c29e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2220      	movs	r2, #32
 800c2a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c2b0:	2300      	movs	r3, #0
}
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	3710      	adds	r7, #16
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}

0800c2ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c2ba:	b580      	push	{r7, lr}
 800c2bc:	b084      	sub	sp, #16
 800c2be:	af00      	add	r7, sp, #0
 800c2c0:	6078      	str	r0, [r7, #4]
 800c2c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c2ca:	2b01      	cmp	r3, #1
 800c2cc:	d101      	bne.n	800c2d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c2ce:	2302      	movs	r3, #2
 800c2d0:	e02d      	b.n	800c32e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2201      	movs	r2, #1
 800c2d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2224      	movs	r2, #36	@ 0x24
 800c2de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	681a      	ldr	r2, [r3, #0]
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	f022 0201 	bic.w	r2, r2, #1
 800c2f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	689b      	ldr	r3, [r3, #8]
 800c300:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	683a      	ldr	r2, [r7, #0]
 800c30a:	430a      	orrs	r2, r1
 800c30c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	f000 f862 	bl	800c3d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2220      	movs	r2, #32
 800c320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2200      	movs	r2, #0
 800c328:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c32c:	2300      	movs	r3, #0
}
 800c32e:	4618      	mov	r0, r3
 800c330:	3710      	adds	r7, #16
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}

0800c336 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c336:	b580      	push	{r7, lr}
 800c338:	b08c      	sub	sp, #48	@ 0x30
 800c33a:	af00      	add	r7, sp, #0
 800c33c:	60f8      	str	r0, [r7, #12]
 800c33e:	60b9      	str	r1, [r7, #8]
 800c340:	4613      	mov	r3, r2
 800c342:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800c344:	2300      	movs	r3, #0
 800c346:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c350:	2b20      	cmp	r3, #32
 800c352:	d13b      	bne.n	800c3cc <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d002      	beq.n	800c360 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800c35a:	88fb      	ldrh	r3, [r7, #6]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d101      	bne.n	800c364 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800c360:	2301      	movs	r3, #1
 800c362:	e034      	b.n	800c3ce <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	2201      	movs	r2, #1
 800c368:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	2200      	movs	r2, #0
 800c36e:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800c370:	88fb      	ldrh	r3, [r7, #6]
 800c372:	461a      	mov	r2, r3
 800c374:	68b9      	ldr	r1, [r7, #8]
 800c376:	68f8      	ldr	r0, [r7, #12]
 800c378:	f7ff f824 	bl	800b3c4 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c380:	2b01      	cmp	r3, #1
 800c382:	d11d      	bne.n	800c3c0 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2210      	movs	r2, #16
 800c38a:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c392:	69bb      	ldr	r3, [r7, #24]
 800c394:	e853 3f00 	ldrex	r3, [r3]
 800c398:	617b      	str	r3, [r7, #20]
   return(result);
 800c39a:	697b      	ldr	r3, [r7, #20]
 800c39c:	f043 0310 	orr.w	r3, r3, #16
 800c3a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	461a      	mov	r2, r3
 800c3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3ac:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3ae:	6a39      	ldr	r1, [r7, #32]
 800c3b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3b2:	e841 2300 	strex	r3, r2, [r1]
 800c3b6:	61fb      	str	r3, [r7, #28]
   return(result);
 800c3b8:	69fb      	ldr	r3, [r7, #28]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d1e6      	bne.n	800c38c <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 800c3be:	e002      	b.n	800c3c6 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800c3c0:	2301      	movs	r3, #1
 800c3c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800c3c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c3ca:	e000      	b.n	800c3ce <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 800c3cc:	2302      	movs	r3, #2
  }
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	3730      	adds	r7, #48	@ 0x30
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}
	...

0800c3d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c3d8:	b480      	push	{r7}
 800c3da:	b085      	sub	sp, #20
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d108      	bne.n	800c3fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2201      	movs	r2, #1
 800c3ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c3f8:	e031      	b.n	800c45e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c3fa:	2310      	movs	r3, #16
 800c3fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c3fe:	2310      	movs	r3, #16
 800c400:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	689b      	ldr	r3, [r3, #8]
 800c408:	0e5b      	lsrs	r3, r3, #25
 800c40a:	b2db      	uxtb	r3, r3
 800c40c:	f003 0307 	and.w	r3, r3, #7
 800c410:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	689b      	ldr	r3, [r3, #8]
 800c418:	0f5b      	lsrs	r3, r3, #29
 800c41a:	b2db      	uxtb	r3, r3
 800c41c:	f003 0307 	and.w	r3, r3, #7
 800c420:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c422:	7bbb      	ldrb	r3, [r7, #14]
 800c424:	7b3a      	ldrb	r2, [r7, #12]
 800c426:	4911      	ldr	r1, [pc, #68]	@ (800c46c <UARTEx_SetNbDataToProcess+0x94>)
 800c428:	5c8a      	ldrb	r2, [r1, r2]
 800c42a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c42e:	7b3a      	ldrb	r2, [r7, #12]
 800c430:	490f      	ldr	r1, [pc, #60]	@ (800c470 <UARTEx_SetNbDataToProcess+0x98>)
 800c432:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c434:	fb93 f3f2 	sdiv	r3, r3, r2
 800c438:	b29a      	uxth	r2, r3
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c440:	7bfb      	ldrb	r3, [r7, #15]
 800c442:	7b7a      	ldrb	r2, [r7, #13]
 800c444:	4909      	ldr	r1, [pc, #36]	@ (800c46c <UARTEx_SetNbDataToProcess+0x94>)
 800c446:	5c8a      	ldrb	r2, [r1, r2]
 800c448:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c44c:	7b7a      	ldrb	r2, [r7, #13]
 800c44e:	4908      	ldr	r1, [pc, #32]	@ (800c470 <UARTEx_SetNbDataToProcess+0x98>)
 800c450:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c452:	fb93 f3f2 	sdiv	r3, r3, r2
 800c456:	b29a      	uxth	r2, r3
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c45e:	bf00      	nop
 800c460:	3714      	adds	r7, #20
 800c462:	46bd      	mov	sp, r7
 800c464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c468:	4770      	bx	lr
 800c46a:	bf00      	nop
 800c46c:	08011ebc 	.word	0x08011ebc
 800c470:	08011ec4 	.word	0x08011ec4

0800c474 <__cvt>:
 800c474:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c476:	ed2d 8b02 	vpush	{d8}
 800c47a:	eeb0 8b40 	vmov.f64	d8, d0
 800c47e:	b085      	sub	sp, #20
 800c480:	4617      	mov	r7, r2
 800c482:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800c484:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c486:	ee18 2a90 	vmov	r2, s17
 800c48a:	f025 0520 	bic.w	r5, r5, #32
 800c48e:	2a00      	cmp	r2, #0
 800c490:	bfb6      	itet	lt
 800c492:	222d      	movlt	r2, #45	@ 0x2d
 800c494:	2200      	movge	r2, #0
 800c496:	eeb1 8b40 	vneglt.f64	d8, d0
 800c49a:	2d46      	cmp	r5, #70	@ 0x46
 800c49c:	460c      	mov	r4, r1
 800c49e:	701a      	strb	r2, [r3, #0]
 800c4a0:	d004      	beq.n	800c4ac <__cvt+0x38>
 800c4a2:	2d45      	cmp	r5, #69	@ 0x45
 800c4a4:	d100      	bne.n	800c4a8 <__cvt+0x34>
 800c4a6:	3401      	adds	r4, #1
 800c4a8:	2102      	movs	r1, #2
 800c4aa:	e000      	b.n	800c4ae <__cvt+0x3a>
 800c4ac:	2103      	movs	r1, #3
 800c4ae:	ab03      	add	r3, sp, #12
 800c4b0:	9301      	str	r3, [sp, #4]
 800c4b2:	ab02      	add	r3, sp, #8
 800c4b4:	9300      	str	r3, [sp, #0]
 800c4b6:	4622      	mov	r2, r4
 800c4b8:	4633      	mov	r3, r6
 800c4ba:	eeb0 0b48 	vmov.f64	d0, d8
 800c4be:	f001 f993 	bl	800d7e8 <_dtoa_r>
 800c4c2:	2d47      	cmp	r5, #71	@ 0x47
 800c4c4:	d114      	bne.n	800c4f0 <__cvt+0x7c>
 800c4c6:	07fb      	lsls	r3, r7, #31
 800c4c8:	d50a      	bpl.n	800c4e0 <__cvt+0x6c>
 800c4ca:	1902      	adds	r2, r0, r4
 800c4cc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c4d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4d4:	bf08      	it	eq
 800c4d6:	9203      	streq	r2, [sp, #12]
 800c4d8:	2130      	movs	r1, #48	@ 0x30
 800c4da:	9b03      	ldr	r3, [sp, #12]
 800c4dc:	4293      	cmp	r3, r2
 800c4de:	d319      	bcc.n	800c514 <__cvt+0xa0>
 800c4e0:	9b03      	ldr	r3, [sp, #12]
 800c4e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c4e4:	1a1b      	subs	r3, r3, r0
 800c4e6:	6013      	str	r3, [r2, #0]
 800c4e8:	b005      	add	sp, #20
 800c4ea:	ecbd 8b02 	vpop	{d8}
 800c4ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4f0:	2d46      	cmp	r5, #70	@ 0x46
 800c4f2:	eb00 0204 	add.w	r2, r0, r4
 800c4f6:	d1e9      	bne.n	800c4cc <__cvt+0x58>
 800c4f8:	7803      	ldrb	r3, [r0, #0]
 800c4fa:	2b30      	cmp	r3, #48	@ 0x30
 800c4fc:	d107      	bne.n	800c50e <__cvt+0x9a>
 800c4fe:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c506:	bf1c      	itt	ne
 800c508:	f1c4 0401 	rsbne	r4, r4, #1
 800c50c:	6034      	strne	r4, [r6, #0]
 800c50e:	6833      	ldr	r3, [r6, #0]
 800c510:	441a      	add	r2, r3
 800c512:	e7db      	b.n	800c4cc <__cvt+0x58>
 800c514:	1c5c      	adds	r4, r3, #1
 800c516:	9403      	str	r4, [sp, #12]
 800c518:	7019      	strb	r1, [r3, #0]
 800c51a:	e7de      	b.n	800c4da <__cvt+0x66>

0800c51c <__exponent>:
 800c51c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c51e:	2900      	cmp	r1, #0
 800c520:	bfba      	itte	lt
 800c522:	4249      	neglt	r1, r1
 800c524:	232d      	movlt	r3, #45	@ 0x2d
 800c526:	232b      	movge	r3, #43	@ 0x2b
 800c528:	2909      	cmp	r1, #9
 800c52a:	7002      	strb	r2, [r0, #0]
 800c52c:	7043      	strb	r3, [r0, #1]
 800c52e:	dd29      	ble.n	800c584 <__exponent+0x68>
 800c530:	f10d 0307 	add.w	r3, sp, #7
 800c534:	461d      	mov	r5, r3
 800c536:	270a      	movs	r7, #10
 800c538:	461a      	mov	r2, r3
 800c53a:	fbb1 f6f7 	udiv	r6, r1, r7
 800c53e:	fb07 1416 	mls	r4, r7, r6, r1
 800c542:	3430      	adds	r4, #48	@ 0x30
 800c544:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c548:	460c      	mov	r4, r1
 800c54a:	2c63      	cmp	r4, #99	@ 0x63
 800c54c:	f103 33ff 	add.w	r3, r3, #4294967295
 800c550:	4631      	mov	r1, r6
 800c552:	dcf1      	bgt.n	800c538 <__exponent+0x1c>
 800c554:	3130      	adds	r1, #48	@ 0x30
 800c556:	1e94      	subs	r4, r2, #2
 800c558:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c55c:	1c41      	adds	r1, r0, #1
 800c55e:	4623      	mov	r3, r4
 800c560:	42ab      	cmp	r3, r5
 800c562:	d30a      	bcc.n	800c57a <__exponent+0x5e>
 800c564:	f10d 0309 	add.w	r3, sp, #9
 800c568:	1a9b      	subs	r3, r3, r2
 800c56a:	42ac      	cmp	r4, r5
 800c56c:	bf88      	it	hi
 800c56e:	2300      	movhi	r3, #0
 800c570:	3302      	adds	r3, #2
 800c572:	4403      	add	r3, r0
 800c574:	1a18      	subs	r0, r3, r0
 800c576:	b003      	add	sp, #12
 800c578:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c57a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c57e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c582:	e7ed      	b.n	800c560 <__exponent+0x44>
 800c584:	2330      	movs	r3, #48	@ 0x30
 800c586:	3130      	adds	r1, #48	@ 0x30
 800c588:	7083      	strb	r3, [r0, #2]
 800c58a:	70c1      	strb	r1, [r0, #3]
 800c58c:	1d03      	adds	r3, r0, #4
 800c58e:	e7f1      	b.n	800c574 <__exponent+0x58>

0800c590 <_printf_float>:
 800c590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c594:	b08d      	sub	sp, #52	@ 0x34
 800c596:	460c      	mov	r4, r1
 800c598:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c59c:	4616      	mov	r6, r2
 800c59e:	461f      	mov	r7, r3
 800c5a0:	4605      	mov	r5, r0
 800c5a2:	f001 f819 	bl	800d5d8 <_localeconv_r>
 800c5a6:	f8d0 b000 	ldr.w	fp, [r0]
 800c5aa:	4658      	mov	r0, fp
 800c5ac:	f7f3 ff00 	bl	80003b0 <strlen>
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c5b4:	f8d8 3000 	ldr.w	r3, [r8]
 800c5b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c5bc:	6822      	ldr	r2, [r4, #0]
 800c5be:	9005      	str	r0, [sp, #20]
 800c5c0:	3307      	adds	r3, #7
 800c5c2:	f023 0307 	bic.w	r3, r3, #7
 800c5c6:	f103 0108 	add.w	r1, r3, #8
 800c5ca:	f8c8 1000 	str.w	r1, [r8]
 800c5ce:	ed93 0b00 	vldr	d0, [r3]
 800c5d2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800c830 <_printf_float+0x2a0>
 800c5d6:	eeb0 7bc0 	vabs.f64	d7, d0
 800c5da:	eeb4 7b46 	vcmp.f64	d7, d6
 800c5de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5e2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800c5e6:	dd24      	ble.n	800c632 <_printf_float+0xa2>
 800c5e8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c5ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5f0:	d502      	bpl.n	800c5f8 <_printf_float+0x68>
 800c5f2:	232d      	movs	r3, #45	@ 0x2d
 800c5f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5f8:	498f      	ldr	r1, [pc, #572]	@ (800c838 <_printf_float+0x2a8>)
 800c5fa:	4b90      	ldr	r3, [pc, #576]	@ (800c83c <_printf_float+0x2ac>)
 800c5fc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800c600:	bf8c      	ite	hi
 800c602:	4688      	movhi	r8, r1
 800c604:	4698      	movls	r8, r3
 800c606:	f022 0204 	bic.w	r2, r2, #4
 800c60a:	2303      	movs	r3, #3
 800c60c:	6123      	str	r3, [r4, #16]
 800c60e:	6022      	str	r2, [r4, #0]
 800c610:	f04f 0a00 	mov.w	sl, #0
 800c614:	9700      	str	r7, [sp, #0]
 800c616:	4633      	mov	r3, r6
 800c618:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c61a:	4621      	mov	r1, r4
 800c61c:	4628      	mov	r0, r5
 800c61e:	f000 f9d1 	bl	800c9c4 <_printf_common>
 800c622:	3001      	adds	r0, #1
 800c624:	f040 8089 	bne.w	800c73a <_printf_float+0x1aa>
 800c628:	f04f 30ff 	mov.w	r0, #4294967295
 800c62c:	b00d      	add	sp, #52	@ 0x34
 800c62e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c632:	eeb4 0b40 	vcmp.f64	d0, d0
 800c636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c63a:	d709      	bvc.n	800c650 <_printf_float+0xc0>
 800c63c:	ee10 3a90 	vmov	r3, s1
 800c640:	2b00      	cmp	r3, #0
 800c642:	bfbc      	itt	lt
 800c644:	232d      	movlt	r3, #45	@ 0x2d
 800c646:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c64a:	497d      	ldr	r1, [pc, #500]	@ (800c840 <_printf_float+0x2b0>)
 800c64c:	4b7d      	ldr	r3, [pc, #500]	@ (800c844 <_printf_float+0x2b4>)
 800c64e:	e7d5      	b.n	800c5fc <_printf_float+0x6c>
 800c650:	6863      	ldr	r3, [r4, #4]
 800c652:	1c59      	adds	r1, r3, #1
 800c654:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800c658:	d139      	bne.n	800c6ce <_printf_float+0x13e>
 800c65a:	2306      	movs	r3, #6
 800c65c:	6063      	str	r3, [r4, #4]
 800c65e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c662:	2300      	movs	r3, #0
 800c664:	6022      	str	r2, [r4, #0]
 800c666:	9303      	str	r3, [sp, #12]
 800c668:	ab0a      	add	r3, sp, #40	@ 0x28
 800c66a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800c66e:	ab09      	add	r3, sp, #36	@ 0x24
 800c670:	9300      	str	r3, [sp, #0]
 800c672:	6861      	ldr	r1, [r4, #4]
 800c674:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c678:	4628      	mov	r0, r5
 800c67a:	f7ff fefb 	bl	800c474 <__cvt>
 800c67e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c682:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c684:	4680      	mov	r8, r0
 800c686:	d129      	bne.n	800c6dc <_printf_float+0x14c>
 800c688:	1cc8      	adds	r0, r1, #3
 800c68a:	db02      	blt.n	800c692 <_printf_float+0x102>
 800c68c:	6863      	ldr	r3, [r4, #4]
 800c68e:	4299      	cmp	r1, r3
 800c690:	dd41      	ble.n	800c716 <_printf_float+0x186>
 800c692:	f1a9 0902 	sub.w	r9, r9, #2
 800c696:	fa5f f989 	uxtb.w	r9, r9
 800c69a:	3901      	subs	r1, #1
 800c69c:	464a      	mov	r2, r9
 800c69e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c6a2:	9109      	str	r1, [sp, #36]	@ 0x24
 800c6a4:	f7ff ff3a 	bl	800c51c <__exponent>
 800c6a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c6aa:	1813      	adds	r3, r2, r0
 800c6ac:	2a01      	cmp	r2, #1
 800c6ae:	4682      	mov	sl, r0
 800c6b0:	6123      	str	r3, [r4, #16]
 800c6b2:	dc02      	bgt.n	800c6ba <_printf_float+0x12a>
 800c6b4:	6822      	ldr	r2, [r4, #0]
 800c6b6:	07d2      	lsls	r2, r2, #31
 800c6b8:	d501      	bpl.n	800c6be <_printf_float+0x12e>
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	6123      	str	r3, [r4, #16]
 800c6be:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d0a6      	beq.n	800c614 <_printf_float+0x84>
 800c6c6:	232d      	movs	r3, #45	@ 0x2d
 800c6c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6cc:	e7a2      	b.n	800c614 <_printf_float+0x84>
 800c6ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c6d2:	d1c4      	bne.n	800c65e <_printf_float+0xce>
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d1c2      	bne.n	800c65e <_printf_float+0xce>
 800c6d8:	2301      	movs	r3, #1
 800c6da:	e7bf      	b.n	800c65c <_printf_float+0xcc>
 800c6dc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c6e0:	d9db      	bls.n	800c69a <_printf_float+0x10a>
 800c6e2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800c6e6:	d118      	bne.n	800c71a <_printf_float+0x18a>
 800c6e8:	2900      	cmp	r1, #0
 800c6ea:	6863      	ldr	r3, [r4, #4]
 800c6ec:	dd0b      	ble.n	800c706 <_printf_float+0x176>
 800c6ee:	6121      	str	r1, [r4, #16]
 800c6f0:	b913      	cbnz	r3, 800c6f8 <_printf_float+0x168>
 800c6f2:	6822      	ldr	r2, [r4, #0]
 800c6f4:	07d0      	lsls	r0, r2, #31
 800c6f6:	d502      	bpl.n	800c6fe <_printf_float+0x16e>
 800c6f8:	3301      	adds	r3, #1
 800c6fa:	440b      	add	r3, r1
 800c6fc:	6123      	str	r3, [r4, #16]
 800c6fe:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c700:	f04f 0a00 	mov.w	sl, #0
 800c704:	e7db      	b.n	800c6be <_printf_float+0x12e>
 800c706:	b913      	cbnz	r3, 800c70e <_printf_float+0x17e>
 800c708:	6822      	ldr	r2, [r4, #0]
 800c70a:	07d2      	lsls	r2, r2, #31
 800c70c:	d501      	bpl.n	800c712 <_printf_float+0x182>
 800c70e:	3302      	adds	r3, #2
 800c710:	e7f4      	b.n	800c6fc <_printf_float+0x16c>
 800c712:	2301      	movs	r3, #1
 800c714:	e7f2      	b.n	800c6fc <_printf_float+0x16c>
 800c716:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800c71a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c71c:	4299      	cmp	r1, r3
 800c71e:	db05      	blt.n	800c72c <_printf_float+0x19c>
 800c720:	6823      	ldr	r3, [r4, #0]
 800c722:	6121      	str	r1, [r4, #16]
 800c724:	07d8      	lsls	r0, r3, #31
 800c726:	d5ea      	bpl.n	800c6fe <_printf_float+0x16e>
 800c728:	1c4b      	adds	r3, r1, #1
 800c72a:	e7e7      	b.n	800c6fc <_printf_float+0x16c>
 800c72c:	2900      	cmp	r1, #0
 800c72e:	bfd4      	ite	le
 800c730:	f1c1 0202 	rsble	r2, r1, #2
 800c734:	2201      	movgt	r2, #1
 800c736:	4413      	add	r3, r2
 800c738:	e7e0      	b.n	800c6fc <_printf_float+0x16c>
 800c73a:	6823      	ldr	r3, [r4, #0]
 800c73c:	055a      	lsls	r2, r3, #21
 800c73e:	d407      	bmi.n	800c750 <_printf_float+0x1c0>
 800c740:	6923      	ldr	r3, [r4, #16]
 800c742:	4642      	mov	r2, r8
 800c744:	4631      	mov	r1, r6
 800c746:	4628      	mov	r0, r5
 800c748:	47b8      	blx	r7
 800c74a:	3001      	adds	r0, #1
 800c74c:	d12a      	bne.n	800c7a4 <_printf_float+0x214>
 800c74e:	e76b      	b.n	800c628 <_printf_float+0x98>
 800c750:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c754:	f240 80e0 	bls.w	800c918 <_printf_float+0x388>
 800c758:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c75c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c764:	d133      	bne.n	800c7ce <_printf_float+0x23e>
 800c766:	4a38      	ldr	r2, [pc, #224]	@ (800c848 <_printf_float+0x2b8>)
 800c768:	2301      	movs	r3, #1
 800c76a:	4631      	mov	r1, r6
 800c76c:	4628      	mov	r0, r5
 800c76e:	47b8      	blx	r7
 800c770:	3001      	adds	r0, #1
 800c772:	f43f af59 	beq.w	800c628 <_printf_float+0x98>
 800c776:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c77a:	4543      	cmp	r3, r8
 800c77c:	db02      	blt.n	800c784 <_printf_float+0x1f4>
 800c77e:	6823      	ldr	r3, [r4, #0]
 800c780:	07d8      	lsls	r0, r3, #31
 800c782:	d50f      	bpl.n	800c7a4 <_printf_float+0x214>
 800c784:	9b05      	ldr	r3, [sp, #20]
 800c786:	465a      	mov	r2, fp
 800c788:	4631      	mov	r1, r6
 800c78a:	4628      	mov	r0, r5
 800c78c:	47b8      	blx	r7
 800c78e:	3001      	adds	r0, #1
 800c790:	f43f af4a 	beq.w	800c628 <_printf_float+0x98>
 800c794:	f04f 0900 	mov.w	r9, #0
 800c798:	f108 38ff 	add.w	r8, r8, #4294967295
 800c79c:	f104 0a1a 	add.w	sl, r4, #26
 800c7a0:	45c8      	cmp	r8, r9
 800c7a2:	dc09      	bgt.n	800c7b8 <_printf_float+0x228>
 800c7a4:	6823      	ldr	r3, [r4, #0]
 800c7a6:	079b      	lsls	r3, r3, #30
 800c7a8:	f100 8107 	bmi.w	800c9ba <_printf_float+0x42a>
 800c7ac:	68e0      	ldr	r0, [r4, #12]
 800c7ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7b0:	4298      	cmp	r0, r3
 800c7b2:	bfb8      	it	lt
 800c7b4:	4618      	movlt	r0, r3
 800c7b6:	e739      	b.n	800c62c <_printf_float+0x9c>
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	4652      	mov	r2, sl
 800c7bc:	4631      	mov	r1, r6
 800c7be:	4628      	mov	r0, r5
 800c7c0:	47b8      	blx	r7
 800c7c2:	3001      	adds	r0, #1
 800c7c4:	f43f af30 	beq.w	800c628 <_printf_float+0x98>
 800c7c8:	f109 0901 	add.w	r9, r9, #1
 800c7cc:	e7e8      	b.n	800c7a0 <_printf_float+0x210>
 800c7ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	dc3b      	bgt.n	800c84c <_printf_float+0x2bc>
 800c7d4:	4a1c      	ldr	r2, [pc, #112]	@ (800c848 <_printf_float+0x2b8>)
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	4631      	mov	r1, r6
 800c7da:	4628      	mov	r0, r5
 800c7dc:	47b8      	blx	r7
 800c7de:	3001      	adds	r0, #1
 800c7e0:	f43f af22 	beq.w	800c628 <_printf_float+0x98>
 800c7e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c7e8:	ea59 0303 	orrs.w	r3, r9, r3
 800c7ec:	d102      	bne.n	800c7f4 <_printf_float+0x264>
 800c7ee:	6823      	ldr	r3, [r4, #0]
 800c7f0:	07d9      	lsls	r1, r3, #31
 800c7f2:	d5d7      	bpl.n	800c7a4 <_printf_float+0x214>
 800c7f4:	9b05      	ldr	r3, [sp, #20]
 800c7f6:	465a      	mov	r2, fp
 800c7f8:	4631      	mov	r1, r6
 800c7fa:	4628      	mov	r0, r5
 800c7fc:	47b8      	blx	r7
 800c7fe:	3001      	adds	r0, #1
 800c800:	f43f af12 	beq.w	800c628 <_printf_float+0x98>
 800c804:	f04f 0a00 	mov.w	sl, #0
 800c808:	f104 0b1a 	add.w	fp, r4, #26
 800c80c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c80e:	425b      	negs	r3, r3
 800c810:	4553      	cmp	r3, sl
 800c812:	dc01      	bgt.n	800c818 <_printf_float+0x288>
 800c814:	464b      	mov	r3, r9
 800c816:	e794      	b.n	800c742 <_printf_float+0x1b2>
 800c818:	2301      	movs	r3, #1
 800c81a:	465a      	mov	r2, fp
 800c81c:	4631      	mov	r1, r6
 800c81e:	4628      	mov	r0, r5
 800c820:	47b8      	blx	r7
 800c822:	3001      	adds	r0, #1
 800c824:	f43f af00 	beq.w	800c628 <_printf_float+0x98>
 800c828:	f10a 0a01 	add.w	sl, sl, #1
 800c82c:	e7ee      	b.n	800c80c <_printf_float+0x27c>
 800c82e:	bf00      	nop
 800c830:	ffffffff 	.word	0xffffffff
 800c834:	7fefffff 	.word	0x7fefffff
 800c838:	08011ed0 	.word	0x08011ed0
 800c83c:	08011ecc 	.word	0x08011ecc
 800c840:	08011ed8 	.word	0x08011ed8
 800c844:	08011ed4 	.word	0x08011ed4
 800c848:	08011edc 	.word	0x08011edc
 800c84c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c84e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c852:	4553      	cmp	r3, sl
 800c854:	bfa8      	it	ge
 800c856:	4653      	movge	r3, sl
 800c858:	2b00      	cmp	r3, #0
 800c85a:	4699      	mov	r9, r3
 800c85c:	dc37      	bgt.n	800c8ce <_printf_float+0x33e>
 800c85e:	2300      	movs	r3, #0
 800c860:	9307      	str	r3, [sp, #28]
 800c862:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c866:	f104 021a 	add.w	r2, r4, #26
 800c86a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c86c:	9907      	ldr	r1, [sp, #28]
 800c86e:	9306      	str	r3, [sp, #24]
 800c870:	eba3 0309 	sub.w	r3, r3, r9
 800c874:	428b      	cmp	r3, r1
 800c876:	dc31      	bgt.n	800c8dc <_printf_float+0x34c>
 800c878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c87a:	459a      	cmp	sl, r3
 800c87c:	dc3b      	bgt.n	800c8f6 <_printf_float+0x366>
 800c87e:	6823      	ldr	r3, [r4, #0]
 800c880:	07da      	lsls	r2, r3, #31
 800c882:	d438      	bmi.n	800c8f6 <_printf_float+0x366>
 800c884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c886:	ebaa 0903 	sub.w	r9, sl, r3
 800c88a:	9b06      	ldr	r3, [sp, #24]
 800c88c:	ebaa 0303 	sub.w	r3, sl, r3
 800c890:	4599      	cmp	r9, r3
 800c892:	bfa8      	it	ge
 800c894:	4699      	movge	r9, r3
 800c896:	f1b9 0f00 	cmp.w	r9, #0
 800c89a:	dc34      	bgt.n	800c906 <_printf_float+0x376>
 800c89c:	f04f 0800 	mov.w	r8, #0
 800c8a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c8a4:	f104 0b1a 	add.w	fp, r4, #26
 800c8a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8aa:	ebaa 0303 	sub.w	r3, sl, r3
 800c8ae:	eba3 0309 	sub.w	r3, r3, r9
 800c8b2:	4543      	cmp	r3, r8
 800c8b4:	f77f af76 	ble.w	800c7a4 <_printf_float+0x214>
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	465a      	mov	r2, fp
 800c8bc:	4631      	mov	r1, r6
 800c8be:	4628      	mov	r0, r5
 800c8c0:	47b8      	blx	r7
 800c8c2:	3001      	adds	r0, #1
 800c8c4:	f43f aeb0 	beq.w	800c628 <_printf_float+0x98>
 800c8c8:	f108 0801 	add.w	r8, r8, #1
 800c8cc:	e7ec      	b.n	800c8a8 <_printf_float+0x318>
 800c8ce:	4642      	mov	r2, r8
 800c8d0:	4631      	mov	r1, r6
 800c8d2:	4628      	mov	r0, r5
 800c8d4:	47b8      	blx	r7
 800c8d6:	3001      	adds	r0, #1
 800c8d8:	d1c1      	bne.n	800c85e <_printf_float+0x2ce>
 800c8da:	e6a5      	b.n	800c628 <_printf_float+0x98>
 800c8dc:	2301      	movs	r3, #1
 800c8de:	4631      	mov	r1, r6
 800c8e0:	4628      	mov	r0, r5
 800c8e2:	9206      	str	r2, [sp, #24]
 800c8e4:	47b8      	blx	r7
 800c8e6:	3001      	adds	r0, #1
 800c8e8:	f43f ae9e 	beq.w	800c628 <_printf_float+0x98>
 800c8ec:	9b07      	ldr	r3, [sp, #28]
 800c8ee:	9a06      	ldr	r2, [sp, #24]
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	9307      	str	r3, [sp, #28]
 800c8f4:	e7b9      	b.n	800c86a <_printf_float+0x2da>
 800c8f6:	9b05      	ldr	r3, [sp, #20]
 800c8f8:	465a      	mov	r2, fp
 800c8fa:	4631      	mov	r1, r6
 800c8fc:	4628      	mov	r0, r5
 800c8fe:	47b8      	blx	r7
 800c900:	3001      	adds	r0, #1
 800c902:	d1bf      	bne.n	800c884 <_printf_float+0x2f4>
 800c904:	e690      	b.n	800c628 <_printf_float+0x98>
 800c906:	9a06      	ldr	r2, [sp, #24]
 800c908:	464b      	mov	r3, r9
 800c90a:	4442      	add	r2, r8
 800c90c:	4631      	mov	r1, r6
 800c90e:	4628      	mov	r0, r5
 800c910:	47b8      	blx	r7
 800c912:	3001      	adds	r0, #1
 800c914:	d1c2      	bne.n	800c89c <_printf_float+0x30c>
 800c916:	e687      	b.n	800c628 <_printf_float+0x98>
 800c918:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800c91c:	f1b9 0f01 	cmp.w	r9, #1
 800c920:	dc01      	bgt.n	800c926 <_printf_float+0x396>
 800c922:	07db      	lsls	r3, r3, #31
 800c924:	d536      	bpl.n	800c994 <_printf_float+0x404>
 800c926:	2301      	movs	r3, #1
 800c928:	4642      	mov	r2, r8
 800c92a:	4631      	mov	r1, r6
 800c92c:	4628      	mov	r0, r5
 800c92e:	47b8      	blx	r7
 800c930:	3001      	adds	r0, #1
 800c932:	f43f ae79 	beq.w	800c628 <_printf_float+0x98>
 800c936:	9b05      	ldr	r3, [sp, #20]
 800c938:	465a      	mov	r2, fp
 800c93a:	4631      	mov	r1, r6
 800c93c:	4628      	mov	r0, r5
 800c93e:	47b8      	blx	r7
 800c940:	3001      	adds	r0, #1
 800c942:	f43f ae71 	beq.w	800c628 <_printf_float+0x98>
 800c946:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c94a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c94e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c952:	f109 39ff 	add.w	r9, r9, #4294967295
 800c956:	d018      	beq.n	800c98a <_printf_float+0x3fa>
 800c958:	464b      	mov	r3, r9
 800c95a:	f108 0201 	add.w	r2, r8, #1
 800c95e:	4631      	mov	r1, r6
 800c960:	4628      	mov	r0, r5
 800c962:	47b8      	blx	r7
 800c964:	3001      	adds	r0, #1
 800c966:	d10c      	bne.n	800c982 <_printf_float+0x3f2>
 800c968:	e65e      	b.n	800c628 <_printf_float+0x98>
 800c96a:	2301      	movs	r3, #1
 800c96c:	465a      	mov	r2, fp
 800c96e:	4631      	mov	r1, r6
 800c970:	4628      	mov	r0, r5
 800c972:	47b8      	blx	r7
 800c974:	3001      	adds	r0, #1
 800c976:	f43f ae57 	beq.w	800c628 <_printf_float+0x98>
 800c97a:	f108 0801 	add.w	r8, r8, #1
 800c97e:	45c8      	cmp	r8, r9
 800c980:	dbf3      	blt.n	800c96a <_printf_float+0x3da>
 800c982:	4653      	mov	r3, sl
 800c984:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c988:	e6dc      	b.n	800c744 <_printf_float+0x1b4>
 800c98a:	f04f 0800 	mov.w	r8, #0
 800c98e:	f104 0b1a 	add.w	fp, r4, #26
 800c992:	e7f4      	b.n	800c97e <_printf_float+0x3ee>
 800c994:	2301      	movs	r3, #1
 800c996:	4642      	mov	r2, r8
 800c998:	e7e1      	b.n	800c95e <_printf_float+0x3ce>
 800c99a:	2301      	movs	r3, #1
 800c99c:	464a      	mov	r2, r9
 800c99e:	4631      	mov	r1, r6
 800c9a0:	4628      	mov	r0, r5
 800c9a2:	47b8      	blx	r7
 800c9a4:	3001      	adds	r0, #1
 800c9a6:	f43f ae3f 	beq.w	800c628 <_printf_float+0x98>
 800c9aa:	f108 0801 	add.w	r8, r8, #1
 800c9ae:	68e3      	ldr	r3, [r4, #12]
 800c9b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c9b2:	1a5b      	subs	r3, r3, r1
 800c9b4:	4543      	cmp	r3, r8
 800c9b6:	dcf0      	bgt.n	800c99a <_printf_float+0x40a>
 800c9b8:	e6f8      	b.n	800c7ac <_printf_float+0x21c>
 800c9ba:	f04f 0800 	mov.w	r8, #0
 800c9be:	f104 0919 	add.w	r9, r4, #25
 800c9c2:	e7f4      	b.n	800c9ae <_printf_float+0x41e>

0800c9c4 <_printf_common>:
 800c9c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9c8:	4616      	mov	r6, r2
 800c9ca:	4698      	mov	r8, r3
 800c9cc:	688a      	ldr	r2, [r1, #8]
 800c9ce:	690b      	ldr	r3, [r1, #16]
 800c9d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c9d4:	4293      	cmp	r3, r2
 800c9d6:	bfb8      	it	lt
 800c9d8:	4613      	movlt	r3, r2
 800c9da:	6033      	str	r3, [r6, #0]
 800c9dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c9e0:	4607      	mov	r7, r0
 800c9e2:	460c      	mov	r4, r1
 800c9e4:	b10a      	cbz	r2, 800c9ea <_printf_common+0x26>
 800c9e6:	3301      	adds	r3, #1
 800c9e8:	6033      	str	r3, [r6, #0]
 800c9ea:	6823      	ldr	r3, [r4, #0]
 800c9ec:	0699      	lsls	r1, r3, #26
 800c9ee:	bf42      	ittt	mi
 800c9f0:	6833      	ldrmi	r3, [r6, #0]
 800c9f2:	3302      	addmi	r3, #2
 800c9f4:	6033      	strmi	r3, [r6, #0]
 800c9f6:	6825      	ldr	r5, [r4, #0]
 800c9f8:	f015 0506 	ands.w	r5, r5, #6
 800c9fc:	d106      	bne.n	800ca0c <_printf_common+0x48>
 800c9fe:	f104 0a19 	add.w	sl, r4, #25
 800ca02:	68e3      	ldr	r3, [r4, #12]
 800ca04:	6832      	ldr	r2, [r6, #0]
 800ca06:	1a9b      	subs	r3, r3, r2
 800ca08:	42ab      	cmp	r3, r5
 800ca0a:	dc26      	bgt.n	800ca5a <_printf_common+0x96>
 800ca0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ca10:	6822      	ldr	r2, [r4, #0]
 800ca12:	3b00      	subs	r3, #0
 800ca14:	bf18      	it	ne
 800ca16:	2301      	movne	r3, #1
 800ca18:	0692      	lsls	r2, r2, #26
 800ca1a:	d42b      	bmi.n	800ca74 <_printf_common+0xb0>
 800ca1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ca20:	4641      	mov	r1, r8
 800ca22:	4638      	mov	r0, r7
 800ca24:	47c8      	blx	r9
 800ca26:	3001      	adds	r0, #1
 800ca28:	d01e      	beq.n	800ca68 <_printf_common+0xa4>
 800ca2a:	6823      	ldr	r3, [r4, #0]
 800ca2c:	6922      	ldr	r2, [r4, #16]
 800ca2e:	f003 0306 	and.w	r3, r3, #6
 800ca32:	2b04      	cmp	r3, #4
 800ca34:	bf02      	ittt	eq
 800ca36:	68e5      	ldreq	r5, [r4, #12]
 800ca38:	6833      	ldreq	r3, [r6, #0]
 800ca3a:	1aed      	subeq	r5, r5, r3
 800ca3c:	68a3      	ldr	r3, [r4, #8]
 800ca3e:	bf0c      	ite	eq
 800ca40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca44:	2500      	movne	r5, #0
 800ca46:	4293      	cmp	r3, r2
 800ca48:	bfc4      	itt	gt
 800ca4a:	1a9b      	subgt	r3, r3, r2
 800ca4c:	18ed      	addgt	r5, r5, r3
 800ca4e:	2600      	movs	r6, #0
 800ca50:	341a      	adds	r4, #26
 800ca52:	42b5      	cmp	r5, r6
 800ca54:	d11a      	bne.n	800ca8c <_printf_common+0xc8>
 800ca56:	2000      	movs	r0, #0
 800ca58:	e008      	b.n	800ca6c <_printf_common+0xa8>
 800ca5a:	2301      	movs	r3, #1
 800ca5c:	4652      	mov	r2, sl
 800ca5e:	4641      	mov	r1, r8
 800ca60:	4638      	mov	r0, r7
 800ca62:	47c8      	blx	r9
 800ca64:	3001      	adds	r0, #1
 800ca66:	d103      	bne.n	800ca70 <_printf_common+0xac>
 800ca68:	f04f 30ff 	mov.w	r0, #4294967295
 800ca6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca70:	3501      	adds	r5, #1
 800ca72:	e7c6      	b.n	800ca02 <_printf_common+0x3e>
 800ca74:	18e1      	adds	r1, r4, r3
 800ca76:	1c5a      	adds	r2, r3, #1
 800ca78:	2030      	movs	r0, #48	@ 0x30
 800ca7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ca7e:	4422      	add	r2, r4
 800ca80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ca84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ca88:	3302      	adds	r3, #2
 800ca8a:	e7c7      	b.n	800ca1c <_printf_common+0x58>
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	4622      	mov	r2, r4
 800ca90:	4641      	mov	r1, r8
 800ca92:	4638      	mov	r0, r7
 800ca94:	47c8      	blx	r9
 800ca96:	3001      	adds	r0, #1
 800ca98:	d0e6      	beq.n	800ca68 <_printf_common+0xa4>
 800ca9a:	3601      	adds	r6, #1
 800ca9c:	e7d9      	b.n	800ca52 <_printf_common+0x8e>
	...

0800caa0 <_printf_i>:
 800caa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800caa4:	7e0f      	ldrb	r7, [r1, #24]
 800caa6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800caa8:	2f78      	cmp	r7, #120	@ 0x78
 800caaa:	4691      	mov	r9, r2
 800caac:	4680      	mov	r8, r0
 800caae:	460c      	mov	r4, r1
 800cab0:	469a      	mov	sl, r3
 800cab2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cab6:	d807      	bhi.n	800cac8 <_printf_i+0x28>
 800cab8:	2f62      	cmp	r7, #98	@ 0x62
 800caba:	d80a      	bhi.n	800cad2 <_printf_i+0x32>
 800cabc:	2f00      	cmp	r7, #0
 800cabe:	f000 80d1 	beq.w	800cc64 <_printf_i+0x1c4>
 800cac2:	2f58      	cmp	r7, #88	@ 0x58
 800cac4:	f000 80b8 	beq.w	800cc38 <_printf_i+0x198>
 800cac8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cacc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cad0:	e03a      	b.n	800cb48 <_printf_i+0xa8>
 800cad2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cad6:	2b15      	cmp	r3, #21
 800cad8:	d8f6      	bhi.n	800cac8 <_printf_i+0x28>
 800cada:	a101      	add	r1, pc, #4	@ (adr r1, 800cae0 <_printf_i+0x40>)
 800cadc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cae0:	0800cb39 	.word	0x0800cb39
 800cae4:	0800cb4d 	.word	0x0800cb4d
 800cae8:	0800cac9 	.word	0x0800cac9
 800caec:	0800cac9 	.word	0x0800cac9
 800caf0:	0800cac9 	.word	0x0800cac9
 800caf4:	0800cac9 	.word	0x0800cac9
 800caf8:	0800cb4d 	.word	0x0800cb4d
 800cafc:	0800cac9 	.word	0x0800cac9
 800cb00:	0800cac9 	.word	0x0800cac9
 800cb04:	0800cac9 	.word	0x0800cac9
 800cb08:	0800cac9 	.word	0x0800cac9
 800cb0c:	0800cc4b 	.word	0x0800cc4b
 800cb10:	0800cb77 	.word	0x0800cb77
 800cb14:	0800cc05 	.word	0x0800cc05
 800cb18:	0800cac9 	.word	0x0800cac9
 800cb1c:	0800cac9 	.word	0x0800cac9
 800cb20:	0800cc6d 	.word	0x0800cc6d
 800cb24:	0800cac9 	.word	0x0800cac9
 800cb28:	0800cb77 	.word	0x0800cb77
 800cb2c:	0800cac9 	.word	0x0800cac9
 800cb30:	0800cac9 	.word	0x0800cac9
 800cb34:	0800cc0d 	.word	0x0800cc0d
 800cb38:	6833      	ldr	r3, [r6, #0]
 800cb3a:	1d1a      	adds	r2, r3, #4
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	6032      	str	r2, [r6, #0]
 800cb40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cb44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cb48:	2301      	movs	r3, #1
 800cb4a:	e09c      	b.n	800cc86 <_printf_i+0x1e6>
 800cb4c:	6833      	ldr	r3, [r6, #0]
 800cb4e:	6820      	ldr	r0, [r4, #0]
 800cb50:	1d19      	adds	r1, r3, #4
 800cb52:	6031      	str	r1, [r6, #0]
 800cb54:	0606      	lsls	r6, r0, #24
 800cb56:	d501      	bpl.n	800cb5c <_printf_i+0xbc>
 800cb58:	681d      	ldr	r5, [r3, #0]
 800cb5a:	e003      	b.n	800cb64 <_printf_i+0xc4>
 800cb5c:	0645      	lsls	r5, r0, #25
 800cb5e:	d5fb      	bpl.n	800cb58 <_printf_i+0xb8>
 800cb60:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cb64:	2d00      	cmp	r5, #0
 800cb66:	da03      	bge.n	800cb70 <_printf_i+0xd0>
 800cb68:	232d      	movs	r3, #45	@ 0x2d
 800cb6a:	426d      	negs	r5, r5
 800cb6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb70:	4858      	ldr	r0, [pc, #352]	@ (800ccd4 <_printf_i+0x234>)
 800cb72:	230a      	movs	r3, #10
 800cb74:	e011      	b.n	800cb9a <_printf_i+0xfa>
 800cb76:	6821      	ldr	r1, [r4, #0]
 800cb78:	6833      	ldr	r3, [r6, #0]
 800cb7a:	0608      	lsls	r0, r1, #24
 800cb7c:	f853 5b04 	ldr.w	r5, [r3], #4
 800cb80:	d402      	bmi.n	800cb88 <_printf_i+0xe8>
 800cb82:	0649      	lsls	r1, r1, #25
 800cb84:	bf48      	it	mi
 800cb86:	b2ad      	uxthmi	r5, r5
 800cb88:	2f6f      	cmp	r7, #111	@ 0x6f
 800cb8a:	4852      	ldr	r0, [pc, #328]	@ (800ccd4 <_printf_i+0x234>)
 800cb8c:	6033      	str	r3, [r6, #0]
 800cb8e:	bf14      	ite	ne
 800cb90:	230a      	movne	r3, #10
 800cb92:	2308      	moveq	r3, #8
 800cb94:	2100      	movs	r1, #0
 800cb96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cb9a:	6866      	ldr	r6, [r4, #4]
 800cb9c:	60a6      	str	r6, [r4, #8]
 800cb9e:	2e00      	cmp	r6, #0
 800cba0:	db05      	blt.n	800cbae <_printf_i+0x10e>
 800cba2:	6821      	ldr	r1, [r4, #0]
 800cba4:	432e      	orrs	r6, r5
 800cba6:	f021 0104 	bic.w	r1, r1, #4
 800cbaa:	6021      	str	r1, [r4, #0]
 800cbac:	d04b      	beq.n	800cc46 <_printf_i+0x1a6>
 800cbae:	4616      	mov	r6, r2
 800cbb0:	fbb5 f1f3 	udiv	r1, r5, r3
 800cbb4:	fb03 5711 	mls	r7, r3, r1, r5
 800cbb8:	5dc7      	ldrb	r7, [r0, r7]
 800cbba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cbbe:	462f      	mov	r7, r5
 800cbc0:	42bb      	cmp	r3, r7
 800cbc2:	460d      	mov	r5, r1
 800cbc4:	d9f4      	bls.n	800cbb0 <_printf_i+0x110>
 800cbc6:	2b08      	cmp	r3, #8
 800cbc8:	d10b      	bne.n	800cbe2 <_printf_i+0x142>
 800cbca:	6823      	ldr	r3, [r4, #0]
 800cbcc:	07df      	lsls	r7, r3, #31
 800cbce:	d508      	bpl.n	800cbe2 <_printf_i+0x142>
 800cbd0:	6923      	ldr	r3, [r4, #16]
 800cbd2:	6861      	ldr	r1, [r4, #4]
 800cbd4:	4299      	cmp	r1, r3
 800cbd6:	bfde      	ittt	le
 800cbd8:	2330      	movle	r3, #48	@ 0x30
 800cbda:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cbde:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cbe2:	1b92      	subs	r2, r2, r6
 800cbe4:	6122      	str	r2, [r4, #16]
 800cbe6:	f8cd a000 	str.w	sl, [sp]
 800cbea:	464b      	mov	r3, r9
 800cbec:	aa03      	add	r2, sp, #12
 800cbee:	4621      	mov	r1, r4
 800cbf0:	4640      	mov	r0, r8
 800cbf2:	f7ff fee7 	bl	800c9c4 <_printf_common>
 800cbf6:	3001      	adds	r0, #1
 800cbf8:	d14a      	bne.n	800cc90 <_printf_i+0x1f0>
 800cbfa:	f04f 30ff 	mov.w	r0, #4294967295
 800cbfe:	b004      	add	sp, #16
 800cc00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc04:	6823      	ldr	r3, [r4, #0]
 800cc06:	f043 0320 	orr.w	r3, r3, #32
 800cc0a:	6023      	str	r3, [r4, #0]
 800cc0c:	4832      	ldr	r0, [pc, #200]	@ (800ccd8 <_printf_i+0x238>)
 800cc0e:	2778      	movs	r7, #120	@ 0x78
 800cc10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cc14:	6823      	ldr	r3, [r4, #0]
 800cc16:	6831      	ldr	r1, [r6, #0]
 800cc18:	061f      	lsls	r7, r3, #24
 800cc1a:	f851 5b04 	ldr.w	r5, [r1], #4
 800cc1e:	d402      	bmi.n	800cc26 <_printf_i+0x186>
 800cc20:	065f      	lsls	r7, r3, #25
 800cc22:	bf48      	it	mi
 800cc24:	b2ad      	uxthmi	r5, r5
 800cc26:	6031      	str	r1, [r6, #0]
 800cc28:	07d9      	lsls	r1, r3, #31
 800cc2a:	bf44      	itt	mi
 800cc2c:	f043 0320 	orrmi.w	r3, r3, #32
 800cc30:	6023      	strmi	r3, [r4, #0]
 800cc32:	b11d      	cbz	r5, 800cc3c <_printf_i+0x19c>
 800cc34:	2310      	movs	r3, #16
 800cc36:	e7ad      	b.n	800cb94 <_printf_i+0xf4>
 800cc38:	4826      	ldr	r0, [pc, #152]	@ (800ccd4 <_printf_i+0x234>)
 800cc3a:	e7e9      	b.n	800cc10 <_printf_i+0x170>
 800cc3c:	6823      	ldr	r3, [r4, #0]
 800cc3e:	f023 0320 	bic.w	r3, r3, #32
 800cc42:	6023      	str	r3, [r4, #0]
 800cc44:	e7f6      	b.n	800cc34 <_printf_i+0x194>
 800cc46:	4616      	mov	r6, r2
 800cc48:	e7bd      	b.n	800cbc6 <_printf_i+0x126>
 800cc4a:	6833      	ldr	r3, [r6, #0]
 800cc4c:	6825      	ldr	r5, [r4, #0]
 800cc4e:	6961      	ldr	r1, [r4, #20]
 800cc50:	1d18      	adds	r0, r3, #4
 800cc52:	6030      	str	r0, [r6, #0]
 800cc54:	062e      	lsls	r6, r5, #24
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	d501      	bpl.n	800cc5e <_printf_i+0x1be>
 800cc5a:	6019      	str	r1, [r3, #0]
 800cc5c:	e002      	b.n	800cc64 <_printf_i+0x1c4>
 800cc5e:	0668      	lsls	r0, r5, #25
 800cc60:	d5fb      	bpl.n	800cc5a <_printf_i+0x1ba>
 800cc62:	8019      	strh	r1, [r3, #0]
 800cc64:	2300      	movs	r3, #0
 800cc66:	6123      	str	r3, [r4, #16]
 800cc68:	4616      	mov	r6, r2
 800cc6a:	e7bc      	b.n	800cbe6 <_printf_i+0x146>
 800cc6c:	6833      	ldr	r3, [r6, #0]
 800cc6e:	1d1a      	adds	r2, r3, #4
 800cc70:	6032      	str	r2, [r6, #0]
 800cc72:	681e      	ldr	r6, [r3, #0]
 800cc74:	6862      	ldr	r2, [r4, #4]
 800cc76:	2100      	movs	r1, #0
 800cc78:	4630      	mov	r0, r6
 800cc7a:	f7f3 fb49 	bl	8000310 <memchr>
 800cc7e:	b108      	cbz	r0, 800cc84 <_printf_i+0x1e4>
 800cc80:	1b80      	subs	r0, r0, r6
 800cc82:	6060      	str	r0, [r4, #4]
 800cc84:	6863      	ldr	r3, [r4, #4]
 800cc86:	6123      	str	r3, [r4, #16]
 800cc88:	2300      	movs	r3, #0
 800cc8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc8e:	e7aa      	b.n	800cbe6 <_printf_i+0x146>
 800cc90:	6923      	ldr	r3, [r4, #16]
 800cc92:	4632      	mov	r2, r6
 800cc94:	4649      	mov	r1, r9
 800cc96:	4640      	mov	r0, r8
 800cc98:	47d0      	blx	sl
 800cc9a:	3001      	adds	r0, #1
 800cc9c:	d0ad      	beq.n	800cbfa <_printf_i+0x15a>
 800cc9e:	6823      	ldr	r3, [r4, #0]
 800cca0:	079b      	lsls	r3, r3, #30
 800cca2:	d413      	bmi.n	800cccc <_printf_i+0x22c>
 800cca4:	68e0      	ldr	r0, [r4, #12]
 800cca6:	9b03      	ldr	r3, [sp, #12]
 800cca8:	4298      	cmp	r0, r3
 800ccaa:	bfb8      	it	lt
 800ccac:	4618      	movlt	r0, r3
 800ccae:	e7a6      	b.n	800cbfe <_printf_i+0x15e>
 800ccb0:	2301      	movs	r3, #1
 800ccb2:	4632      	mov	r2, r6
 800ccb4:	4649      	mov	r1, r9
 800ccb6:	4640      	mov	r0, r8
 800ccb8:	47d0      	blx	sl
 800ccba:	3001      	adds	r0, #1
 800ccbc:	d09d      	beq.n	800cbfa <_printf_i+0x15a>
 800ccbe:	3501      	adds	r5, #1
 800ccc0:	68e3      	ldr	r3, [r4, #12]
 800ccc2:	9903      	ldr	r1, [sp, #12]
 800ccc4:	1a5b      	subs	r3, r3, r1
 800ccc6:	42ab      	cmp	r3, r5
 800ccc8:	dcf2      	bgt.n	800ccb0 <_printf_i+0x210>
 800ccca:	e7eb      	b.n	800cca4 <_printf_i+0x204>
 800cccc:	2500      	movs	r5, #0
 800ccce:	f104 0619 	add.w	r6, r4, #25
 800ccd2:	e7f5      	b.n	800ccc0 <_printf_i+0x220>
 800ccd4:	08011ede 	.word	0x08011ede
 800ccd8:	08011eef 	.word	0x08011eef

0800ccdc <_scanf_float>:
 800ccdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cce0:	b087      	sub	sp, #28
 800cce2:	4691      	mov	r9, r2
 800cce4:	9303      	str	r3, [sp, #12]
 800cce6:	688b      	ldr	r3, [r1, #8]
 800cce8:	1e5a      	subs	r2, r3, #1
 800ccea:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ccee:	bf81      	itttt	hi
 800ccf0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ccf4:	eb03 0b05 	addhi.w	fp, r3, r5
 800ccf8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ccfc:	608b      	strhi	r3, [r1, #8]
 800ccfe:	680b      	ldr	r3, [r1, #0]
 800cd00:	460a      	mov	r2, r1
 800cd02:	f04f 0500 	mov.w	r5, #0
 800cd06:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800cd0a:	f842 3b1c 	str.w	r3, [r2], #28
 800cd0e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800cd12:	4680      	mov	r8, r0
 800cd14:	460c      	mov	r4, r1
 800cd16:	bf98      	it	ls
 800cd18:	f04f 0b00 	movls.w	fp, #0
 800cd1c:	9201      	str	r2, [sp, #4]
 800cd1e:	4616      	mov	r6, r2
 800cd20:	46aa      	mov	sl, r5
 800cd22:	462f      	mov	r7, r5
 800cd24:	9502      	str	r5, [sp, #8]
 800cd26:	68a2      	ldr	r2, [r4, #8]
 800cd28:	b15a      	cbz	r2, 800cd42 <_scanf_float+0x66>
 800cd2a:	f8d9 3000 	ldr.w	r3, [r9]
 800cd2e:	781b      	ldrb	r3, [r3, #0]
 800cd30:	2b4e      	cmp	r3, #78	@ 0x4e
 800cd32:	d863      	bhi.n	800cdfc <_scanf_float+0x120>
 800cd34:	2b40      	cmp	r3, #64	@ 0x40
 800cd36:	d83b      	bhi.n	800cdb0 <_scanf_float+0xd4>
 800cd38:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800cd3c:	b2c8      	uxtb	r0, r1
 800cd3e:	280e      	cmp	r0, #14
 800cd40:	d939      	bls.n	800cdb6 <_scanf_float+0xda>
 800cd42:	b11f      	cbz	r7, 800cd4c <_scanf_float+0x70>
 800cd44:	6823      	ldr	r3, [r4, #0]
 800cd46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd4a:	6023      	str	r3, [r4, #0]
 800cd4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd50:	f1ba 0f01 	cmp.w	sl, #1
 800cd54:	f200 8114 	bhi.w	800cf80 <_scanf_float+0x2a4>
 800cd58:	9b01      	ldr	r3, [sp, #4]
 800cd5a:	429e      	cmp	r6, r3
 800cd5c:	f200 8105 	bhi.w	800cf6a <_scanf_float+0x28e>
 800cd60:	2001      	movs	r0, #1
 800cd62:	b007      	add	sp, #28
 800cd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd68:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800cd6c:	2a0d      	cmp	r2, #13
 800cd6e:	d8e8      	bhi.n	800cd42 <_scanf_float+0x66>
 800cd70:	a101      	add	r1, pc, #4	@ (adr r1, 800cd78 <_scanf_float+0x9c>)
 800cd72:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cd76:	bf00      	nop
 800cd78:	0800cec1 	.word	0x0800cec1
 800cd7c:	0800cd43 	.word	0x0800cd43
 800cd80:	0800cd43 	.word	0x0800cd43
 800cd84:	0800cd43 	.word	0x0800cd43
 800cd88:	0800cf1d 	.word	0x0800cf1d
 800cd8c:	0800cef7 	.word	0x0800cef7
 800cd90:	0800cd43 	.word	0x0800cd43
 800cd94:	0800cd43 	.word	0x0800cd43
 800cd98:	0800cecf 	.word	0x0800cecf
 800cd9c:	0800cd43 	.word	0x0800cd43
 800cda0:	0800cd43 	.word	0x0800cd43
 800cda4:	0800cd43 	.word	0x0800cd43
 800cda8:	0800cd43 	.word	0x0800cd43
 800cdac:	0800ce8b 	.word	0x0800ce8b
 800cdb0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800cdb4:	e7da      	b.n	800cd6c <_scanf_float+0x90>
 800cdb6:	290e      	cmp	r1, #14
 800cdb8:	d8c3      	bhi.n	800cd42 <_scanf_float+0x66>
 800cdba:	a001      	add	r0, pc, #4	@ (adr r0, 800cdc0 <_scanf_float+0xe4>)
 800cdbc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800cdc0:	0800ce7b 	.word	0x0800ce7b
 800cdc4:	0800cd43 	.word	0x0800cd43
 800cdc8:	0800ce7b 	.word	0x0800ce7b
 800cdcc:	0800cf0b 	.word	0x0800cf0b
 800cdd0:	0800cd43 	.word	0x0800cd43
 800cdd4:	0800ce1d 	.word	0x0800ce1d
 800cdd8:	0800ce61 	.word	0x0800ce61
 800cddc:	0800ce61 	.word	0x0800ce61
 800cde0:	0800ce61 	.word	0x0800ce61
 800cde4:	0800ce61 	.word	0x0800ce61
 800cde8:	0800ce61 	.word	0x0800ce61
 800cdec:	0800ce61 	.word	0x0800ce61
 800cdf0:	0800ce61 	.word	0x0800ce61
 800cdf4:	0800ce61 	.word	0x0800ce61
 800cdf8:	0800ce61 	.word	0x0800ce61
 800cdfc:	2b6e      	cmp	r3, #110	@ 0x6e
 800cdfe:	d809      	bhi.n	800ce14 <_scanf_float+0x138>
 800ce00:	2b60      	cmp	r3, #96	@ 0x60
 800ce02:	d8b1      	bhi.n	800cd68 <_scanf_float+0x8c>
 800ce04:	2b54      	cmp	r3, #84	@ 0x54
 800ce06:	d07b      	beq.n	800cf00 <_scanf_float+0x224>
 800ce08:	2b59      	cmp	r3, #89	@ 0x59
 800ce0a:	d19a      	bne.n	800cd42 <_scanf_float+0x66>
 800ce0c:	2d07      	cmp	r5, #7
 800ce0e:	d198      	bne.n	800cd42 <_scanf_float+0x66>
 800ce10:	2508      	movs	r5, #8
 800ce12:	e02f      	b.n	800ce74 <_scanf_float+0x198>
 800ce14:	2b74      	cmp	r3, #116	@ 0x74
 800ce16:	d073      	beq.n	800cf00 <_scanf_float+0x224>
 800ce18:	2b79      	cmp	r3, #121	@ 0x79
 800ce1a:	e7f6      	b.n	800ce0a <_scanf_float+0x12e>
 800ce1c:	6821      	ldr	r1, [r4, #0]
 800ce1e:	05c8      	lsls	r0, r1, #23
 800ce20:	d51e      	bpl.n	800ce60 <_scanf_float+0x184>
 800ce22:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ce26:	6021      	str	r1, [r4, #0]
 800ce28:	3701      	adds	r7, #1
 800ce2a:	f1bb 0f00 	cmp.w	fp, #0
 800ce2e:	d003      	beq.n	800ce38 <_scanf_float+0x15c>
 800ce30:	3201      	adds	r2, #1
 800ce32:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ce36:	60a2      	str	r2, [r4, #8]
 800ce38:	68a3      	ldr	r3, [r4, #8]
 800ce3a:	3b01      	subs	r3, #1
 800ce3c:	60a3      	str	r3, [r4, #8]
 800ce3e:	6923      	ldr	r3, [r4, #16]
 800ce40:	3301      	adds	r3, #1
 800ce42:	6123      	str	r3, [r4, #16]
 800ce44:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ce48:	3b01      	subs	r3, #1
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	f8c9 3004 	str.w	r3, [r9, #4]
 800ce50:	f340 8082 	ble.w	800cf58 <_scanf_float+0x27c>
 800ce54:	f8d9 3000 	ldr.w	r3, [r9]
 800ce58:	3301      	adds	r3, #1
 800ce5a:	f8c9 3000 	str.w	r3, [r9]
 800ce5e:	e762      	b.n	800cd26 <_scanf_float+0x4a>
 800ce60:	eb1a 0105 	adds.w	r1, sl, r5
 800ce64:	f47f af6d 	bne.w	800cd42 <_scanf_float+0x66>
 800ce68:	6822      	ldr	r2, [r4, #0]
 800ce6a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ce6e:	6022      	str	r2, [r4, #0]
 800ce70:	460d      	mov	r5, r1
 800ce72:	468a      	mov	sl, r1
 800ce74:	f806 3b01 	strb.w	r3, [r6], #1
 800ce78:	e7de      	b.n	800ce38 <_scanf_float+0x15c>
 800ce7a:	6822      	ldr	r2, [r4, #0]
 800ce7c:	0610      	lsls	r0, r2, #24
 800ce7e:	f57f af60 	bpl.w	800cd42 <_scanf_float+0x66>
 800ce82:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ce86:	6022      	str	r2, [r4, #0]
 800ce88:	e7f4      	b.n	800ce74 <_scanf_float+0x198>
 800ce8a:	f1ba 0f00 	cmp.w	sl, #0
 800ce8e:	d10c      	bne.n	800ceaa <_scanf_float+0x1ce>
 800ce90:	b977      	cbnz	r7, 800ceb0 <_scanf_float+0x1d4>
 800ce92:	6822      	ldr	r2, [r4, #0]
 800ce94:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ce98:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ce9c:	d108      	bne.n	800ceb0 <_scanf_float+0x1d4>
 800ce9e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cea2:	6022      	str	r2, [r4, #0]
 800cea4:	f04f 0a01 	mov.w	sl, #1
 800cea8:	e7e4      	b.n	800ce74 <_scanf_float+0x198>
 800ceaa:	f1ba 0f02 	cmp.w	sl, #2
 800ceae:	d050      	beq.n	800cf52 <_scanf_float+0x276>
 800ceb0:	2d01      	cmp	r5, #1
 800ceb2:	d002      	beq.n	800ceba <_scanf_float+0x1de>
 800ceb4:	2d04      	cmp	r5, #4
 800ceb6:	f47f af44 	bne.w	800cd42 <_scanf_float+0x66>
 800ceba:	3501      	adds	r5, #1
 800cebc:	b2ed      	uxtb	r5, r5
 800cebe:	e7d9      	b.n	800ce74 <_scanf_float+0x198>
 800cec0:	f1ba 0f01 	cmp.w	sl, #1
 800cec4:	f47f af3d 	bne.w	800cd42 <_scanf_float+0x66>
 800cec8:	f04f 0a02 	mov.w	sl, #2
 800cecc:	e7d2      	b.n	800ce74 <_scanf_float+0x198>
 800cece:	b975      	cbnz	r5, 800ceee <_scanf_float+0x212>
 800ced0:	2f00      	cmp	r7, #0
 800ced2:	f47f af37 	bne.w	800cd44 <_scanf_float+0x68>
 800ced6:	6822      	ldr	r2, [r4, #0]
 800ced8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cedc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cee0:	f040 80fc 	bne.w	800d0dc <_scanf_float+0x400>
 800cee4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cee8:	6022      	str	r2, [r4, #0]
 800ceea:	2501      	movs	r5, #1
 800ceec:	e7c2      	b.n	800ce74 <_scanf_float+0x198>
 800ceee:	2d03      	cmp	r5, #3
 800cef0:	d0e3      	beq.n	800ceba <_scanf_float+0x1de>
 800cef2:	2d05      	cmp	r5, #5
 800cef4:	e7df      	b.n	800ceb6 <_scanf_float+0x1da>
 800cef6:	2d02      	cmp	r5, #2
 800cef8:	f47f af23 	bne.w	800cd42 <_scanf_float+0x66>
 800cefc:	2503      	movs	r5, #3
 800cefe:	e7b9      	b.n	800ce74 <_scanf_float+0x198>
 800cf00:	2d06      	cmp	r5, #6
 800cf02:	f47f af1e 	bne.w	800cd42 <_scanf_float+0x66>
 800cf06:	2507      	movs	r5, #7
 800cf08:	e7b4      	b.n	800ce74 <_scanf_float+0x198>
 800cf0a:	6822      	ldr	r2, [r4, #0]
 800cf0c:	0591      	lsls	r1, r2, #22
 800cf0e:	f57f af18 	bpl.w	800cd42 <_scanf_float+0x66>
 800cf12:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800cf16:	6022      	str	r2, [r4, #0]
 800cf18:	9702      	str	r7, [sp, #8]
 800cf1a:	e7ab      	b.n	800ce74 <_scanf_float+0x198>
 800cf1c:	6822      	ldr	r2, [r4, #0]
 800cf1e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800cf22:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800cf26:	d005      	beq.n	800cf34 <_scanf_float+0x258>
 800cf28:	0550      	lsls	r0, r2, #21
 800cf2a:	f57f af0a 	bpl.w	800cd42 <_scanf_float+0x66>
 800cf2e:	2f00      	cmp	r7, #0
 800cf30:	f000 80d4 	beq.w	800d0dc <_scanf_float+0x400>
 800cf34:	0591      	lsls	r1, r2, #22
 800cf36:	bf58      	it	pl
 800cf38:	9902      	ldrpl	r1, [sp, #8]
 800cf3a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cf3e:	bf58      	it	pl
 800cf40:	1a79      	subpl	r1, r7, r1
 800cf42:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800cf46:	bf58      	it	pl
 800cf48:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800cf4c:	6022      	str	r2, [r4, #0]
 800cf4e:	2700      	movs	r7, #0
 800cf50:	e790      	b.n	800ce74 <_scanf_float+0x198>
 800cf52:	f04f 0a03 	mov.w	sl, #3
 800cf56:	e78d      	b.n	800ce74 <_scanf_float+0x198>
 800cf58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cf5c:	4649      	mov	r1, r9
 800cf5e:	4640      	mov	r0, r8
 800cf60:	4798      	blx	r3
 800cf62:	2800      	cmp	r0, #0
 800cf64:	f43f aedf 	beq.w	800cd26 <_scanf_float+0x4a>
 800cf68:	e6eb      	b.n	800cd42 <_scanf_float+0x66>
 800cf6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cf6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cf72:	464a      	mov	r2, r9
 800cf74:	4640      	mov	r0, r8
 800cf76:	4798      	blx	r3
 800cf78:	6923      	ldr	r3, [r4, #16]
 800cf7a:	3b01      	subs	r3, #1
 800cf7c:	6123      	str	r3, [r4, #16]
 800cf7e:	e6eb      	b.n	800cd58 <_scanf_float+0x7c>
 800cf80:	1e6b      	subs	r3, r5, #1
 800cf82:	2b06      	cmp	r3, #6
 800cf84:	d824      	bhi.n	800cfd0 <_scanf_float+0x2f4>
 800cf86:	2d02      	cmp	r5, #2
 800cf88:	d836      	bhi.n	800cff8 <_scanf_float+0x31c>
 800cf8a:	9b01      	ldr	r3, [sp, #4]
 800cf8c:	429e      	cmp	r6, r3
 800cf8e:	f67f aee7 	bls.w	800cd60 <_scanf_float+0x84>
 800cf92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cf96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cf9a:	464a      	mov	r2, r9
 800cf9c:	4640      	mov	r0, r8
 800cf9e:	4798      	blx	r3
 800cfa0:	6923      	ldr	r3, [r4, #16]
 800cfa2:	3b01      	subs	r3, #1
 800cfa4:	6123      	str	r3, [r4, #16]
 800cfa6:	e7f0      	b.n	800cf8a <_scanf_float+0x2ae>
 800cfa8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cfac:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800cfb0:	464a      	mov	r2, r9
 800cfb2:	4640      	mov	r0, r8
 800cfb4:	4798      	blx	r3
 800cfb6:	6923      	ldr	r3, [r4, #16]
 800cfb8:	3b01      	subs	r3, #1
 800cfba:	6123      	str	r3, [r4, #16]
 800cfbc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cfc0:	fa5f fa8a 	uxtb.w	sl, sl
 800cfc4:	f1ba 0f02 	cmp.w	sl, #2
 800cfc8:	d1ee      	bne.n	800cfa8 <_scanf_float+0x2cc>
 800cfca:	3d03      	subs	r5, #3
 800cfcc:	b2ed      	uxtb	r5, r5
 800cfce:	1b76      	subs	r6, r6, r5
 800cfd0:	6823      	ldr	r3, [r4, #0]
 800cfd2:	05da      	lsls	r2, r3, #23
 800cfd4:	d530      	bpl.n	800d038 <_scanf_float+0x35c>
 800cfd6:	055b      	lsls	r3, r3, #21
 800cfd8:	d511      	bpl.n	800cffe <_scanf_float+0x322>
 800cfda:	9b01      	ldr	r3, [sp, #4]
 800cfdc:	429e      	cmp	r6, r3
 800cfde:	f67f aebf 	bls.w	800cd60 <_scanf_float+0x84>
 800cfe2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cfe6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cfea:	464a      	mov	r2, r9
 800cfec:	4640      	mov	r0, r8
 800cfee:	4798      	blx	r3
 800cff0:	6923      	ldr	r3, [r4, #16]
 800cff2:	3b01      	subs	r3, #1
 800cff4:	6123      	str	r3, [r4, #16]
 800cff6:	e7f0      	b.n	800cfda <_scanf_float+0x2fe>
 800cff8:	46aa      	mov	sl, r5
 800cffa:	46b3      	mov	fp, r6
 800cffc:	e7de      	b.n	800cfbc <_scanf_float+0x2e0>
 800cffe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d002:	6923      	ldr	r3, [r4, #16]
 800d004:	2965      	cmp	r1, #101	@ 0x65
 800d006:	f103 33ff 	add.w	r3, r3, #4294967295
 800d00a:	f106 35ff 	add.w	r5, r6, #4294967295
 800d00e:	6123      	str	r3, [r4, #16]
 800d010:	d00c      	beq.n	800d02c <_scanf_float+0x350>
 800d012:	2945      	cmp	r1, #69	@ 0x45
 800d014:	d00a      	beq.n	800d02c <_scanf_float+0x350>
 800d016:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d01a:	464a      	mov	r2, r9
 800d01c:	4640      	mov	r0, r8
 800d01e:	4798      	blx	r3
 800d020:	6923      	ldr	r3, [r4, #16]
 800d022:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d026:	3b01      	subs	r3, #1
 800d028:	1eb5      	subs	r5, r6, #2
 800d02a:	6123      	str	r3, [r4, #16]
 800d02c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d030:	464a      	mov	r2, r9
 800d032:	4640      	mov	r0, r8
 800d034:	4798      	blx	r3
 800d036:	462e      	mov	r6, r5
 800d038:	6822      	ldr	r2, [r4, #0]
 800d03a:	f012 0210 	ands.w	r2, r2, #16
 800d03e:	d001      	beq.n	800d044 <_scanf_float+0x368>
 800d040:	2000      	movs	r0, #0
 800d042:	e68e      	b.n	800cd62 <_scanf_float+0x86>
 800d044:	7032      	strb	r2, [r6, #0]
 800d046:	6823      	ldr	r3, [r4, #0]
 800d048:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d04c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d050:	d123      	bne.n	800d09a <_scanf_float+0x3be>
 800d052:	9b02      	ldr	r3, [sp, #8]
 800d054:	429f      	cmp	r7, r3
 800d056:	d00a      	beq.n	800d06e <_scanf_float+0x392>
 800d058:	1bda      	subs	r2, r3, r7
 800d05a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d05e:	429e      	cmp	r6, r3
 800d060:	bf28      	it	cs
 800d062:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d066:	491e      	ldr	r1, [pc, #120]	@ (800d0e0 <_scanf_float+0x404>)
 800d068:	4630      	mov	r0, r6
 800d06a:	f000 f96f 	bl	800d34c <siprintf>
 800d06e:	9901      	ldr	r1, [sp, #4]
 800d070:	2200      	movs	r2, #0
 800d072:	4640      	mov	r0, r8
 800d074:	f002 fc72 	bl	800f95c <_strtod_r>
 800d078:	9b03      	ldr	r3, [sp, #12]
 800d07a:	6821      	ldr	r1, [r4, #0]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f011 0f02 	tst.w	r1, #2
 800d082:	f103 0204 	add.w	r2, r3, #4
 800d086:	d015      	beq.n	800d0b4 <_scanf_float+0x3d8>
 800d088:	9903      	ldr	r1, [sp, #12]
 800d08a:	600a      	str	r2, [r1, #0]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	ed83 0b00 	vstr	d0, [r3]
 800d092:	68e3      	ldr	r3, [r4, #12]
 800d094:	3301      	adds	r3, #1
 800d096:	60e3      	str	r3, [r4, #12]
 800d098:	e7d2      	b.n	800d040 <_scanf_float+0x364>
 800d09a:	9b04      	ldr	r3, [sp, #16]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d0e6      	beq.n	800d06e <_scanf_float+0x392>
 800d0a0:	9905      	ldr	r1, [sp, #20]
 800d0a2:	230a      	movs	r3, #10
 800d0a4:	3101      	adds	r1, #1
 800d0a6:	4640      	mov	r0, r8
 800d0a8:	f002 fcd8 	bl	800fa5c <_strtol_r>
 800d0ac:	9b04      	ldr	r3, [sp, #16]
 800d0ae:	9e05      	ldr	r6, [sp, #20]
 800d0b0:	1ac2      	subs	r2, r0, r3
 800d0b2:	e7d2      	b.n	800d05a <_scanf_float+0x37e>
 800d0b4:	f011 0f04 	tst.w	r1, #4
 800d0b8:	9903      	ldr	r1, [sp, #12]
 800d0ba:	600a      	str	r2, [r1, #0]
 800d0bc:	d1e6      	bne.n	800d08c <_scanf_float+0x3b0>
 800d0be:	eeb4 0b40 	vcmp.f64	d0, d0
 800d0c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0c6:	681d      	ldr	r5, [r3, #0]
 800d0c8:	d705      	bvc.n	800d0d6 <_scanf_float+0x3fa>
 800d0ca:	4806      	ldr	r0, [pc, #24]	@ (800d0e4 <_scanf_float+0x408>)
 800d0cc:	f000 fafc 	bl	800d6c8 <nanf>
 800d0d0:	ed85 0a00 	vstr	s0, [r5]
 800d0d4:	e7dd      	b.n	800d092 <_scanf_float+0x3b6>
 800d0d6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800d0da:	e7f9      	b.n	800d0d0 <_scanf_float+0x3f4>
 800d0dc:	2700      	movs	r7, #0
 800d0de:	e635      	b.n	800cd4c <_scanf_float+0x70>
 800d0e0:	08011f00 	.word	0x08011f00
 800d0e4:	08012041 	.word	0x08012041

0800d0e8 <std>:
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	b510      	push	{r4, lr}
 800d0ec:	4604      	mov	r4, r0
 800d0ee:	e9c0 3300 	strd	r3, r3, [r0]
 800d0f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d0f6:	6083      	str	r3, [r0, #8]
 800d0f8:	8181      	strh	r1, [r0, #12]
 800d0fa:	6643      	str	r3, [r0, #100]	@ 0x64
 800d0fc:	81c2      	strh	r2, [r0, #14]
 800d0fe:	6183      	str	r3, [r0, #24]
 800d100:	4619      	mov	r1, r3
 800d102:	2208      	movs	r2, #8
 800d104:	305c      	adds	r0, #92	@ 0x5c
 800d106:	f000 fa3b 	bl	800d580 <memset>
 800d10a:	4b0d      	ldr	r3, [pc, #52]	@ (800d140 <std+0x58>)
 800d10c:	6263      	str	r3, [r4, #36]	@ 0x24
 800d10e:	4b0d      	ldr	r3, [pc, #52]	@ (800d144 <std+0x5c>)
 800d110:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d112:	4b0d      	ldr	r3, [pc, #52]	@ (800d148 <std+0x60>)
 800d114:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d116:	4b0d      	ldr	r3, [pc, #52]	@ (800d14c <std+0x64>)
 800d118:	6323      	str	r3, [r4, #48]	@ 0x30
 800d11a:	4b0d      	ldr	r3, [pc, #52]	@ (800d150 <std+0x68>)
 800d11c:	6224      	str	r4, [r4, #32]
 800d11e:	429c      	cmp	r4, r3
 800d120:	d006      	beq.n	800d130 <std+0x48>
 800d122:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d126:	4294      	cmp	r4, r2
 800d128:	d002      	beq.n	800d130 <std+0x48>
 800d12a:	33d0      	adds	r3, #208	@ 0xd0
 800d12c:	429c      	cmp	r4, r3
 800d12e:	d105      	bne.n	800d13c <std+0x54>
 800d130:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d138:	f000 bac2 	b.w	800d6c0 <__retarget_lock_init_recursive>
 800d13c:	bd10      	pop	{r4, pc}
 800d13e:	bf00      	nop
 800d140:	0800d391 	.word	0x0800d391
 800d144:	0800d3b3 	.word	0x0800d3b3
 800d148:	0800d3eb 	.word	0x0800d3eb
 800d14c:	0800d40f 	.word	0x0800d40f
 800d150:	24000590 	.word	0x24000590

0800d154 <stdio_exit_handler>:
 800d154:	4a02      	ldr	r2, [pc, #8]	@ (800d160 <stdio_exit_handler+0xc>)
 800d156:	4903      	ldr	r1, [pc, #12]	@ (800d164 <stdio_exit_handler+0x10>)
 800d158:	4803      	ldr	r0, [pc, #12]	@ (800d168 <stdio_exit_handler+0x14>)
 800d15a:	f000 b869 	b.w	800d230 <_fwalk_sglue>
 800d15e:	bf00      	nop
 800d160:	2400001c 	.word	0x2400001c
 800d164:	0801009d 	.word	0x0801009d
 800d168:	2400002c 	.word	0x2400002c

0800d16c <cleanup_stdio>:
 800d16c:	6841      	ldr	r1, [r0, #4]
 800d16e:	4b0c      	ldr	r3, [pc, #48]	@ (800d1a0 <cleanup_stdio+0x34>)
 800d170:	4299      	cmp	r1, r3
 800d172:	b510      	push	{r4, lr}
 800d174:	4604      	mov	r4, r0
 800d176:	d001      	beq.n	800d17c <cleanup_stdio+0x10>
 800d178:	f002 ff90 	bl	801009c <_fflush_r>
 800d17c:	68a1      	ldr	r1, [r4, #8]
 800d17e:	4b09      	ldr	r3, [pc, #36]	@ (800d1a4 <cleanup_stdio+0x38>)
 800d180:	4299      	cmp	r1, r3
 800d182:	d002      	beq.n	800d18a <cleanup_stdio+0x1e>
 800d184:	4620      	mov	r0, r4
 800d186:	f002 ff89 	bl	801009c <_fflush_r>
 800d18a:	68e1      	ldr	r1, [r4, #12]
 800d18c:	4b06      	ldr	r3, [pc, #24]	@ (800d1a8 <cleanup_stdio+0x3c>)
 800d18e:	4299      	cmp	r1, r3
 800d190:	d004      	beq.n	800d19c <cleanup_stdio+0x30>
 800d192:	4620      	mov	r0, r4
 800d194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d198:	f002 bf80 	b.w	801009c <_fflush_r>
 800d19c:	bd10      	pop	{r4, pc}
 800d19e:	bf00      	nop
 800d1a0:	24000590 	.word	0x24000590
 800d1a4:	240005f8 	.word	0x240005f8
 800d1a8:	24000660 	.word	0x24000660

0800d1ac <global_stdio_init.part.0>:
 800d1ac:	b510      	push	{r4, lr}
 800d1ae:	4b0b      	ldr	r3, [pc, #44]	@ (800d1dc <global_stdio_init.part.0+0x30>)
 800d1b0:	4c0b      	ldr	r4, [pc, #44]	@ (800d1e0 <global_stdio_init.part.0+0x34>)
 800d1b2:	4a0c      	ldr	r2, [pc, #48]	@ (800d1e4 <global_stdio_init.part.0+0x38>)
 800d1b4:	601a      	str	r2, [r3, #0]
 800d1b6:	4620      	mov	r0, r4
 800d1b8:	2200      	movs	r2, #0
 800d1ba:	2104      	movs	r1, #4
 800d1bc:	f7ff ff94 	bl	800d0e8 <std>
 800d1c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d1c4:	2201      	movs	r2, #1
 800d1c6:	2109      	movs	r1, #9
 800d1c8:	f7ff ff8e 	bl	800d0e8 <std>
 800d1cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d1d0:	2202      	movs	r2, #2
 800d1d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d1d6:	2112      	movs	r1, #18
 800d1d8:	f7ff bf86 	b.w	800d0e8 <std>
 800d1dc:	240006c8 	.word	0x240006c8
 800d1e0:	24000590 	.word	0x24000590
 800d1e4:	0800d155 	.word	0x0800d155

0800d1e8 <__sfp_lock_acquire>:
 800d1e8:	4801      	ldr	r0, [pc, #4]	@ (800d1f0 <__sfp_lock_acquire+0x8>)
 800d1ea:	f000 ba6a 	b.w	800d6c2 <__retarget_lock_acquire_recursive>
 800d1ee:	bf00      	nop
 800d1f0:	240006d1 	.word	0x240006d1

0800d1f4 <__sfp_lock_release>:
 800d1f4:	4801      	ldr	r0, [pc, #4]	@ (800d1fc <__sfp_lock_release+0x8>)
 800d1f6:	f000 ba65 	b.w	800d6c4 <__retarget_lock_release_recursive>
 800d1fa:	bf00      	nop
 800d1fc:	240006d1 	.word	0x240006d1

0800d200 <__sinit>:
 800d200:	b510      	push	{r4, lr}
 800d202:	4604      	mov	r4, r0
 800d204:	f7ff fff0 	bl	800d1e8 <__sfp_lock_acquire>
 800d208:	6a23      	ldr	r3, [r4, #32]
 800d20a:	b11b      	cbz	r3, 800d214 <__sinit+0x14>
 800d20c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d210:	f7ff bff0 	b.w	800d1f4 <__sfp_lock_release>
 800d214:	4b04      	ldr	r3, [pc, #16]	@ (800d228 <__sinit+0x28>)
 800d216:	6223      	str	r3, [r4, #32]
 800d218:	4b04      	ldr	r3, [pc, #16]	@ (800d22c <__sinit+0x2c>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d1f5      	bne.n	800d20c <__sinit+0xc>
 800d220:	f7ff ffc4 	bl	800d1ac <global_stdio_init.part.0>
 800d224:	e7f2      	b.n	800d20c <__sinit+0xc>
 800d226:	bf00      	nop
 800d228:	0800d16d 	.word	0x0800d16d
 800d22c:	240006c8 	.word	0x240006c8

0800d230 <_fwalk_sglue>:
 800d230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d234:	4607      	mov	r7, r0
 800d236:	4688      	mov	r8, r1
 800d238:	4614      	mov	r4, r2
 800d23a:	2600      	movs	r6, #0
 800d23c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d240:	f1b9 0901 	subs.w	r9, r9, #1
 800d244:	d505      	bpl.n	800d252 <_fwalk_sglue+0x22>
 800d246:	6824      	ldr	r4, [r4, #0]
 800d248:	2c00      	cmp	r4, #0
 800d24a:	d1f7      	bne.n	800d23c <_fwalk_sglue+0xc>
 800d24c:	4630      	mov	r0, r6
 800d24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d252:	89ab      	ldrh	r3, [r5, #12]
 800d254:	2b01      	cmp	r3, #1
 800d256:	d907      	bls.n	800d268 <_fwalk_sglue+0x38>
 800d258:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d25c:	3301      	adds	r3, #1
 800d25e:	d003      	beq.n	800d268 <_fwalk_sglue+0x38>
 800d260:	4629      	mov	r1, r5
 800d262:	4638      	mov	r0, r7
 800d264:	47c0      	blx	r8
 800d266:	4306      	orrs	r6, r0
 800d268:	3568      	adds	r5, #104	@ 0x68
 800d26a:	e7e9      	b.n	800d240 <_fwalk_sglue+0x10>

0800d26c <iprintf>:
 800d26c:	b40f      	push	{r0, r1, r2, r3}
 800d26e:	b507      	push	{r0, r1, r2, lr}
 800d270:	4906      	ldr	r1, [pc, #24]	@ (800d28c <iprintf+0x20>)
 800d272:	ab04      	add	r3, sp, #16
 800d274:	6808      	ldr	r0, [r1, #0]
 800d276:	f853 2b04 	ldr.w	r2, [r3], #4
 800d27a:	6881      	ldr	r1, [r0, #8]
 800d27c:	9301      	str	r3, [sp, #4]
 800d27e:	f002 fd71 	bl	800fd64 <_vfiprintf_r>
 800d282:	b003      	add	sp, #12
 800d284:	f85d eb04 	ldr.w	lr, [sp], #4
 800d288:	b004      	add	sp, #16
 800d28a:	4770      	bx	lr
 800d28c:	24000028 	.word	0x24000028

0800d290 <_puts_r>:
 800d290:	6a03      	ldr	r3, [r0, #32]
 800d292:	b570      	push	{r4, r5, r6, lr}
 800d294:	6884      	ldr	r4, [r0, #8]
 800d296:	4605      	mov	r5, r0
 800d298:	460e      	mov	r6, r1
 800d29a:	b90b      	cbnz	r3, 800d2a0 <_puts_r+0x10>
 800d29c:	f7ff ffb0 	bl	800d200 <__sinit>
 800d2a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d2a2:	07db      	lsls	r3, r3, #31
 800d2a4:	d405      	bmi.n	800d2b2 <_puts_r+0x22>
 800d2a6:	89a3      	ldrh	r3, [r4, #12]
 800d2a8:	0598      	lsls	r0, r3, #22
 800d2aa:	d402      	bmi.n	800d2b2 <_puts_r+0x22>
 800d2ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2ae:	f000 fa08 	bl	800d6c2 <__retarget_lock_acquire_recursive>
 800d2b2:	89a3      	ldrh	r3, [r4, #12]
 800d2b4:	0719      	lsls	r1, r3, #28
 800d2b6:	d502      	bpl.n	800d2be <_puts_r+0x2e>
 800d2b8:	6923      	ldr	r3, [r4, #16]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d135      	bne.n	800d32a <_puts_r+0x9a>
 800d2be:	4621      	mov	r1, r4
 800d2c0:	4628      	mov	r0, r5
 800d2c2:	f000 f907 	bl	800d4d4 <__swsetup_r>
 800d2c6:	b380      	cbz	r0, 800d32a <_puts_r+0x9a>
 800d2c8:	f04f 35ff 	mov.w	r5, #4294967295
 800d2cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d2ce:	07da      	lsls	r2, r3, #31
 800d2d0:	d405      	bmi.n	800d2de <_puts_r+0x4e>
 800d2d2:	89a3      	ldrh	r3, [r4, #12]
 800d2d4:	059b      	lsls	r3, r3, #22
 800d2d6:	d402      	bmi.n	800d2de <_puts_r+0x4e>
 800d2d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2da:	f000 f9f3 	bl	800d6c4 <__retarget_lock_release_recursive>
 800d2de:	4628      	mov	r0, r5
 800d2e0:	bd70      	pop	{r4, r5, r6, pc}
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	da04      	bge.n	800d2f0 <_puts_r+0x60>
 800d2e6:	69a2      	ldr	r2, [r4, #24]
 800d2e8:	429a      	cmp	r2, r3
 800d2ea:	dc17      	bgt.n	800d31c <_puts_r+0x8c>
 800d2ec:	290a      	cmp	r1, #10
 800d2ee:	d015      	beq.n	800d31c <_puts_r+0x8c>
 800d2f0:	6823      	ldr	r3, [r4, #0]
 800d2f2:	1c5a      	adds	r2, r3, #1
 800d2f4:	6022      	str	r2, [r4, #0]
 800d2f6:	7019      	strb	r1, [r3, #0]
 800d2f8:	68a3      	ldr	r3, [r4, #8]
 800d2fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d2fe:	3b01      	subs	r3, #1
 800d300:	60a3      	str	r3, [r4, #8]
 800d302:	2900      	cmp	r1, #0
 800d304:	d1ed      	bne.n	800d2e2 <_puts_r+0x52>
 800d306:	2b00      	cmp	r3, #0
 800d308:	da11      	bge.n	800d32e <_puts_r+0x9e>
 800d30a:	4622      	mov	r2, r4
 800d30c:	210a      	movs	r1, #10
 800d30e:	4628      	mov	r0, r5
 800d310:	f000 f8a2 	bl	800d458 <__swbuf_r>
 800d314:	3001      	adds	r0, #1
 800d316:	d0d7      	beq.n	800d2c8 <_puts_r+0x38>
 800d318:	250a      	movs	r5, #10
 800d31a:	e7d7      	b.n	800d2cc <_puts_r+0x3c>
 800d31c:	4622      	mov	r2, r4
 800d31e:	4628      	mov	r0, r5
 800d320:	f000 f89a 	bl	800d458 <__swbuf_r>
 800d324:	3001      	adds	r0, #1
 800d326:	d1e7      	bne.n	800d2f8 <_puts_r+0x68>
 800d328:	e7ce      	b.n	800d2c8 <_puts_r+0x38>
 800d32a:	3e01      	subs	r6, #1
 800d32c:	e7e4      	b.n	800d2f8 <_puts_r+0x68>
 800d32e:	6823      	ldr	r3, [r4, #0]
 800d330:	1c5a      	adds	r2, r3, #1
 800d332:	6022      	str	r2, [r4, #0]
 800d334:	220a      	movs	r2, #10
 800d336:	701a      	strb	r2, [r3, #0]
 800d338:	e7ee      	b.n	800d318 <_puts_r+0x88>
	...

0800d33c <puts>:
 800d33c:	4b02      	ldr	r3, [pc, #8]	@ (800d348 <puts+0xc>)
 800d33e:	4601      	mov	r1, r0
 800d340:	6818      	ldr	r0, [r3, #0]
 800d342:	f7ff bfa5 	b.w	800d290 <_puts_r>
 800d346:	bf00      	nop
 800d348:	24000028 	.word	0x24000028

0800d34c <siprintf>:
 800d34c:	b40e      	push	{r1, r2, r3}
 800d34e:	b510      	push	{r4, lr}
 800d350:	b09d      	sub	sp, #116	@ 0x74
 800d352:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d354:	9002      	str	r0, [sp, #8]
 800d356:	9006      	str	r0, [sp, #24]
 800d358:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d35c:	480a      	ldr	r0, [pc, #40]	@ (800d388 <siprintf+0x3c>)
 800d35e:	9107      	str	r1, [sp, #28]
 800d360:	9104      	str	r1, [sp, #16]
 800d362:	490a      	ldr	r1, [pc, #40]	@ (800d38c <siprintf+0x40>)
 800d364:	f853 2b04 	ldr.w	r2, [r3], #4
 800d368:	9105      	str	r1, [sp, #20]
 800d36a:	2400      	movs	r4, #0
 800d36c:	a902      	add	r1, sp, #8
 800d36e:	6800      	ldr	r0, [r0, #0]
 800d370:	9301      	str	r3, [sp, #4]
 800d372:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d374:	f002 fbd0 	bl	800fb18 <_svfiprintf_r>
 800d378:	9b02      	ldr	r3, [sp, #8]
 800d37a:	701c      	strb	r4, [r3, #0]
 800d37c:	b01d      	add	sp, #116	@ 0x74
 800d37e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d382:	b003      	add	sp, #12
 800d384:	4770      	bx	lr
 800d386:	bf00      	nop
 800d388:	24000028 	.word	0x24000028
 800d38c:	ffff0208 	.word	0xffff0208

0800d390 <__sread>:
 800d390:	b510      	push	{r4, lr}
 800d392:	460c      	mov	r4, r1
 800d394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d398:	f000 f944 	bl	800d624 <_read_r>
 800d39c:	2800      	cmp	r0, #0
 800d39e:	bfab      	itete	ge
 800d3a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d3a2:	89a3      	ldrhlt	r3, [r4, #12]
 800d3a4:	181b      	addge	r3, r3, r0
 800d3a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d3aa:	bfac      	ite	ge
 800d3ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d3ae:	81a3      	strhlt	r3, [r4, #12]
 800d3b0:	bd10      	pop	{r4, pc}

0800d3b2 <__swrite>:
 800d3b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3b6:	461f      	mov	r7, r3
 800d3b8:	898b      	ldrh	r3, [r1, #12]
 800d3ba:	05db      	lsls	r3, r3, #23
 800d3bc:	4605      	mov	r5, r0
 800d3be:	460c      	mov	r4, r1
 800d3c0:	4616      	mov	r6, r2
 800d3c2:	d505      	bpl.n	800d3d0 <__swrite+0x1e>
 800d3c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3c8:	2302      	movs	r3, #2
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	f000 f918 	bl	800d600 <_lseek_r>
 800d3d0:	89a3      	ldrh	r3, [r4, #12]
 800d3d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d3d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d3da:	81a3      	strh	r3, [r4, #12]
 800d3dc:	4632      	mov	r2, r6
 800d3de:	463b      	mov	r3, r7
 800d3e0:	4628      	mov	r0, r5
 800d3e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d3e6:	f000 b92f 	b.w	800d648 <_write_r>

0800d3ea <__sseek>:
 800d3ea:	b510      	push	{r4, lr}
 800d3ec:	460c      	mov	r4, r1
 800d3ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3f2:	f000 f905 	bl	800d600 <_lseek_r>
 800d3f6:	1c43      	adds	r3, r0, #1
 800d3f8:	89a3      	ldrh	r3, [r4, #12]
 800d3fa:	bf15      	itete	ne
 800d3fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d3fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d402:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d406:	81a3      	strheq	r3, [r4, #12]
 800d408:	bf18      	it	ne
 800d40a:	81a3      	strhne	r3, [r4, #12]
 800d40c:	bd10      	pop	{r4, pc}

0800d40e <__sclose>:
 800d40e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d412:	f000 b8e5 	b.w	800d5e0 <_close_r>
	...

0800d418 <_vsiprintf_r>:
 800d418:	b510      	push	{r4, lr}
 800d41a:	b09a      	sub	sp, #104	@ 0x68
 800d41c:	2400      	movs	r4, #0
 800d41e:	9100      	str	r1, [sp, #0]
 800d420:	9104      	str	r1, [sp, #16]
 800d422:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d426:	9105      	str	r1, [sp, #20]
 800d428:	9102      	str	r1, [sp, #8]
 800d42a:	4905      	ldr	r1, [pc, #20]	@ (800d440 <_vsiprintf_r+0x28>)
 800d42c:	9103      	str	r1, [sp, #12]
 800d42e:	4669      	mov	r1, sp
 800d430:	9419      	str	r4, [sp, #100]	@ 0x64
 800d432:	f002 fb71 	bl	800fb18 <_svfiprintf_r>
 800d436:	9b00      	ldr	r3, [sp, #0]
 800d438:	701c      	strb	r4, [r3, #0]
 800d43a:	b01a      	add	sp, #104	@ 0x68
 800d43c:	bd10      	pop	{r4, pc}
 800d43e:	bf00      	nop
 800d440:	ffff0208 	.word	0xffff0208

0800d444 <vsiprintf>:
 800d444:	4613      	mov	r3, r2
 800d446:	460a      	mov	r2, r1
 800d448:	4601      	mov	r1, r0
 800d44a:	4802      	ldr	r0, [pc, #8]	@ (800d454 <vsiprintf+0x10>)
 800d44c:	6800      	ldr	r0, [r0, #0]
 800d44e:	f7ff bfe3 	b.w	800d418 <_vsiprintf_r>
 800d452:	bf00      	nop
 800d454:	24000028 	.word	0x24000028

0800d458 <__swbuf_r>:
 800d458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d45a:	460e      	mov	r6, r1
 800d45c:	4614      	mov	r4, r2
 800d45e:	4605      	mov	r5, r0
 800d460:	b118      	cbz	r0, 800d46a <__swbuf_r+0x12>
 800d462:	6a03      	ldr	r3, [r0, #32]
 800d464:	b90b      	cbnz	r3, 800d46a <__swbuf_r+0x12>
 800d466:	f7ff fecb 	bl	800d200 <__sinit>
 800d46a:	69a3      	ldr	r3, [r4, #24]
 800d46c:	60a3      	str	r3, [r4, #8]
 800d46e:	89a3      	ldrh	r3, [r4, #12]
 800d470:	071a      	lsls	r2, r3, #28
 800d472:	d501      	bpl.n	800d478 <__swbuf_r+0x20>
 800d474:	6923      	ldr	r3, [r4, #16]
 800d476:	b943      	cbnz	r3, 800d48a <__swbuf_r+0x32>
 800d478:	4621      	mov	r1, r4
 800d47a:	4628      	mov	r0, r5
 800d47c:	f000 f82a 	bl	800d4d4 <__swsetup_r>
 800d480:	b118      	cbz	r0, 800d48a <__swbuf_r+0x32>
 800d482:	f04f 37ff 	mov.w	r7, #4294967295
 800d486:	4638      	mov	r0, r7
 800d488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d48a:	6823      	ldr	r3, [r4, #0]
 800d48c:	6922      	ldr	r2, [r4, #16]
 800d48e:	1a98      	subs	r0, r3, r2
 800d490:	6963      	ldr	r3, [r4, #20]
 800d492:	b2f6      	uxtb	r6, r6
 800d494:	4283      	cmp	r3, r0
 800d496:	4637      	mov	r7, r6
 800d498:	dc05      	bgt.n	800d4a6 <__swbuf_r+0x4e>
 800d49a:	4621      	mov	r1, r4
 800d49c:	4628      	mov	r0, r5
 800d49e:	f002 fdfd 	bl	801009c <_fflush_r>
 800d4a2:	2800      	cmp	r0, #0
 800d4a4:	d1ed      	bne.n	800d482 <__swbuf_r+0x2a>
 800d4a6:	68a3      	ldr	r3, [r4, #8]
 800d4a8:	3b01      	subs	r3, #1
 800d4aa:	60a3      	str	r3, [r4, #8]
 800d4ac:	6823      	ldr	r3, [r4, #0]
 800d4ae:	1c5a      	adds	r2, r3, #1
 800d4b0:	6022      	str	r2, [r4, #0]
 800d4b2:	701e      	strb	r6, [r3, #0]
 800d4b4:	6962      	ldr	r2, [r4, #20]
 800d4b6:	1c43      	adds	r3, r0, #1
 800d4b8:	429a      	cmp	r2, r3
 800d4ba:	d004      	beq.n	800d4c6 <__swbuf_r+0x6e>
 800d4bc:	89a3      	ldrh	r3, [r4, #12]
 800d4be:	07db      	lsls	r3, r3, #31
 800d4c0:	d5e1      	bpl.n	800d486 <__swbuf_r+0x2e>
 800d4c2:	2e0a      	cmp	r6, #10
 800d4c4:	d1df      	bne.n	800d486 <__swbuf_r+0x2e>
 800d4c6:	4621      	mov	r1, r4
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	f002 fde7 	bl	801009c <_fflush_r>
 800d4ce:	2800      	cmp	r0, #0
 800d4d0:	d0d9      	beq.n	800d486 <__swbuf_r+0x2e>
 800d4d2:	e7d6      	b.n	800d482 <__swbuf_r+0x2a>

0800d4d4 <__swsetup_r>:
 800d4d4:	b538      	push	{r3, r4, r5, lr}
 800d4d6:	4b29      	ldr	r3, [pc, #164]	@ (800d57c <__swsetup_r+0xa8>)
 800d4d8:	4605      	mov	r5, r0
 800d4da:	6818      	ldr	r0, [r3, #0]
 800d4dc:	460c      	mov	r4, r1
 800d4de:	b118      	cbz	r0, 800d4e8 <__swsetup_r+0x14>
 800d4e0:	6a03      	ldr	r3, [r0, #32]
 800d4e2:	b90b      	cbnz	r3, 800d4e8 <__swsetup_r+0x14>
 800d4e4:	f7ff fe8c 	bl	800d200 <__sinit>
 800d4e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4ec:	0719      	lsls	r1, r3, #28
 800d4ee:	d422      	bmi.n	800d536 <__swsetup_r+0x62>
 800d4f0:	06da      	lsls	r2, r3, #27
 800d4f2:	d407      	bmi.n	800d504 <__swsetup_r+0x30>
 800d4f4:	2209      	movs	r2, #9
 800d4f6:	602a      	str	r2, [r5, #0]
 800d4f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4fc:	81a3      	strh	r3, [r4, #12]
 800d4fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d502:	e033      	b.n	800d56c <__swsetup_r+0x98>
 800d504:	0758      	lsls	r0, r3, #29
 800d506:	d512      	bpl.n	800d52e <__swsetup_r+0x5a>
 800d508:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d50a:	b141      	cbz	r1, 800d51e <__swsetup_r+0x4a>
 800d50c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d510:	4299      	cmp	r1, r3
 800d512:	d002      	beq.n	800d51a <__swsetup_r+0x46>
 800d514:	4628      	mov	r0, r5
 800d516:	f000 fec5 	bl	800e2a4 <_free_r>
 800d51a:	2300      	movs	r3, #0
 800d51c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d51e:	89a3      	ldrh	r3, [r4, #12]
 800d520:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d524:	81a3      	strh	r3, [r4, #12]
 800d526:	2300      	movs	r3, #0
 800d528:	6063      	str	r3, [r4, #4]
 800d52a:	6923      	ldr	r3, [r4, #16]
 800d52c:	6023      	str	r3, [r4, #0]
 800d52e:	89a3      	ldrh	r3, [r4, #12]
 800d530:	f043 0308 	orr.w	r3, r3, #8
 800d534:	81a3      	strh	r3, [r4, #12]
 800d536:	6923      	ldr	r3, [r4, #16]
 800d538:	b94b      	cbnz	r3, 800d54e <__swsetup_r+0x7a>
 800d53a:	89a3      	ldrh	r3, [r4, #12]
 800d53c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d540:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d544:	d003      	beq.n	800d54e <__swsetup_r+0x7a>
 800d546:	4621      	mov	r1, r4
 800d548:	4628      	mov	r0, r5
 800d54a:	f002 fdf5 	bl	8010138 <__smakebuf_r>
 800d54e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d552:	f013 0201 	ands.w	r2, r3, #1
 800d556:	d00a      	beq.n	800d56e <__swsetup_r+0x9a>
 800d558:	2200      	movs	r2, #0
 800d55a:	60a2      	str	r2, [r4, #8]
 800d55c:	6962      	ldr	r2, [r4, #20]
 800d55e:	4252      	negs	r2, r2
 800d560:	61a2      	str	r2, [r4, #24]
 800d562:	6922      	ldr	r2, [r4, #16]
 800d564:	b942      	cbnz	r2, 800d578 <__swsetup_r+0xa4>
 800d566:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d56a:	d1c5      	bne.n	800d4f8 <__swsetup_r+0x24>
 800d56c:	bd38      	pop	{r3, r4, r5, pc}
 800d56e:	0799      	lsls	r1, r3, #30
 800d570:	bf58      	it	pl
 800d572:	6962      	ldrpl	r2, [r4, #20]
 800d574:	60a2      	str	r2, [r4, #8]
 800d576:	e7f4      	b.n	800d562 <__swsetup_r+0x8e>
 800d578:	2000      	movs	r0, #0
 800d57a:	e7f7      	b.n	800d56c <__swsetup_r+0x98>
 800d57c:	24000028 	.word	0x24000028

0800d580 <memset>:
 800d580:	4402      	add	r2, r0
 800d582:	4603      	mov	r3, r0
 800d584:	4293      	cmp	r3, r2
 800d586:	d100      	bne.n	800d58a <memset+0xa>
 800d588:	4770      	bx	lr
 800d58a:	f803 1b01 	strb.w	r1, [r3], #1
 800d58e:	e7f9      	b.n	800d584 <memset+0x4>

0800d590 <strchr>:
 800d590:	b2c9      	uxtb	r1, r1
 800d592:	4603      	mov	r3, r0
 800d594:	4618      	mov	r0, r3
 800d596:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d59a:	b112      	cbz	r2, 800d5a2 <strchr+0x12>
 800d59c:	428a      	cmp	r2, r1
 800d59e:	d1f9      	bne.n	800d594 <strchr+0x4>
 800d5a0:	4770      	bx	lr
 800d5a2:	2900      	cmp	r1, #0
 800d5a4:	bf18      	it	ne
 800d5a6:	2000      	movne	r0, #0
 800d5a8:	4770      	bx	lr

0800d5aa <strstr>:
 800d5aa:	780a      	ldrb	r2, [r1, #0]
 800d5ac:	b570      	push	{r4, r5, r6, lr}
 800d5ae:	b96a      	cbnz	r2, 800d5cc <strstr+0x22>
 800d5b0:	bd70      	pop	{r4, r5, r6, pc}
 800d5b2:	429a      	cmp	r2, r3
 800d5b4:	d109      	bne.n	800d5ca <strstr+0x20>
 800d5b6:	460c      	mov	r4, r1
 800d5b8:	4605      	mov	r5, r0
 800d5ba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d0f6      	beq.n	800d5b0 <strstr+0x6>
 800d5c2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800d5c6:	429e      	cmp	r6, r3
 800d5c8:	d0f7      	beq.n	800d5ba <strstr+0x10>
 800d5ca:	3001      	adds	r0, #1
 800d5cc:	7803      	ldrb	r3, [r0, #0]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d1ef      	bne.n	800d5b2 <strstr+0x8>
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	e7ec      	b.n	800d5b0 <strstr+0x6>
	...

0800d5d8 <_localeconv_r>:
 800d5d8:	4800      	ldr	r0, [pc, #0]	@ (800d5dc <_localeconv_r+0x4>)
 800d5da:	4770      	bx	lr
 800d5dc:	24000168 	.word	0x24000168

0800d5e0 <_close_r>:
 800d5e0:	b538      	push	{r3, r4, r5, lr}
 800d5e2:	4d06      	ldr	r5, [pc, #24]	@ (800d5fc <_close_r+0x1c>)
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	4604      	mov	r4, r0
 800d5e8:	4608      	mov	r0, r1
 800d5ea:	602b      	str	r3, [r5, #0]
 800d5ec:	f7f4 fec0 	bl	8002370 <_close>
 800d5f0:	1c43      	adds	r3, r0, #1
 800d5f2:	d102      	bne.n	800d5fa <_close_r+0x1a>
 800d5f4:	682b      	ldr	r3, [r5, #0]
 800d5f6:	b103      	cbz	r3, 800d5fa <_close_r+0x1a>
 800d5f8:	6023      	str	r3, [r4, #0]
 800d5fa:	bd38      	pop	{r3, r4, r5, pc}
 800d5fc:	240006cc 	.word	0x240006cc

0800d600 <_lseek_r>:
 800d600:	b538      	push	{r3, r4, r5, lr}
 800d602:	4d07      	ldr	r5, [pc, #28]	@ (800d620 <_lseek_r+0x20>)
 800d604:	4604      	mov	r4, r0
 800d606:	4608      	mov	r0, r1
 800d608:	4611      	mov	r1, r2
 800d60a:	2200      	movs	r2, #0
 800d60c:	602a      	str	r2, [r5, #0]
 800d60e:	461a      	mov	r2, r3
 800d610:	f7f4 fed5 	bl	80023be <_lseek>
 800d614:	1c43      	adds	r3, r0, #1
 800d616:	d102      	bne.n	800d61e <_lseek_r+0x1e>
 800d618:	682b      	ldr	r3, [r5, #0]
 800d61a:	b103      	cbz	r3, 800d61e <_lseek_r+0x1e>
 800d61c:	6023      	str	r3, [r4, #0]
 800d61e:	bd38      	pop	{r3, r4, r5, pc}
 800d620:	240006cc 	.word	0x240006cc

0800d624 <_read_r>:
 800d624:	b538      	push	{r3, r4, r5, lr}
 800d626:	4d07      	ldr	r5, [pc, #28]	@ (800d644 <_read_r+0x20>)
 800d628:	4604      	mov	r4, r0
 800d62a:	4608      	mov	r0, r1
 800d62c:	4611      	mov	r1, r2
 800d62e:	2200      	movs	r2, #0
 800d630:	602a      	str	r2, [r5, #0]
 800d632:	461a      	mov	r2, r3
 800d634:	f7f4 fe60 	bl	80022f8 <_read>
 800d638:	1c43      	adds	r3, r0, #1
 800d63a:	d102      	bne.n	800d642 <_read_r+0x1e>
 800d63c:	682b      	ldr	r3, [r5, #0]
 800d63e:	b103      	cbz	r3, 800d642 <_read_r+0x1e>
 800d640:	6023      	str	r3, [r4, #0]
 800d642:	bd38      	pop	{r3, r4, r5, pc}
 800d644:	240006cc 	.word	0x240006cc

0800d648 <_write_r>:
 800d648:	b538      	push	{r3, r4, r5, lr}
 800d64a:	4d07      	ldr	r5, [pc, #28]	@ (800d668 <_write_r+0x20>)
 800d64c:	4604      	mov	r4, r0
 800d64e:	4608      	mov	r0, r1
 800d650:	4611      	mov	r1, r2
 800d652:	2200      	movs	r2, #0
 800d654:	602a      	str	r2, [r5, #0]
 800d656:	461a      	mov	r2, r3
 800d658:	f7f4 fe6c 	bl	8002334 <_write>
 800d65c:	1c43      	adds	r3, r0, #1
 800d65e:	d102      	bne.n	800d666 <_write_r+0x1e>
 800d660:	682b      	ldr	r3, [r5, #0]
 800d662:	b103      	cbz	r3, 800d666 <_write_r+0x1e>
 800d664:	6023      	str	r3, [r4, #0]
 800d666:	bd38      	pop	{r3, r4, r5, pc}
 800d668:	240006cc 	.word	0x240006cc

0800d66c <__errno>:
 800d66c:	4b01      	ldr	r3, [pc, #4]	@ (800d674 <__errno+0x8>)
 800d66e:	6818      	ldr	r0, [r3, #0]
 800d670:	4770      	bx	lr
 800d672:	bf00      	nop
 800d674:	24000028 	.word	0x24000028

0800d678 <__libc_init_array>:
 800d678:	b570      	push	{r4, r5, r6, lr}
 800d67a:	4d0d      	ldr	r5, [pc, #52]	@ (800d6b0 <__libc_init_array+0x38>)
 800d67c:	4c0d      	ldr	r4, [pc, #52]	@ (800d6b4 <__libc_init_array+0x3c>)
 800d67e:	1b64      	subs	r4, r4, r5
 800d680:	10a4      	asrs	r4, r4, #2
 800d682:	2600      	movs	r6, #0
 800d684:	42a6      	cmp	r6, r4
 800d686:	d109      	bne.n	800d69c <__libc_init_array+0x24>
 800d688:	4d0b      	ldr	r5, [pc, #44]	@ (800d6b8 <__libc_init_array+0x40>)
 800d68a:	4c0c      	ldr	r4, [pc, #48]	@ (800d6bc <__libc_init_array+0x44>)
 800d68c:	f003 fa22 	bl	8010ad4 <_init>
 800d690:	1b64      	subs	r4, r4, r5
 800d692:	10a4      	asrs	r4, r4, #2
 800d694:	2600      	movs	r6, #0
 800d696:	42a6      	cmp	r6, r4
 800d698:	d105      	bne.n	800d6a6 <__libc_init_array+0x2e>
 800d69a:	bd70      	pop	{r4, r5, r6, pc}
 800d69c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6a0:	4798      	blx	r3
 800d6a2:	3601      	adds	r6, #1
 800d6a4:	e7ee      	b.n	800d684 <__libc_init_array+0xc>
 800d6a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6aa:	4798      	blx	r3
 800d6ac:	3601      	adds	r6, #1
 800d6ae:	e7f2      	b.n	800d696 <__libc_init_array+0x1e>
 800d6b0:	080122fc 	.word	0x080122fc
 800d6b4:	080122fc 	.word	0x080122fc
 800d6b8:	080122fc 	.word	0x080122fc
 800d6bc:	08012300 	.word	0x08012300

0800d6c0 <__retarget_lock_init_recursive>:
 800d6c0:	4770      	bx	lr

0800d6c2 <__retarget_lock_acquire_recursive>:
 800d6c2:	4770      	bx	lr

0800d6c4 <__retarget_lock_release_recursive>:
 800d6c4:	4770      	bx	lr
	...

0800d6c8 <nanf>:
 800d6c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d6d0 <nanf+0x8>
 800d6cc:	4770      	bx	lr
 800d6ce:	bf00      	nop
 800d6d0:	7fc00000 	.word	0x7fc00000

0800d6d4 <quorem>:
 800d6d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6d8:	6903      	ldr	r3, [r0, #16]
 800d6da:	690c      	ldr	r4, [r1, #16]
 800d6dc:	42a3      	cmp	r3, r4
 800d6de:	4607      	mov	r7, r0
 800d6e0:	db7e      	blt.n	800d7e0 <quorem+0x10c>
 800d6e2:	3c01      	subs	r4, #1
 800d6e4:	f101 0814 	add.w	r8, r1, #20
 800d6e8:	00a3      	lsls	r3, r4, #2
 800d6ea:	f100 0514 	add.w	r5, r0, #20
 800d6ee:	9300      	str	r3, [sp, #0]
 800d6f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d6f4:	9301      	str	r3, [sp, #4]
 800d6f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d6fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d6fe:	3301      	adds	r3, #1
 800d700:	429a      	cmp	r2, r3
 800d702:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d706:	fbb2 f6f3 	udiv	r6, r2, r3
 800d70a:	d32e      	bcc.n	800d76a <quorem+0x96>
 800d70c:	f04f 0a00 	mov.w	sl, #0
 800d710:	46c4      	mov	ip, r8
 800d712:	46ae      	mov	lr, r5
 800d714:	46d3      	mov	fp, sl
 800d716:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d71a:	b298      	uxth	r0, r3
 800d71c:	fb06 a000 	mla	r0, r6, r0, sl
 800d720:	0c02      	lsrs	r2, r0, #16
 800d722:	0c1b      	lsrs	r3, r3, #16
 800d724:	fb06 2303 	mla	r3, r6, r3, r2
 800d728:	f8de 2000 	ldr.w	r2, [lr]
 800d72c:	b280      	uxth	r0, r0
 800d72e:	b292      	uxth	r2, r2
 800d730:	1a12      	subs	r2, r2, r0
 800d732:	445a      	add	r2, fp
 800d734:	f8de 0000 	ldr.w	r0, [lr]
 800d738:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d73c:	b29b      	uxth	r3, r3
 800d73e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d742:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d746:	b292      	uxth	r2, r2
 800d748:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d74c:	45e1      	cmp	r9, ip
 800d74e:	f84e 2b04 	str.w	r2, [lr], #4
 800d752:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d756:	d2de      	bcs.n	800d716 <quorem+0x42>
 800d758:	9b00      	ldr	r3, [sp, #0]
 800d75a:	58eb      	ldr	r3, [r5, r3]
 800d75c:	b92b      	cbnz	r3, 800d76a <quorem+0x96>
 800d75e:	9b01      	ldr	r3, [sp, #4]
 800d760:	3b04      	subs	r3, #4
 800d762:	429d      	cmp	r5, r3
 800d764:	461a      	mov	r2, r3
 800d766:	d32f      	bcc.n	800d7c8 <quorem+0xf4>
 800d768:	613c      	str	r4, [r7, #16]
 800d76a:	4638      	mov	r0, r7
 800d76c:	f001 f956 	bl	800ea1c <__mcmp>
 800d770:	2800      	cmp	r0, #0
 800d772:	db25      	blt.n	800d7c0 <quorem+0xec>
 800d774:	4629      	mov	r1, r5
 800d776:	2000      	movs	r0, #0
 800d778:	f858 2b04 	ldr.w	r2, [r8], #4
 800d77c:	f8d1 c000 	ldr.w	ip, [r1]
 800d780:	fa1f fe82 	uxth.w	lr, r2
 800d784:	fa1f f38c 	uxth.w	r3, ip
 800d788:	eba3 030e 	sub.w	r3, r3, lr
 800d78c:	4403      	add	r3, r0
 800d78e:	0c12      	lsrs	r2, r2, #16
 800d790:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d794:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d798:	b29b      	uxth	r3, r3
 800d79a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d79e:	45c1      	cmp	r9, r8
 800d7a0:	f841 3b04 	str.w	r3, [r1], #4
 800d7a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d7a8:	d2e6      	bcs.n	800d778 <quorem+0xa4>
 800d7aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d7ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d7b2:	b922      	cbnz	r2, 800d7be <quorem+0xea>
 800d7b4:	3b04      	subs	r3, #4
 800d7b6:	429d      	cmp	r5, r3
 800d7b8:	461a      	mov	r2, r3
 800d7ba:	d30b      	bcc.n	800d7d4 <quorem+0x100>
 800d7bc:	613c      	str	r4, [r7, #16]
 800d7be:	3601      	adds	r6, #1
 800d7c0:	4630      	mov	r0, r6
 800d7c2:	b003      	add	sp, #12
 800d7c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7c8:	6812      	ldr	r2, [r2, #0]
 800d7ca:	3b04      	subs	r3, #4
 800d7cc:	2a00      	cmp	r2, #0
 800d7ce:	d1cb      	bne.n	800d768 <quorem+0x94>
 800d7d0:	3c01      	subs	r4, #1
 800d7d2:	e7c6      	b.n	800d762 <quorem+0x8e>
 800d7d4:	6812      	ldr	r2, [r2, #0]
 800d7d6:	3b04      	subs	r3, #4
 800d7d8:	2a00      	cmp	r2, #0
 800d7da:	d1ef      	bne.n	800d7bc <quorem+0xe8>
 800d7dc:	3c01      	subs	r4, #1
 800d7de:	e7ea      	b.n	800d7b6 <quorem+0xe2>
 800d7e0:	2000      	movs	r0, #0
 800d7e2:	e7ee      	b.n	800d7c2 <quorem+0xee>
 800d7e4:	0000      	movs	r0, r0
	...

0800d7e8 <_dtoa_r>:
 800d7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ec:	ed2d 8b02 	vpush	{d8}
 800d7f0:	69c7      	ldr	r7, [r0, #28]
 800d7f2:	b091      	sub	sp, #68	@ 0x44
 800d7f4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d7f8:	ec55 4b10 	vmov	r4, r5, d0
 800d7fc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800d7fe:	9107      	str	r1, [sp, #28]
 800d800:	4681      	mov	r9, r0
 800d802:	9209      	str	r2, [sp, #36]	@ 0x24
 800d804:	930d      	str	r3, [sp, #52]	@ 0x34
 800d806:	b97f      	cbnz	r7, 800d828 <_dtoa_r+0x40>
 800d808:	2010      	movs	r0, #16
 800d80a:	f000 fd95 	bl	800e338 <malloc>
 800d80e:	4602      	mov	r2, r0
 800d810:	f8c9 001c 	str.w	r0, [r9, #28]
 800d814:	b920      	cbnz	r0, 800d820 <_dtoa_r+0x38>
 800d816:	4ba0      	ldr	r3, [pc, #640]	@ (800da98 <_dtoa_r+0x2b0>)
 800d818:	21ef      	movs	r1, #239	@ 0xef
 800d81a:	48a0      	ldr	r0, [pc, #640]	@ (800da9c <_dtoa_r+0x2b4>)
 800d81c:	f002 fd3c 	bl	8010298 <__assert_func>
 800d820:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d824:	6007      	str	r7, [r0, #0]
 800d826:	60c7      	str	r7, [r0, #12]
 800d828:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d82c:	6819      	ldr	r1, [r3, #0]
 800d82e:	b159      	cbz	r1, 800d848 <_dtoa_r+0x60>
 800d830:	685a      	ldr	r2, [r3, #4]
 800d832:	604a      	str	r2, [r1, #4]
 800d834:	2301      	movs	r3, #1
 800d836:	4093      	lsls	r3, r2
 800d838:	608b      	str	r3, [r1, #8]
 800d83a:	4648      	mov	r0, r9
 800d83c:	f000 fe72 	bl	800e524 <_Bfree>
 800d840:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d844:	2200      	movs	r2, #0
 800d846:	601a      	str	r2, [r3, #0]
 800d848:	1e2b      	subs	r3, r5, #0
 800d84a:	bfbb      	ittet	lt
 800d84c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d850:	9303      	strlt	r3, [sp, #12]
 800d852:	2300      	movge	r3, #0
 800d854:	2201      	movlt	r2, #1
 800d856:	bfac      	ite	ge
 800d858:	6033      	strge	r3, [r6, #0]
 800d85a:	6032      	strlt	r2, [r6, #0]
 800d85c:	4b90      	ldr	r3, [pc, #576]	@ (800daa0 <_dtoa_r+0x2b8>)
 800d85e:	9e03      	ldr	r6, [sp, #12]
 800d860:	43b3      	bics	r3, r6
 800d862:	d110      	bne.n	800d886 <_dtoa_r+0x9e>
 800d864:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d866:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d86a:	6013      	str	r3, [r2, #0]
 800d86c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800d870:	4323      	orrs	r3, r4
 800d872:	f000 84e6 	beq.w	800e242 <_dtoa_r+0xa5a>
 800d876:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d878:	4f8a      	ldr	r7, [pc, #552]	@ (800daa4 <_dtoa_r+0x2bc>)
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	f000 84e8 	beq.w	800e250 <_dtoa_r+0xa68>
 800d880:	1cfb      	adds	r3, r7, #3
 800d882:	f000 bce3 	b.w	800e24c <_dtoa_r+0xa64>
 800d886:	ed9d 8b02 	vldr	d8, [sp, #8]
 800d88a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d88e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d892:	d10a      	bne.n	800d8aa <_dtoa_r+0xc2>
 800d894:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d896:	2301      	movs	r3, #1
 800d898:	6013      	str	r3, [r2, #0]
 800d89a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d89c:	b113      	cbz	r3, 800d8a4 <_dtoa_r+0xbc>
 800d89e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800d8a0:	4b81      	ldr	r3, [pc, #516]	@ (800daa8 <_dtoa_r+0x2c0>)
 800d8a2:	6013      	str	r3, [r2, #0]
 800d8a4:	4f81      	ldr	r7, [pc, #516]	@ (800daac <_dtoa_r+0x2c4>)
 800d8a6:	f000 bcd3 	b.w	800e250 <_dtoa_r+0xa68>
 800d8aa:	aa0e      	add	r2, sp, #56	@ 0x38
 800d8ac:	a90f      	add	r1, sp, #60	@ 0x3c
 800d8ae:	4648      	mov	r0, r9
 800d8b0:	eeb0 0b48 	vmov.f64	d0, d8
 800d8b4:	f001 f9d2 	bl	800ec5c <__d2b>
 800d8b8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800d8bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d8be:	9001      	str	r0, [sp, #4]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d045      	beq.n	800d950 <_dtoa_r+0x168>
 800d8c4:	eeb0 7b48 	vmov.f64	d7, d8
 800d8c8:	ee18 1a90 	vmov	r1, s17
 800d8cc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d8d0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800d8d4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800d8d8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d8dc:	2500      	movs	r5, #0
 800d8de:	ee07 1a90 	vmov	s15, r1
 800d8e2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800d8e6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800da80 <_dtoa_r+0x298>
 800d8ea:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d8ee:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800da88 <_dtoa_r+0x2a0>
 800d8f2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d8f6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800da90 <_dtoa_r+0x2a8>
 800d8fa:	ee07 3a90 	vmov	s15, r3
 800d8fe:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800d902:	eeb0 7b46 	vmov.f64	d7, d6
 800d906:	eea4 7b05 	vfma.f64	d7, d4, d5
 800d90a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800d90e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d916:	ee16 8a90 	vmov	r8, s13
 800d91a:	d508      	bpl.n	800d92e <_dtoa_r+0x146>
 800d91c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d920:	eeb4 6b47 	vcmp.f64	d6, d7
 800d924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d928:	bf18      	it	ne
 800d92a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800d92e:	f1b8 0f16 	cmp.w	r8, #22
 800d932:	d82b      	bhi.n	800d98c <_dtoa_r+0x1a4>
 800d934:	495e      	ldr	r1, [pc, #376]	@ (800dab0 <_dtoa_r+0x2c8>)
 800d936:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800d93a:	ed91 7b00 	vldr	d7, [r1]
 800d93e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d946:	d501      	bpl.n	800d94c <_dtoa_r+0x164>
 800d948:	f108 38ff 	add.w	r8, r8, #4294967295
 800d94c:	2100      	movs	r1, #0
 800d94e:	e01e      	b.n	800d98e <_dtoa_r+0x1a6>
 800d950:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d952:	4413      	add	r3, r2
 800d954:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800d958:	2920      	cmp	r1, #32
 800d95a:	bfc1      	itttt	gt
 800d95c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800d960:	408e      	lslgt	r6, r1
 800d962:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800d966:	fa24 f101 	lsrgt.w	r1, r4, r1
 800d96a:	bfd6      	itet	le
 800d96c:	f1c1 0120 	rsble	r1, r1, #32
 800d970:	4331      	orrgt	r1, r6
 800d972:	fa04 f101 	lslle.w	r1, r4, r1
 800d976:	ee07 1a90 	vmov	s15, r1
 800d97a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d97e:	3b01      	subs	r3, #1
 800d980:	ee17 1a90 	vmov	r1, s15
 800d984:	2501      	movs	r5, #1
 800d986:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800d98a:	e7a8      	b.n	800d8de <_dtoa_r+0xf6>
 800d98c:	2101      	movs	r1, #1
 800d98e:	1ad2      	subs	r2, r2, r3
 800d990:	1e53      	subs	r3, r2, #1
 800d992:	9306      	str	r3, [sp, #24]
 800d994:	bf45      	ittet	mi
 800d996:	f1c2 0301 	rsbmi	r3, r2, #1
 800d99a:	9304      	strmi	r3, [sp, #16]
 800d99c:	2300      	movpl	r3, #0
 800d99e:	2300      	movmi	r3, #0
 800d9a0:	bf4c      	ite	mi
 800d9a2:	9306      	strmi	r3, [sp, #24]
 800d9a4:	9304      	strpl	r3, [sp, #16]
 800d9a6:	f1b8 0f00 	cmp.w	r8, #0
 800d9aa:	910c      	str	r1, [sp, #48]	@ 0x30
 800d9ac:	db18      	blt.n	800d9e0 <_dtoa_r+0x1f8>
 800d9ae:	9b06      	ldr	r3, [sp, #24]
 800d9b0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d9b4:	4443      	add	r3, r8
 800d9b6:	9306      	str	r3, [sp, #24]
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	9a07      	ldr	r2, [sp, #28]
 800d9bc:	2a09      	cmp	r2, #9
 800d9be:	d845      	bhi.n	800da4c <_dtoa_r+0x264>
 800d9c0:	2a05      	cmp	r2, #5
 800d9c2:	bfc4      	itt	gt
 800d9c4:	3a04      	subgt	r2, #4
 800d9c6:	9207      	strgt	r2, [sp, #28]
 800d9c8:	9a07      	ldr	r2, [sp, #28]
 800d9ca:	f1a2 0202 	sub.w	r2, r2, #2
 800d9ce:	bfcc      	ite	gt
 800d9d0:	2400      	movgt	r4, #0
 800d9d2:	2401      	movle	r4, #1
 800d9d4:	2a03      	cmp	r2, #3
 800d9d6:	d844      	bhi.n	800da62 <_dtoa_r+0x27a>
 800d9d8:	e8df f002 	tbb	[pc, r2]
 800d9dc:	0b173634 	.word	0x0b173634
 800d9e0:	9b04      	ldr	r3, [sp, #16]
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	eba3 0308 	sub.w	r3, r3, r8
 800d9e8:	9304      	str	r3, [sp, #16]
 800d9ea:	920a      	str	r2, [sp, #40]	@ 0x28
 800d9ec:	f1c8 0300 	rsb	r3, r8, #0
 800d9f0:	e7e3      	b.n	800d9ba <_dtoa_r+0x1d2>
 800d9f2:	2201      	movs	r2, #1
 800d9f4:	9208      	str	r2, [sp, #32]
 800d9f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9f8:	eb08 0b02 	add.w	fp, r8, r2
 800d9fc:	f10b 0a01 	add.w	sl, fp, #1
 800da00:	4652      	mov	r2, sl
 800da02:	2a01      	cmp	r2, #1
 800da04:	bfb8      	it	lt
 800da06:	2201      	movlt	r2, #1
 800da08:	e006      	b.n	800da18 <_dtoa_r+0x230>
 800da0a:	2201      	movs	r2, #1
 800da0c:	9208      	str	r2, [sp, #32]
 800da0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da10:	2a00      	cmp	r2, #0
 800da12:	dd29      	ble.n	800da68 <_dtoa_r+0x280>
 800da14:	4693      	mov	fp, r2
 800da16:	4692      	mov	sl, r2
 800da18:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800da1c:	2100      	movs	r1, #0
 800da1e:	2004      	movs	r0, #4
 800da20:	f100 0614 	add.w	r6, r0, #20
 800da24:	4296      	cmp	r6, r2
 800da26:	d926      	bls.n	800da76 <_dtoa_r+0x28e>
 800da28:	6079      	str	r1, [r7, #4]
 800da2a:	4648      	mov	r0, r9
 800da2c:	9305      	str	r3, [sp, #20]
 800da2e:	f000 fd39 	bl	800e4a4 <_Balloc>
 800da32:	9b05      	ldr	r3, [sp, #20]
 800da34:	4607      	mov	r7, r0
 800da36:	2800      	cmp	r0, #0
 800da38:	d13e      	bne.n	800dab8 <_dtoa_r+0x2d0>
 800da3a:	4b1e      	ldr	r3, [pc, #120]	@ (800dab4 <_dtoa_r+0x2cc>)
 800da3c:	4602      	mov	r2, r0
 800da3e:	f240 11af 	movw	r1, #431	@ 0x1af
 800da42:	e6ea      	b.n	800d81a <_dtoa_r+0x32>
 800da44:	2200      	movs	r2, #0
 800da46:	e7e1      	b.n	800da0c <_dtoa_r+0x224>
 800da48:	2200      	movs	r2, #0
 800da4a:	e7d3      	b.n	800d9f4 <_dtoa_r+0x20c>
 800da4c:	2401      	movs	r4, #1
 800da4e:	2200      	movs	r2, #0
 800da50:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800da54:	f04f 3bff 	mov.w	fp, #4294967295
 800da58:	2100      	movs	r1, #0
 800da5a:	46da      	mov	sl, fp
 800da5c:	2212      	movs	r2, #18
 800da5e:	9109      	str	r1, [sp, #36]	@ 0x24
 800da60:	e7da      	b.n	800da18 <_dtoa_r+0x230>
 800da62:	2201      	movs	r2, #1
 800da64:	9208      	str	r2, [sp, #32]
 800da66:	e7f5      	b.n	800da54 <_dtoa_r+0x26c>
 800da68:	f04f 0b01 	mov.w	fp, #1
 800da6c:	46da      	mov	sl, fp
 800da6e:	465a      	mov	r2, fp
 800da70:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800da74:	e7d0      	b.n	800da18 <_dtoa_r+0x230>
 800da76:	3101      	adds	r1, #1
 800da78:	0040      	lsls	r0, r0, #1
 800da7a:	e7d1      	b.n	800da20 <_dtoa_r+0x238>
 800da7c:	f3af 8000 	nop.w
 800da80:	636f4361 	.word	0x636f4361
 800da84:	3fd287a7 	.word	0x3fd287a7
 800da88:	8b60c8b3 	.word	0x8b60c8b3
 800da8c:	3fc68a28 	.word	0x3fc68a28
 800da90:	509f79fb 	.word	0x509f79fb
 800da94:	3fd34413 	.word	0x3fd34413
 800da98:	08011f12 	.word	0x08011f12
 800da9c:	08011f29 	.word	0x08011f29
 800daa0:	7ff00000 	.word	0x7ff00000
 800daa4:	08011f0e 	.word	0x08011f0e
 800daa8:	08011edd 	.word	0x08011edd
 800daac:	08011edc 	.word	0x08011edc
 800dab0:	080120d8 	.word	0x080120d8
 800dab4:	08011f81 	.word	0x08011f81
 800dab8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800dabc:	f1ba 0f0e 	cmp.w	sl, #14
 800dac0:	6010      	str	r0, [r2, #0]
 800dac2:	d86e      	bhi.n	800dba2 <_dtoa_r+0x3ba>
 800dac4:	2c00      	cmp	r4, #0
 800dac6:	d06c      	beq.n	800dba2 <_dtoa_r+0x3ba>
 800dac8:	f1b8 0f00 	cmp.w	r8, #0
 800dacc:	f340 80b4 	ble.w	800dc38 <_dtoa_r+0x450>
 800dad0:	4ac8      	ldr	r2, [pc, #800]	@ (800ddf4 <_dtoa_r+0x60c>)
 800dad2:	f008 010f 	and.w	r1, r8, #15
 800dad6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800dada:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800dade:	ed92 7b00 	vldr	d7, [r2]
 800dae2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800dae6:	f000 809b 	beq.w	800dc20 <_dtoa_r+0x438>
 800daea:	4ac3      	ldr	r2, [pc, #780]	@ (800ddf8 <_dtoa_r+0x610>)
 800daec:	ed92 6b08 	vldr	d6, [r2, #32]
 800daf0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800daf4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800daf8:	f001 010f 	and.w	r1, r1, #15
 800dafc:	2203      	movs	r2, #3
 800dafe:	48be      	ldr	r0, [pc, #760]	@ (800ddf8 <_dtoa_r+0x610>)
 800db00:	2900      	cmp	r1, #0
 800db02:	f040 808f 	bne.w	800dc24 <_dtoa_r+0x43c>
 800db06:	ed9d 6b02 	vldr	d6, [sp, #8]
 800db0a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800db0e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800db12:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800db14:	ed9d 7b02 	vldr	d7, [sp, #8]
 800db18:	2900      	cmp	r1, #0
 800db1a:	f000 80b3 	beq.w	800dc84 <_dtoa_r+0x49c>
 800db1e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800db22:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800db26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db2a:	f140 80ab 	bpl.w	800dc84 <_dtoa_r+0x49c>
 800db2e:	f1ba 0f00 	cmp.w	sl, #0
 800db32:	f000 80a7 	beq.w	800dc84 <_dtoa_r+0x49c>
 800db36:	f1bb 0f00 	cmp.w	fp, #0
 800db3a:	dd30      	ble.n	800db9e <_dtoa_r+0x3b6>
 800db3c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800db40:	ee27 7b06 	vmul.f64	d7, d7, d6
 800db44:	ed8d 7b02 	vstr	d7, [sp, #8]
 800db48:	f108 31ff 	add.w	r1, r8, #4294967295
 800db4c:	9105      	str	r1, [sp, #20]
 800db4e:	3201      	adds	r2, #1
 800db50:	465c      	mov	r4, fp
 800db52:	ed9d 6b02 	vldr	d6, [sp, #8]
 800db56:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800db5a:	ee07 2a90 	vmov	s15, r2
 800db5e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800db62:	eea7 5b06 	vfma.f64	d5, d7, d6
 800db66:	ee15 2a90 	vmov	r2, s11
 800db6a:	ec51 0b15 	vmov	r0, r1, d5
 800db6e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800db72:	2c00      	cmp	r4, #0
 800db74:	f040 808a 	bne.w	800dc8c <_dtoa_r+0x4a4>
 800db78:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800db7c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800db80:	ec41 0b17 	vmov	d7, r0, r1
 800db84:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800db88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db8c:	f300 826a 	bgt.w	800e064 <_dtoa_r+0x87c>
 800db90:	eeb1 7b47 	vneg.f64	d7, d7
 800db94:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800db98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db9c:	d423      	bmi.n	800dbe6 <_dtoa_r+0x3fe>
 800db9e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800dba2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800dba4:	2a00      	cmp	r2, #0
 800dba6:	f2c0 8129 	blt.w	800ddfc <_dtoa_r+0x614>
 800dbaa:	f1b8 0f0e 	cmp.w	r8, #14
 800dbae:	f300 8125 	bgt.w	800ddfc <_dtoa_r+0x614>
 800dbb2:	4b90      	ldr	r3, [pc, #576]	@ (800ddf4 <_dtoa_r+0x60c>)
 800dbb4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800dbb8:	ed93 6b00 	vldr	d6, [r3]
 800dbbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	f280 80c8 	bge.w	800dd54 <_dtoa_r+0x56c>
 800dbc4:	f1ba 0f00 	cmp.w	sl, #0
 800dbc8:	f300 80c4 	bgt.w	800dd54 <_dtoa_r+0x56c>
 800dbcc:	d10b      	bne.n	800dbe6 <_dtoa_r+0x3fe>
 800dbce:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800dbd2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800dbd6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dbda:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbe2:	f2c0 823c 	blt.w	800e05e <_dtoa_r+0x876>
 800dbe6:	2400      	movs	r4, #0
 800dbe8:	4625      	mov	r5, r4
 800dbea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbec:	43db      	mvns	r3, r3
 800dbee:	9305      	str	r3, [sp, #20]
 800dbf0:	463e      	mov	r6, r7
 800dbf2:	f04f 0800 	mov.w	r8, #0
 800dbf6:	4621      	mov	r1, r4
 800dbf8:	4648      	mov	r0, r9
 800dbfa:	f000 fc93 	bl	800e524 <_Bfree>
 800dbfe:	2d00      	cmp	r5, #0
 800dc00:	f000 80a2 	beq.w	800dd48 <_dtoa_r+0x560>
 800dc04:	f1b8 0f00 	cmp.w	r8, #0
 800dc08:	d005      	beq.n	800dc16 <_dtoa_r+0x42e>
 800dc0a:	45a8      	cmp	r8, r5
 800dc0c:	d003      	beq.n	800dc16 <_dtoa_r+0x42e>
 800dc0e:	4641      	mov	r1, r8
 800dc10:	4648      	mov	r0, r9
 800dc12:	f000 fc87 	bl	800e524 <_Bfree>
 800dc16:	4629      	mov	r1, r5
 800dc18:	4648      	mov	r0, r9
 800dc1a:	f000 fc83 	bl	800e524 <_Bfree>
 800dc1e:	e093      	b.n	800dd48 <_dtoa_r+0x560>
 800dc20:	2202      	movs	r2, #2
 800dc22:	e76c      	b.n	800dafe <_dtoa_r+0x316>
 800dc24:	07cc      	lsls	r4, r1, #31
 800dc26:	d504      	bpl.n	800dc32 <_dtoa_r+0x44a>
 800dc28:	ed90 6b00 	vldr	d6, [r0]
 800dc2c:	3201      	adds	r2, #1
 800dc2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dc32:	1049      	asrs	r1, r1, #1
 800dc34:	3008      	adds	r0, #8
 800dc36:	e763      	b.n	800db00 <_dtoa_r+0x318>
 800dc38:	d022      	beq.n	800dc80 <_dtoa_r+0x498>
 800dc3a:	f1c8 0100 	rsb	r1, r8, #0
 800dc3e:	4a6d      	ldr	r2, [pc, #436]	@ (800ddf4 <_dtoa_r+0x60c>)
 800dc40:	f001 000f 	and.w	r0, r1, #15
 800dc44:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800dc48:	ed92 7b00 	vldr	d7, [r2]
 800dc4c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800dc50:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dc54:	4868      	ldr	r0, [pc, #416]	@ (800ddf8 <_dtoa_r+0x610>)
 800dc56:	1109      	asrs	r1, r1, #4
 800dc58:	2400      	movs	r4, #0
 800dc5a:	2202      	movs	r2, #2
 800dc5c:	b929      	cbnz	r1, 800dc6a <_dtoa_r+0x482>
 800dc5e:	2c00      	cmp	r4, #0
 800dc60:	f43f af57 	beq.w	800db12 <_dtoa_r+0x32a>
 800dc64:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dc68:	e753      	b.n	800db12 <_dtoa_r+0x32a>
 800dc6a:	07ce      	lsls	r6, r1, #31
 800dc6c:	d505      	bpl.n	800dc7a <_dtoa_r+0x492>
 800dc6e:	ed90 6b00 	vldr	d6, [r0]
 800dc72:	3201      	adds	r2, #1
 800dc74:	2401      	movs	r4, #1
 800dc76:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dc7a:	1049      	asrs	r1, r1, #1
 800dc7c:	3008      	adds	r0, #8
 800dc7e:	e7ed      	b.n	800dc5c <_dtoa_r+0x474>
 800dc80:	2202      	movs	r2, #2
 800dc82:	e746      	b.n	800db12 <_dtoa_r+0x32a>
 800dc84:	f8cd 8014 	str.w	r8, [sp, #20]
 800dc88:	4654      	mov	r4, sl
 800dc8a:	e762      	b.n	800db52 <_dtoa_r+0x36a>
 800dc8c:	4a59      	ldr	r2, [pc, #356]	@ (800ddf4 <_dtoa_r+0x60c>)
 800dc8e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800dc92:	ed12 4b02 	vldr	d4, [r2, #-8]
 800dc96:	9a08      	ldr	r2, [sp, #32]
 800dc98:	ec41 0b17 	vmov	d7, r0, r1
 800dc9c:	443c      	add	r4, r7
 800dc9e:	b34a      	cbz	r2, 800dcf4 <_dtoa_r+0x50c>
 800dca0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800dca4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800dca8:	463e      	mov	r6, r7
 800dcaa:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800dcae:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800dcb2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800dcb6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800dcba:	ee14 2a90 	vmov	r2, s9
 800dcbe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800dcc2:	3230      	adds	r2, #48	@ 0x30
 800dcc4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800dcc8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcd0:	f806 2b01 	strb.w	r2, [r6], #1
 800dcd4:	d438      	bmi.n	800dd48 <_dtoa_r+0x560>
 800dcd6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800dcda:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800dcde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce2:	d46e      	bmi.n	800ddc2 <_dtoa_r+0x5da>
 800dce4:	42a6      	cmp	r6, r4
 800dce6:	f43f af5a 	beq.w	800db9e <_dtoa_r+0x3b6>
 800dcea:	ee27 7b03 	vmul.f64	d7, d7, d3
 800dcee:	ee26 6b03 	vmul.f64	d6, d6, d3
 800dcf2:	e7e0      	b.n	800dcb6 <_dtoa_r+0x4ce>
 800dcf4:	4621      	mov	r1, r4
 800dcf6:	463e      	mov	r6, r7
 800dcf8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800dcfc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800dd00:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800dd04:	ee14 2a90 	vmov	r2, s9
 800dd08:	3230      	adds	r2, #48	@ 0x30
 800dd0a:	f806 2b01 	strb.w	r2, [r6], #1
 800dd0e:	42a6      	cmp	r6, r4
 800dd10:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800dd14:	ee36 6b45 	vsub.f64	d6, d6, d5
 800dd18:	d119      	bne.n	800dd4e <_dtoa_r+0x566>
 800dd1a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800dd1e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800dd22:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800dd26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd2a:	dc4a      	bgt.n	800ddc2 <_dtoa_r+0x5da>
 800dd2c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800dd30:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800dd34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd38:	f57f af31 	bpl.w	800db9e <_dtoa_r+0x3b6>
 800dd3c:	460e      	mov	r6, r1
 800dd3e:	3901      	subs	r1, #1
 800dd40:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dd44:	2b30      	cmp	r3, #48	@ 0x30
 800dd46:	d0f9      	beq.n	800dd3c <_dtoa_r+0x554>
 800dd48:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800dd4c:	e027      	b.n	800dd9e <_dtoa_r+0x5b6>
 800dd4e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800dd52:	e7d5      	b.n	800dd00 <_dtoa_r+0x518>
 800dd54:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dd58:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800dd5c:	463e      	mov	r6, r7
 800dd5e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800dd62:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800dd66:	ee15 3a10 	vmov	r3, s10
 800dd6a:	3330      	adds	r3, #48	@ 0x30
 800dd6c:	f806 3b01 	strb.w	r3, [r6], #1
 800dd70:	1bf3      	subs	r3, r6, r7
 800dd72:	459a      	cmp	sl, r3
 800dd74:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800dd78:	eea3 7b46 	vfms.f64	d7, d3, d6
 800dd7c:	d132      	bne.n	800dde4 <_dtoa_r+0x5fc>
 800dd7e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800dd82:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800dd86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd8a:	dc18      	bgt.n	800ddbe <_dtoa_r+0x5d6>
 800dd8c:	eeb4 7b46 	vcmp.f64	d7, d6
 800dd90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd94:	d103      	bne.n	800dd9e <_dtoa_r+0x5b6>
 800dd96:	ee15 3a10 	vmov	r3, s10
 800dd9a:	07db      	lsls	r3, r3, #31
 800dd9c:	d40f      	bmi.n	800ddbe <_dtoa_r+0x5d6>
 800dd9e:	9901      	ldr	r1, [sp, #4]
 800dda0:	4648      	mov	r0, r9
 800dda2:	f000 fbbf 	bl	800e524 <_Bfree>
 800dda6:	2300      	movs	r3, #0
 800dda8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ddaa:	7033      	strb	r3, [r6, #0]
 800ddac:	f108 0301 	add.w	r3, r8, #1
 800ddb0:	6013      	str	r3, [r2, #0]
 800ddb2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	f000 824b 	beq.w	800e250 <_dtoa_r+0xa68>
 800ddba:	601e      	str	r6, [r3, #0]
 800ddbc:	e248      	b.n	800e250 <_dtoa_r+0xa68>
 800ddbe:	f8cd 8014 	str.w	r8, [sp, #20]
 800ddc2:	4633      	mov	r3, r6
 800ddc4:	461e      	mov	r6, r3
 800ddc6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddca:	2a39      	cmp	r2, #57	@ 0x39
 800ddcc:	d106      	bne.n	800dddc <_dtoa_r+0x5f4>
 800ddce:	429f      	cmp	r7, r3
 800ddd0:	d1f8      	bne.n	800ddc4 <_dtoa_r+0x5dc>
 800ddd2:	9a05      	ldr	r2, [sp, #20]
 800ddd4:	3201      	adds	r2, #1
 800ddd6:	9205      	str	r2, [sp, #20]
 800ddd8:	2230      	movs	r2, #48	@ 0x30
 800ddda:	703a      	strb	r2, [r7, #0]
 800dddc:	781a      	ldrb	r2, [r3, #0]
 800ddde:	3201      	adds	r2, #1
 800dde0:	701a      	strb	r2, [r3, #0]
 800dde2:	e7b1      	b.n	800dd48 <_dtoa_r+0x560>
 800dde4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800dde8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ddec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddf0:	d1b5      	bne.n	800dd5e <_dtoa_r+0x576>
 800ddf2:	e7d4      	b.n	800dd9e <_dtoa_r+0x5b6>
 800ddf4:	080120d8 	.word	0x080120d8
 800ddf8:	080120b0 	.word	0x080120b0
 800ddfc:	9908      	ldr	r1, [sp, #32]
 800ddfe:	2900      	cmp	r1, #0
 800de00:	f000 80e9 	beq.w	800dfd6 <_dtoa_r+0x7ee>
 800de04:	9907      	ldr	r1, [sp, #28]
 800de06:	2901      	cmp	r1, #1
 800de08:	f300 80cb 	bgt.w	800dfa2 <_dtoa_r+0x7ba>
 800de0c:	2d00      	cmp	r5, #0
 800de0e:	f000 80c4 	beq.w	800df9a <_dtoa_r+0x7b2>
 800de12:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800de16:	9e04      	ldr	r6, [sp, #16]
 800de18:	461c      	mov	r4, r3
 800de1a:	9305      	str	r3, [sp, #20]
 800de1c:	9b04      	ldr	r3, [sp, #16]
 800de1e:	4413      	add	r3, r2
 800de20:	9304      	str	r3, [sp, #16]
 800de22:	9b06      	ldr	r3, [sp, #24]
 800de24:	2101      	movs	r1, #1
 800de26:	4413      	add	r3, r2
 800de28:	4648      	mov	r0, r9
 800de2a:	9306      	str	r3, [sp, #24]
 800de2c:	f000 fc78 	bl	800e720 <__i2b>
 800de30:	9b05      	ldr	r3, [sp, #20]
 800de32:	4605      	mov	r5, r0
 800de34:	b166      	cbz	r6, 800de50 <_dtoa_r+0x668>
 800de36:	9a06      	ldr	r2, [sp, #24]
 800de38:	2a00      	cmp	r2, #0
 800de3a:	dd09      	ble.n	800de50 <_dtoa_r+0x668>
 800de3c:	42b2      	cmp	r2, r6
 800de3e:	9904      	ldr	r1, [sp, #16]
 800de40:	bfa8      	it	ge
 800de42:	4632      	movge	r2, r6
 800de44:	1a89      	subs	r1, r1, r2
 800de46:	9104      	str	r1, [sp, #16]
 800de48:	9906      	ldr	r1, [sp, #24]
 800de4a:	1ab6      	subs	r6, r6, r2
 800de4c:	1a8a      	subs	r2, r1, r2
 800de4e:	9206      	str	r2, [sp, #24]
 800de50:	b30b      	cbz	r3, 800de96 <_dtoa_r+0x6ae>
 800de52:	9a08      	ldr	r2, [sp, #32]
 800de54:	2a00      	cmp	r2, #0
 800de56:	f000 80c5 	beq.w	800dfe4 <_dtoa_r+0x7fc>
 800de5a:	2c00      	cmp	r4, #0
 800de5c:	f000 80bf 	beq.w	800dfde <_dtoa_r+0x7f6>
 800de60:	4629      	mov	r1, r5
 800de62:	4622      	mov	r2, r4
 800de64:	4648      	mov	r0, r9
 800de66:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de68:	f000 fd12 	bl	800e890 <__pow5mult>
 800de6c:	9a01      	ldr	r2, [sp, #4]
 800de6e:	4601      	mov	r1, r0
 800de70:	4605      	mov	r5, r0
 800de72:	4648      	mov	r0, r9
 800de74:	f000 fc6a 	bl	800e74c <__multiply>
 800de78:	9901      	ldr	r1, [sp, #4]
 800de7a:	9005      	str	r0, [sp, #20]
 800de7c:	4648      	mov	r0, r9
 800de7e:	f000 fb51 	bl	800e524 <_Bfree>
 800de82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de84:	1b1b      	subs	r3, r3, r4
 800de86:	f000 80b0 	beq.w	800dfea <_dtoa_r+0x802>
 800de8a:	9905      	ldr	r1, [sp, #20]
 800de8c:	461a      	mov	r2, r3
 800de8e:	4648      	mov	r0, r9
 800de90:	f000 fcfe 	bl	800e890 <__pow5mult>
 800de94:	9001      	str	r0, [sp, #4]
 800de96:	2101      	movs	r1, #1
 800de98:	4648      	mov	r0, r9
 800de9a:	f000 fc41 	bl	800e720 <__i2b>
 800de9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dea0:	4604      	mov	r4, r0
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	f000 81da 	beq.w	800e25c <_dtoa_r+0xa74>
 800dea8:	461a      	mov	r2, r3
 800deaa:	4601      	mov	r1, r0
 800deac:	4648      	mov	r0, r9
 800deae:	f000 fcef 	bl	800e890 <__pow5mult>
 800deb2:	9b07      	ldr	r3, [sp, #28]
 800deb4:	2b01      	cmp	r3, #1
 800deb6:	4604      	mov	r4, r0
 800deb8:	f300 80a0 	bgt.w	800dffc <_dtoa_r+0x814>
 800debc:	9b02      	ldr	r3, [sp, #8]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	f040 8096 	bne.w	800dff0 <_dtoa_r+0x808>
 800dec4:	9b03      	ldr	r3, [sp, #12]
 800dec6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800deca:	2a00      	cmp	r2, #0
 800decc:	f040 8092 	bne.w	800dff4 <_dtoa_r+0x80c>
 800ded0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ded4:	0d12      	lsrs	r2, r2, #20
 800ded6:	0512      	lsls	r2, r2, #20
 800ded8:	2a00      	cmp	r2, #0
 800deda:	f000 808d 	beq.w	800dff8 <_dtoa_r+0x810>
 800dede:	9b04      	ldr	r3, [sp, #16]
 800dee0:	3301      	adds	r3, #1
 800dee2:	9304      	str	r3, [sp, #16]
 800dee4:	9b06      	ldr	r3, [sp, #24]
 800dee6:	3301      	adds	r3, #1
 800dee8:	9306      	str	r3, [sp, #24]
 800deea:	2301      	movs	r3, #1
 800deec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800deee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800def0:	2b00      	cmp	r3, #0
 800def2:	f000 81b9 	beq.w	800e268 <_dtoa_r+0xa80>
 800def6:	6922      	ldr	r2, [r4, #16]
 800def8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800defc:	6910      	ldr	r0, [r2, #16]
 800defe:	f000 fbc3 	bl	800e688 <__hi0bits>
 800df02:	f1c0 0020 	rsb	r0, r0, #32
 800df06:	9b06      	ldr	r3, [sp, #24]
 800df08:	4418      	add	r0, r3
 800df0a:	f010 001f 	ands.w	r0, r0, #31
 800df0e:	f000 8081 	beq.w	800e014 <_dtoa_r+0x82c>
 800df12:	f1c0 0220 	rsb	r2, r0, #32
 800df16:	2a04      	cmp	r2, #4
 800df18:	dd73      	ble.n	800e002 <_dtoa_r+0x81a>
 800df1a:	9b04      	ldr	r3, [sp, #16]
 800df1c:	f1c0 001c 	rsb	r0, r0, #28
 800df20:	4403      	add	r3, r0
 800df22:	9304      	str	r3, [sp, #16]
 800df24:	9b06      	ldr	r3, [sp, #24]
 800df26:	4406      	add	r6, r0
 800df28:	4403      	add	r3, r0
 800df2a:	9306      	str	r3, [sp, #24]
 800df2c:	9b04      	ldr	r3, [sp, #16]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	dd05      	ble.n	800df3e <_dtoa_r+0x756>
 800df32:	9901      	ldr	r1, [sp, #4]
 800df34:	461a      	mov	r2, r3
 800df36:	4648      	mov	r0, r9
 800df38:	f000 fd04 	bl	800e944 <__lshift>
 800df3c:	9001      	str	r0, [sp, #4]
 800df3e:	9b06      	ldr	r3, [sp, #24]
 800df40:	2b00      	cmp	r3, #0
 800df42:	dd05      	ble.n	800df50 <_dtoa_r+0x768>
 800df44:	4621      	mov	r1, r4
 800df46:	461a      	mov	r2, r3
 800df48:	4648      	mov	r0, r9
 800df4a:	f000 fcfb 	bl	800e944 <__lshift>
 800df4e:	4604      	mov	r4, r0
 800df50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df52:	2b00      	cmp	r3, #0
 800df54:	d060      	beq.n	800e018 <_dtoa_r+0x830>
 800df56:	9801      	ldr	r0, [sp, #4]
 800df58:	4621      	mov	r1, r4
 800df5a:	f000 fd5f 	bl	800ea1c <__mcmp>
 800df5e:	2800      	cmp	r0, #0
 800df60:	da5a      	bge.n	800e018 <_dtoa_r+0x830>
 800df62:	f108 33ff 	add.w	r3, r8, #4294967295
 800df66:	9305      	str	r3, [sp, #20]
 800df68:	9901      	ldr	r1, [sp, #4]
 800df6a:	2300      	movs	r3, #0
 800df6c:	220a      	movs	r2, #10
 800df6e:	4648      	mov	r0, r9
 800df70:	f000 fafa 	bl	800e568 <__multadd>
 800df74:	9b08      	ldr	r3, [sp, #32]
 800df76:	9001      	str	r0, [sp, #4]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	f000 8177 	beq.w	800e26c <_dtoa_r+0xa84>
 800df7e:	4629      	mov	r1, r5
 800df80:	2300      	movs	r3, #0
 800df82:	220a      	movs	r2, #10
 800df84:	4648      	mov	r0, r9
 800df86:	f000 faef 	bl	800e568 <__multadd>
 800df8a:	f1bb 0f00 	cmp.w	fp, #0
 800df8e:	4605      	mov	r5, r0
 800df90:	dc6e      	bgt.n	800e070 <_dtoa_r+0x888>
 800df92:	9b07      	ldr	r3, [sp, #28]
 800df94:	2b02      	cmp	r3, #2
 800df96:	dc48      	bgt.n	800e02a <_dtoa_r+0x842>
 800df98:	e06a      	b.n	800e070 <_dtoa_r+0x888>
 800df9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df9c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800dfa0:	e739      	b.n	800de16 <_dtoa_r+0x62e>
 800dfa2:	f10a 34ff 	add.w	r4, sl, #4294967295
 800dfa6:	42a3      	cmp	r3, r4
 800dfa8:	db07      	blt.n	800dfba <_dtoa_r+0x7d2>
 800dfaa:	f1ba 0f00 	cmp.w	sl, #0
 800dfae:	eba3 0404 	sub.w	r4, r3, r4
 800dfb2:	db0b      	blt.n	800dfcc <_dtoa_r+0x7e4>
 800dfb4:	9e04      	ldr	r6, [sp, #16]
 800dfb6:	4652      	mov	r2, sl
 800dfb8:	e72f      	b.n	800de1a <_dtoa_r+0x632>
 800dfba:	1ae2      	subs	r2, r4, r3
 800dfbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dfbe:	9e04      	ldr	r6, [sp, #16]
 800dfc0:	4413      	add	r3, r2
 800dfc2:	930a      	str	r3, [sp, #40]	@ 0x28
 800dfc4:	4652      	mov	r2, sl
 800dfc6:	4623      	mov	r3, r4
 800dfc8:	2400      	movs	r4, #0
 800dfca:	e726      	b.n	800de1a <_dtoa_r+0x632>
 800dfcc:	9a04      	ldr	r2, [sp, #16]
 800dfce:	eba2 060a 	sub.w	r6, r2, sl
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	e721      	b.n	800de1a <_dtoa_r+0x632>
 800dfd6:	9e04      	ldr	r6, [sp, #16]
 800dfd8:	9d08      	ldr	r5, [sp, #32]
 800dfda:	461c      	mov	r4, r3
 800dfdc:	e72a      	b.n	800de34 <_dtoa_r+0x64c>
 800dfde:	9a01      	ldr	r2, [sp, #4]
 800dfe0:	9205      	str	r2, [sp, #20]
 800dfe2:	e752      	b.n	800de8a <_dtoa_r+0x6a2>
 800dfe4:	9901      	ldr	r1, [sp, #4]
 800dfe6:	461a      	mov	r2, r3
 800dfe8:	e751      	b.n	800de8e <_dtoa_r+0x6a6>
 800dfea:	9b05      	ldr	r3, [sp, #20]
 800dfec:	9301      	str	r3, [sp, #4]
 800dfee:	e752      	b.n	800de96 <_dtoa_r+0x6ae>
 800dff0:	2300      	movs	r3, #0
 800dff2:	e77b      	b.n	800deec <_dtoa_r+0x704>
 800dff4:	9b02      	ldr	r3, [sp, #8]
 800dff6:	e779      	b.n	800deec <_dtoa_r+0x704>
 800dff8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800dffa:	e778      	b.n	800deee <_dtoa_r+0x706>
 800dffc:	2300      	movs	r3, #0
 800dffe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e000:	e779      	b.n	800def6 <_dtoa_r+0x70e>
 800e002:	d093      	beq.n	800df2c <_dtoa_r+0x744>
 800e004:	9b04      	ldr	r3, [sp, #16]
 800e006:	321c      	adds	r2, #28
 800e008:	4413      	add	r3, r2
 800e00a:	9304      	str	r3, [sp, #16]
 800e00c:	9b06      	ldr	r3, [sp, #24]
 800e00e:	4416      	add	r6, r2
 800e010:	4413      	add	r3, r2
 800e012:	e78a      	b.n	800df2a <_dtoa_r+0x742>
 800e014:	4602      	mov	r2, r0
 800e016:	e7f5      	b.n	800e004 <_dtoa_r+0x81c>
 800e018:	f1ba 0f00 	cmp.w	sl, #0
 800e01c:	f8cd 8014 	str.w	r8, [sp, #20]
 800e020:	46d3      	mov	fp, sl
 800e022:	dc21      	bgt.n	800e068 <_dtoa_r+0x880>
 800e024:	9b07      	ldr	r3, [sp, #28]
 800e026:	2b02      	cmp	r3, #2
 800e028:	dd1e      	ble.n	800e068 <_dtoa_r+0x880>
 800e02a:	f1bb 0f00 	cmp.w	fp, #0
 800e02e:	f47f addc 	bne.w	800dbea <_dtoa_r+0x402>
 800e032:	4621      	mov	r1, r4
 800e034:	465b      	mov	r3, fp
 800e036:	2205      	movs	r2, #5
 800e038:	4648      	mov	r0, r9
 800e03a:	f000 fa95 	bl	800e568 <__multadd>
 800e03e:	4601      	mov	r1, r0
 800e040:	4604      	mov	r4, r0
 800e042:	9801      	ldr	r0, [sp, #4]
 800e044:	f000 fcea 	bl	800ea1c <__mcmp>
 800e048:	2800      	cmp	r0, #0
 800e04a:	f77f adce 	ble.w	800dbea <_dtoa_r+0x402>
 800e04e:	463e      	mov	r6, r7
 800e050:	2331      	movs	r3, #49	@ 0x31
 800e052:	f806 3b01 	strb.w	r3, [r6], #1
 800e056:	9b05      	ldr	r3, [sp, #20]
 800e058:	3301      	adds	r3, #1
 800e05a:	9305      	str	r3, [sp, #20]
 800e05c:	e5c9      	b.n	800dbf2 <_dtoa_r+0x40a>
 800e05e:	f8cd 8014 	str.w	r8, [sp, #20]
 800e062:	4654      	mov	r4, sl
 800e064:	4625      	mov	r5, r4
 800e066:	e7f2      	b.n	800e04e <_dtoa_r+0x866>
 800e068:	9b08      	ldr	r3, [sp, #32]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	f000 8102 	beq.w	800e274 <_dtoa_r+0xa8c>
 800e070:	2e00      	cmp	r6, #0
 800e072:	dd05      	ble.n	800e080 <_dtoa_r+0x898>
 800e074:	4629      	mov	r1, r5
 800e076:	4632      	mov	r2, r6
 800e078:	4648      	mov	r0, r9
 800e07a:	f000 fc63 	bl	800e944 <__lshift>
 800e07e:	4605      	mov	r5, r0
 800e080:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e082:	2b00      	cmp	r3, #0
 800e084:	d058      	beq.n	800e138 <_dtoa_r+0x950>
 800e086:	6869      	ldr	r1, [r5, #4]
 800e088:	4648      	mov	r0, r9
 800e08a:	f000 fa0b 	bl	800e4a4 <_Balloc>
 800e08e:	4606      	mov	r6, r0
 800e090:	b928      	cbnz	r0, 800e09e <_dtoa_r+0x8b6>
 800e092:	4b82      	ldr	r3, [pc, #520]	@ (800e29c <_dtoa_r+0xab4>)
 800e094:	4602      	mov	r2, r0
 800e096:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e09a:	f7ff bbbe 	b.w	800d81a <_dtoa_r+0x32>
 800e09e:	692a      	ldr	r2, [r5, #16]
 800e0a0:	3202      	adds	r2, #2
 800e0a2:	0092      	lsls	r2, r2, #2
 800e0a4:	f105 010c 	add.w	r1, r5, #12
 800e0a8:	300c      	adds	r0, #12
 800e0aa:	f002 f8df 	bl	801026c <memcpy>
 800e0ae:	2201      	movs	r2, #1
 800e0b0:	4631      	mov	r1, r6
 800e0b2:	4648      	mov	r0, r9
 800e0b4:	f000 fc46 	bl	800e944 <__lshift>
 800e0b8:	1c7b      	adds	r3, r7, #1
 800e0ba:	9304      	str	r3, [sp, #16]
 800e0bc:	eb07 030b 	add.w	r3, r7, fp
 800e0c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0c2:	9b02      	ldr	r3, [sp, #8]
 800e0c4:	f003 0301 	and.w	r3, r3, #1
 800e0c8:	46a8      	mov	r8, r5
 800e0ca:	9308      	str	r3, [sp, #32]
 800e0cc:	4605      	mov	r5, r0
 800e0ce:	9b04      	ldr	r3, [sp, #16]
 800e0d0:	9801      	ldr	r0, [sp, #4]
 800e0d2:	4621      	mov	r1, r4
 800e0d4:	f103 3bff 	add.w	fp, r3, #4294967295
 800e0d8:	f7ff fafc 	bl	800d6d4 <quorem>
 800e0dc:	4641      	mov	r1, r8
 800e0de:	9002      	str	r0, [sp, #8]
 800e0e0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e0e4:	9801      	ldr	r0, [sp, #4]
 800e0e6:	f000 fc99 	bl	800ea1c <__mcmp>
 800e0ea:	462a      	mov	r2, r5
 800e0ec:	9006      	str	r0, [sp, #24]
 800e0ee:	4621      	mov	r1, r4
 800e0f0:	4648      	mov	r0, r9
 800e0f2:	f000 fcaf 	bl	800ea54 <__mdiff>
 800e0f6:	68c2      	ldr	r2, [r0, #12]
 800e0f8:	4606      	mov	r6, r0
 800e0fa:	b9fa      	cbnz	r2, 800e13c <_dtoa_r+0x954>
 800e0fc:	4601      	mov	r1, r0
 800e0fe:	9801      	ldr	r0, [sp, #4]
 800e100:	f000 fc8c 	bl	800ea1c <__mcmp>
 800e104:	4602      	mov	r2, r0
 800e106:	4631      	mov	r1, r6
 800e108:	4648      	mov	r0, r9
 800e10a:	920a      	str	r2, [sp, #40]	@ 0x28
 800e10c:	f000 fa0a 	bl	800e524 <_Bfree>
 800e110:	9b07      	ldr	r3, [sp, #28]
 800e112:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e114:	9e04      	ldr	r6, [sp, #16]
 800e116:	ea42 0103 	orr.w	r1, r2, r3
 800e11a:	9b08      	ldr	r3, [sp, #32]
 800e11c:	4319      	orrs	r1, r3
 800e11e:	d10f      	bne.n	800e140 <_dtoa_r+0x958>
 800e120:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e124:	d028      	beq.n	800e178 <_dtoa_r+0x990>
 800e126:	9b06      	ldr	r3, [sp, #24]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	dd02      	ble.n	800e132 <_dtoa_r+0x94a>
 800e12c:	9b02      	ldr	r3, [sp, #8]
 800e12e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800e132:	f88b a000 	strb.w	sl, [fp]
 800e136:	e55e      	b.n	800dbf6 <_dtoa_r+0x40e>
 800e138:	4628      	mov	r0, r5
 800e13a:	e7bd      	b.n	800e0b8 <_dtoa_r+0x8d0>
 800e13c:	2201      	movs	r2, #1
 800e13e:	e7e2      	b.n	800e106 <_dtoa_r+0x91e>
 800e140:	9b06      	ldr	r3, [sp, #24]
 800e142:	2b00      	cmp	r3, #0
 800e144:	db04      	blt.n	800e150 <_dtoa_r+0x968>
 800e146:	9907      	ldr	r1, [sp, #28]
 800e148:	430b      	orrs	r3, r1
 800e14a:	9908      	ldr	r1, [sp, #32]
 800e14c:	430b      	orrs	r3, r1
 800e14e:	d120      	bne.n	800e192 <_dtoa_r+0x9aa>
 800e150:	2a00      	cmp	r2, #0
 800e152:	ddee      	ble.n	800e132 <_dtoa_r+0x94a>
 800e154:	9901      	ldr	r1, [sp, #4]
 800e156:	2201      	movs	r2, #1
 800e158:	4648      	mov	r0, r9
 800e15a:	f000 fbf3 	bl	800e944 <__lshift>
 800e15e:	4621      	mov	r1, r4
 800e160:	9001      	str	r0, [sp, #4]
 800e162:	f000 fc5b 	bl	800ea1c <__mcmp>
 800e166:	2800      	cmp	r0, #0
 800e168:	dc03      	bgt.n	800e172 <_dtoa_r+0x98a>
 800e16a:	d1e2      	bne.n	800e132 <_dtoa_r+0x94a>
 800e16c:	f01a 0f01 	tst.w	sl, #1
 800e170:	d0df      	beq.n	800e132 <_dtoa_r+0x94a>
 800e172:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e176:	d1d9      	bne.n	800e12c <_dtoa_r+0x944>
 800e178:	2339      	movs	r3, #57	@ 0x39
 800e17a:	f88b 3000 	strb.w	r3, [fp]
 800e17e:	4633      	mov	r3, r6
 800e180:	461e      	mov	r6, r3
 800e182:	3b01      	subs	r3, #1
 800e184:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e188:	2a39      	cmp	r2, #57	@ 0x39
 800e18a:	d052      	beq.n	800e232 <_dtoa_r+0xa4a>
 800e18c:	3201      	adds	r2, #1
 800e18e:	701a      	strb	r2, [r3, #0]
 800e190:	e531      	b.n	800dbf6 <_dtoa_r+0x40e>
 800e192:	2a00      	cmp	r2, #0
 800e194:	dd07      	ble.n	800e1a6 <_dtoa_r+0x9be>
 800e196:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e19a:	d0ed      	beq.n	800e178 <_dtoa_r+0x990>
 800e19c:	f10a 0301 	add.w	r3, sl, #1
 800e1a0:	f88b 3000 	strb.w	r3, [fp]
 800e1a4:	e527      	b.n	800dbf6 <_dtoa_r+0x40e>
 800e1a6:	9b04      	ldr	r3, [sp, #16]
 800e1a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1aa:	f803 ac01 	strb.w	sl, [r3, #-1]
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	d029      	beq.n	800e206 <_dtoa_r+0xa1e>
 800e1b2:	9901      	ldr	r1, [sp, #4]
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	220a      	movs	r2, #10
 800e1b8:	4648      	mov	r0, r9
 800e1ba:	f000 f9d5 	bl	800e568 <__multadd>
 800e1be:	45a8      	cmp	r8, r5
 800e1c0:	9001      	str	r0, [sp, #4]
 800e1c2:	f04f 0300 	mov.w	r3, #0
 800e1c6:	f04f 020a 	mov.w	r2, #10
 800e1ca:	4641      	mov	r1, r8
 800e1cc:	4648      	mov	r0, r9
 800e1ce:	d107      	bne.n	800e1e0 <_dtoa_r+0x9f8>
 800e1d0:	f000 f9ca 	bl	800e568 <__multadd>
 800e1d4:	4680      	mov	r8, r0
 800e1d6:	4605      	mov	r5, r0
 800e1d8:	9b04      	ldr	r3, [sp, #16]
 800e1da:	3301      	adds	r3, #1
 800e1dc:	9304      	str	r3, [sp, #16]
 800e1de:	e776      	b.n	800e0ce <_dtoa_r+0x8e6>
 800e1e0:	f000 f9c2 	bl	800e568 <__multadd>
 800e1e4:	4629      	mov	r1, r5
 800e1e6:	4680      	mov	r8, r0
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	220a      	movs	r2, #10
 800e1ec:	4648      	mov	r0, r9
 800e1ee:	f000 f9bb 	bl	800e568 <__multadd>
 800e1f2:	4605      	mov	r5, r0
 800e1f4:	e7f0      	b.n	800e1d8 <_dtoa_r+0x9f0>
 800e1f6:	f1bb 0f00 	cmp.w	fp, #0
 800e1fa:	bfcc      	ite	gt
 800e1fc:	465e      	movgt	r6, fp
 800e1fe:	2601      	movle	r6, #1
 800e200:	443e      	add	r6, r7
 800e202:	f04f 0800 	mov.w	r8, #0
 800e206:	9901      	ldr	r1, [sp, #4]
 800e208:	2201      	movs	r2, #1
 800e20a:	4648      	mov	r0, r9
 800e20c:	f000 fb9a 	bl	800e944 <__lshift>
 800e210:	4621      	mov	r1, r4
 800e212:	9001      	str	r0, [sp, #4]
 800e214:	f000 fc02 	bl	800ea1c <__mcmp>
 800e218:	2800      	cmp	r0, #0
 800e21a:	dcb0      	bgt.n	800e17e <_dtoa_r+0x996>
 800e21c:	d102      	bne.n	800e224 <_dtoa_r+0xa3c>
 800e21e:	f01a 0f01 	tst.w	sl, #1
 800e222:	d1ac      	bne.n	800e17e <_dtoa_r+0x996>
 800e224:	4633      	mov	r3, r6
 800e226:	461e      	mov	r6, r3
 800e228:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e22c:	2a30      	cmp	r2, #48	@ 0x30
 800e22e:	d0fa      	beq.n	800e226 <_dtoa_r+0xa3e>
 800e230:	e4e1      	b.n	800dbf6 <_dtoa_r+0x40e>
 800e232:	429f      	cmp	r7, r3
 800e234:	d1a4      	bne.n	800e180 <_dtoa_r+0x998>
 800e236:	9b05      	ldr	r3, [sp, #20]
 800e238:	3301      	adds	r3, #1
 800e23a:	9305      	str	r3, [sp, #20]
 800e23c:	2331      	movs	r3, #49	@ 0x31
 800e23e:	703b      	strb	r3, [r7, #0]
 800e240:	e4d9      	b.n	800dbf6 <_dtoa_r+0x40e>
 800e242:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e244:	4f16      	ldr	r7, [pc, #88]	@ (800e2a0 <_dtoa_r+0xab8>)
 800e246:	b11b      	cbz	r3, 800e250 <_dtoa_r+0xa68>
 800e248:	f107 0308 	add.w	r3, r7, #8
 800e24c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e24e:	6013      	str	r3, [r2, #0]
 800e250:	4638      	mov	r0, r7
 800e252:	b011      	add	sp, #68	@ 0x44
 800e254:	ecbd 8b02 	vpop	{d8}
 800e258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e25c:	9b07      	ldr	r3, [sp, #28]
 800e25e:	2b01      	cmp	r3, #1
 800e260:	f77f ae2c 	ble.w	800debc <_dtoa_r+0x6d4>
 800e264:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e266:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e268:	2001      	movs	r0, #1
 800e26a:	e64c      	b.n	800df06 <_dtoa_r+0x71e>
 800e26c:	f1bb 0f00 	cmp.w	fp, #0
 800e270:	f77f aed8 	ble.w	800e024 <_dtoa_r+0x83c>
 800e274:	463e      	mov	r6, r7
 800e276:	9801      	ldr	r0, [sp, #4]
 800e278:	4621      	mov	r1, r4
 800e27a:	f7ff fa2b 	bl	800d6d4 <quorem>
 800e27e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e282:	f806 ab01 	strb.w	sl, [r6], #1
 800e286:	1bf2      	subs	r2, r6, r7
 800e288:	4593      	cmp	fp, r2
 800e28a:	ddb4      	ble.n	800e1f6 <_dtoa_r+0xa0e>
 800e28c:	9901      	ldr	r1, [sp, #4]
 800e28e:	2300      	movs	r3, #0
 800e290:	220a      	movs	r2, #10
 800e292:	4648      	mov	r0, r9
 800e294:	f000 f968 	bl	800e568 <__multadd>
 800e298:	9001      	str	r0, [sp, #4]
 800e29a:	e7ec      	b.n	800e276 <_dtoa_r+0xa8e>
 800e29c:	08011f81 	.word	0x08011f81
 800e2a0:	08011f05 	.word	0x08011f05

0800e2a4 <_free_r>:
 800e2a4:	b538      	push	{r3, r4, r5, lr}
 800e2a6:	4605      	mov	r5, r0
 800e2a8:	2900      	cmp	r1, #0
 800e2aa:	d041      	beq.n	800e330 <_free_r+0x8c>
 800e2ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e2b0:	1f0c      	subs	r4, r1, #4
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	bfb8      	it	lt
 800e2b6:	18e4      	addlt	r4, r4, r3
 800e2b8:	f000 f8e8 	bl	800e48c <__malloc_lock>
 800e2bc:	4a1d      	ldr	r2, [pc, #116]	@ (800e334 <_free_r+0x90>)
 800e2be:	6813      	ldr	r3, [r2, #0]
 800e2c0:	b933      	cbnz	r3, 800e2d0 <_free_r+0x2c>
 800e2c2:	6063      	str	r3, [r4, #4]
 800e2c4:	6014      	str	r4, [r2, #0]
 800e2c6:	4628      	mov	r0, r5
 800e2c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e2cc:	f000 b8e4 	b.w	800e498 <__malloc_unlock>
 800e2d0:	42a3      	cmp	r3, r4
 800e2d2:	d908      	bls.n	800e2e6 <_free_r+0x42>
 800e2d4:	6820      	ldr	r0, [r4, #0]
 800e2d6:	1821      	adds	r1, r4, r0
 800e2d8:	428b      	cmp	r3, r1
 800e2da:	bf01      	itttt	eq
 800e2dc:	6819      	ldreq	r1, [r3, #0]
 800e2de:	685b      	ldreq	r3, [r3, #4]
 800e2e0:	1809      	addeq	r1, r1, r0
 800e2e2:	6021      	streq	r1, [r4, #0]
 800e2e4:	e7ed      	b.n	800e2c2 <_free_r+0x1e>
 800e2e6:	461a      	mov	r2, r3
 800e2e8:	685b      	ldr	r3, [r3, #4]
 800e2ea:	b10b      	cbz	r3, 800e2f0 <_free_r+0x4c>
 800e2ec:	42a3      	cmp	r3, r4
 800e2ee:	d9fa      	bls.n	800e2e6 <_free_r+0x42>
 800e2f0:	6811      	ldr	r1, [r2, #0]
 800e2f2:	1850      	adds	r0, r2, r1
 800e2f4:	42a0      	cmp	r0, r4
 800e2f6:	d10b      	bne.n	800e310 <_free_r+0x6c>
 800e2f8:	6820      	ldr	r0, [r4, #0]
 800e2fa:	4401      	add	r1, r0
 800e2fc:	1850      	adds	r0, r2, r1
 800e2fe:	4283      	cmp	r3, r0
 800e300:	6011      	str	r1, [r2, #0]
 800e302:	d1e0      	bne.n	800e2c6 <_free_r+0x22>
 800e304:	6818      	ldr	r0, [r3, #0]
 800e306:	685b      	ldr	r3, [r3, #4]
 800e308:	6053      	str	r3, [r2, #4]
 800e30a:	4408      	add	r0, r1
 800e30c:	6010      	str	r0, [r2, #0]
 800e30e:	e7da      	b.n	800e2c6 <_free_r+0x22>
 800e310:	d902      	bls.n	800e318 <_free_r+0x74>
 800e312:	230c      	movs	r3, #12
 800e314:	602b      	str	r3, [r5, #0]
 800e316:	e7d6      	b.n	800e2c6 <_free_r+0x22>
 800e318:	6820      	ldr	r0, [r4, #0]
 800e31a:	1821      	adds	r1, r4, r0
 800e31c:	428b      	cmp	r3, r1
 800e31e:	bf04      	itt	eq
 800e320:	6819      	ldreq	r1, [r3, #0]
 800e322:	685b      	ldreq	r3, [r3, #4]
 800e324:	6063      	str	r3, [r4, #4]
 800e326:	bf04      	itt	eq
 800e328:	1809      	addeq	r1, r1, r0
 800e32a:	6021      	streq	r1, [r4, #0]
 800e32c:	6054      	str	r4, [r2, #4]
 800e32e:	e7ca      	b.n	800e2c6 <_free_r+0x22>
 800e330:	bd38      	pop	{r3, r4, r5, pc}
 800e332:	bf00      	nop
 800e334:	240006d8 	.word	0x240006d8

0800e338 <malloc>:
 800e338:	4b02      	ldr	r3, [pc, #8]	@ (800e344 <malloc+0xc>)
 800e33a:	4601      	mov	r1, r0
 800e33c:	6818      	ldr	r0, [r3, #0]
 800e33e:	f000 b825 	b.w	800e38c <_malloc_r>
 800e342:	bf00      	nop
 800e344:	24000028 	.word	0x24000028

0800e348 <sbrk_aligned>:
 800e348:	b570      	push	{r4, r5, r6, lr}
 800e34a:	4e0f      	ldr	r6, [pc, #60]	@ (800e388 <sbrk_aligned+0x40>)
 800e34c:	460c      	mov	r4, r1
 800e34e:	6831      	ldr	r1, [r6, #0]
 800e350:	4605      	mov	r5, r0
 800e352:	b911      	cbnz	r1, 800e35a <sbrk_aligned+0x12>
 800e354:	f001 ff7a 	bl	801024c <_sbrk_r>
 800e358:	6030      	str	r0, [r6, #0]
 800e35a:	4621      	mov	r1, r4
 800e35c:	4628      	mov	r0, r5
 800e35e:	f001 ff75 	bl	801024c <_sbrk_r>
 800e362:	1c43      	adds	r3, r0, #1
 800e364:	d103      	bne.n	800e36e <sbrk_aligned+0x26>
 800e366:	f04f 34ff 	mov.w	r4, #4294967295
 800e36a:	4620      	mov	r0, r4
 800e36c:	bd70      	pop	{r4, r5, r6, pc}
 800e36e:	1cc4      	adds	r4, r0, #3
 800e370:	f024 0403 	bic.w	r4, r4, #3
 800e374:	42a0      	cmp	r0, r4
 800e376:	d0f8      	beq.n	800e36a <sbrk_aligned+0x22>
 800e378:	1a21      	subs	r1, r4, r0
 800e37a:	4628      	mov	r0, r5
 800e37c:	f001 ff66 	bl	801024c <_sbrk_r>
 800e380:	3001      	adds	r0, #1
 800e382:	d1f2      	bne.n	800e36a <sbrk_aligned+0x22>
 800e384:	e7ef      	b.n	800e366 <sbrk_aligned+0x1e>
 800e386:	bf00      	nop
 800e388:	240006d4 	.word	0x240006d4

0800e38c <_malloc_r>:
 800e38c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e390:	1ccd      	adds	r5, r1, #3
 800e392:	f025 0503 	bic.w	r5, r5, #3
 800e396:	3508      	adds	r5, #8
 800e398:	2d0c      	cmp	r5, #12
 800e39a:	bf38      	it	cc
 800e39c:	250c      	movcc	r5, #12
 800e39e:	2d00      	cmp	r5, #0
 800e3a0:	4606      	mov	r6, r0
 800e3a2:	db01      	blt.n	800e3a8 <_malloc_r+0x1c>
 800e3a4:	42a9      	cmp	r1, r5
 800e3a6:	d904      	bls.n	800e3b2 <_malloc_r+0x26>
 800e3a8:	230c      	movs	r3, #12
 800e3aa:	6033      	str	r3, [r6, #0]
 800e3ac:	2000      	movs	r0, #0
 800e3ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e488 <_malloc_r+0xfc>
 800e3b6:	f000 f869 	bl	800e48c <__malloc_lock>
 800e3ba:	f8d8 3000 	ldr.w	r3, [r8]
 800e3be:	461c      	mov	r4, r3
 800e3c0:	bb44      	cbnz	r4, 800e414 <_malloc_r+0x88>
 800e3c2:	4629      	mov	r1, r5
 800e3c4:	4630      	mov	r0, r6
 800e3c6:	f7ff ffbf 	bl	800e348 <sbrk_aligned>
 800e3ca:	1c43      	adds	r3, r0, #1
 800e3cc:	4604      	mov	r4, r0
 800e3ce:	d158      	bne.n	800e482 <_malloc_r+0xf6>
 800e3d0:	f8d8 4000 	ldr.w	r4, [r8]
 800e3d4:	4627      	mov	r7, r4
 800e3d6:	2f00      	cmp	r7, #0
 800e3d8:	d143      	bne.n	800e462 <_malloc_r+0xd6>
 800e3da:	2c00      	cmp	r4, #0
 800e3dc:	d04b      	beq.n	800e476 <_malloc_r+0xea>
 800e3de:	6823      	ldr	r3, [r4, #0]
 800e3e0:	4639      	mov	r1, r7
 800e3e2:	4630      	mov	r0, r6
 800e3e4:	eb04 0903 	add.w	r9, r4, r3
 800e3e8:	f001 ff30 	bl	801024c <_sbrk_r>
 800e3ec:	4581      	cmp	r9, r0
 800e3ee:	d142      	bne.n	800e476 <_malloc_r+0xea>
 800e3f0:	6821      	ldr	r1, [r4, #0]
 800e3f2:	1a6d      	subs	r5, r5, r1
 800e3f4:	4629      	mov	r1, r5
 800e3f6:	4630      	mov	r0, r6
 800e3f8:	f7ff ffa6 	bl	800e348 <sbrk_aligned>
 800e3fc:	3001      	adds	r0, #1
 800e3fe:	d03a      	beq.n	800e476 <_malloc_r+0xea>
 800e400:	6823      	ldr	r3, [r4, #0]
 800e402:	442b      	add	r3, r5
 800e404:	6023      	str	r3, [r4, #0]
 800e406:	f8d8 3000 	ldr.w	r3, [r8]
 800e40a:	685a      	ldr	r2, [r3, #4]
 800e40c:	bb62      	cbnz	r2, 800e468 <_malloc_r+0xdc>
 800e40e:	f8c8 7000 	str.w	r7, [r8]
 800e412:	e00f      	b.n	800e434 <_malloc_r+0xa8>
 800e414:	6822      	ldr	r2, [r4, #0]
 800e416:	1b52      	subs	r2, r2, r5
 800e418:	d420      	bmi.n	800e45c <_malloc_r+0xd0>
 800e41a:	2a0b      	cmp	r2, #11
 800e41c:	d917      	bls.n	800e44e <_malloc_r+0xc2>
 800e41e:	1961      	adds	r1, r4, r5
 800e420:	42a3      	cmp	r3, r4
 800e422:	6025      	str	r5, [r4, #0]
 800e424:	bf18      	it	ne
 800e426:	6059      	strne	r1, [r3, #4]
 800e428:	6863      	ldr	r3, [r4, #4]
 800e42a:	bf08      	it	eq
 800e42c:	f8c8 1000 	streq.w	r1, [r8]
 800e430:	5162      	str	r2, [r4, r5]
 800e432:	604b      	str	r3, [r1, #4]
 800e434:	4630      	mov	r0, r6
 800e436:	f000 f82f 	bl	800e498 <__malloc_unlock>
 800e43a:	f104 000b 	add.w	r0, r4, #11
 800e43e:	1d23      	adds	r3, r4, #4
 800e440:	f020 0007 	bic.w	r0, r0, #7
 800e444:	1ac2      	subs	r2, r0, r3
 800e446:	bf1c      	itt	ne
 800e448:	1a1b      	subne	r3, r3, r0
 800e44a:	50a3      	strne	r3, [r4, r2]
 800e44c:	e7af      	b.n	800e3ae <_malloc_r+0x22>
 800e44e:	6862      	ldr	r2, [r4, #4]
 800e450:	42a3      	cmp	r3, r4
 800e452:	bf0c      	ite	eq
 800e454:	f8c8 2000 	streq.w	r2, [r8]
 800e458:	605a      	strne	r2, [r3, #4]
 800e45a:	e7eb      	b.n	800e434 <_malloc_r+0xa8>
 800e45c:	4623      	mov	r3, r4
 800e45e:	6864      	ldr	r4, [r4, #4]
 800e460:	e7ae      	b.n	800e3c0 <_malloc_r+0x34>
 800e462:	463c      	mov	r4, r7
 800e464:	687f      	ldr	r7, [r7, #4]
 800e466:	e7b6      	b.n	800e3d6 <_malloc_r+0x4a>
 800e468:	461a      	mov	r2, r3
 800e46a:	685b      	ldr	r3, [r3, #4]
 800e46c:	42a3      	cmp	r3, r4
 800e46e:	d1fb      	bne.n	800e468 <_malloc_r+0xdc>
 800e470:	2300      	movs	r3, #0
 800e472:	6053      	str	r3, [r2, #4]
 800e474:	e7de      	b.n	800e434 <_malloc_r+0xa8>
 800e476:	230c      	movs	r3, #12
 800e478:	6033      	str	r3, [r6, #0]
 800e47a:	4630      	mov	r0, r6
 800e47c:	f000 f80c 	bl	800e498 <__malloc_unlock>
 800e480:	e794      	b.n	800e3ac <_malloc_r+0x20>
 800e482:	6005      	str	r5, [r0, #0]
 800e484:	e7d6      	b.n	800e434 <_malloc_r+0xa8>
 800e486:	bf00      	nop
 800e488:	240006d8 	.word	0x240006d8

0800e48c <__malloc_lock>:
 800e48c:	4801      	ldr	r0, [pc, #4]	@ (800e494 <__malloc_lock+0x8>)
 800e48e:	f7ff b918 	b.w	800d6c2 <__retarget_lock_acquire_recursive>
 800e492:	bf00      	nop
 800e494:	240006d0 	.word	0x240006d0

0800e498 <__malloc_unlock>:
 800e498:	4801      	ldr	r0, [pc, #4]	@ (800e4a0 <__malloc_unlock+0x8>)
 800e49a:	f7ff b913 	b.w	800d6c4 <__retarget_lock_release_recursive>
 800e49e:	bf00      	nop
 800e4a0:	240006d0 	.word	0x240006d0

0800e4a4 <_Balloc>:
 800e4a4:	b570      	push	{r4, r5, r6, lr}
 800e4a6:	69c6      	ldr	r6, [r0, #28]
 800e4a8:	4604      	mov	r4, r0
 800e4aa:	460d      	mov	r5, r1
 800e4ac:	b976      	cbnz	r6, 800e4cc <_Balloc+0x28>
 800e4ae:	2010      	movs	r0, #16
 800e4b0:	f7ff ff42 	bl	800e338 <malloc>
 800e4b4:	4602      	mov	r2, r0
 800e4b6:	61e0      	str	r0, [r4, #28]
 800e4b8:	b920      	cbnz	r0, 800e4c4 <_Balloc+0x20>
 800e4ba:	4b18      	ldr	r3, [pc, #96]	@ (800e51c <_Balloc+0x78>)
 800e4bc:	4818      	ldr	r0, [pc, #96]	@ (800e520 <_Balloc+0x7c>)
 800e4be:	216b      	movs	r1, #107	@ 0x6b
 800e4c0:	f001 feea 	bl	8010298 <__assert_func>
 800e4c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e4c8:	6006      	str	r6, [r0, #0]
 800e4ca:	60c6      	str	r6, [r0, #12]
 800e4cc:	69e6      	ldr	r6, [r4, #28]
 800e4ce:	68f3      	ldr	r3, [r6, #12]
 800e4d0:	b183      	cbz	r3, 800e4f4 <_Balloc+0x50>
 800e4d2:	69e3      	ldr	r3, [r4, #28]
 800e4d4:	68db      	ldr	r3, [r3, #12]
 800e4d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e4da:	b9b8      	cbnz	r0, 800e50c <_Balloc+0x68>
 800e4dc:	2101      	movs	r1, #1
 800e4de:	fa01 f605 	lsl.w	r6, r1, r5
 800e4e2:	1d72      	adds	r2, r6, #5
 800e4e4:	0092      	lsls	r2, r2, #2
 800e4e6:	4620      	mov	r0, r4
 800e4e8:	f001 fef4 	bl	80102d4 <_calloc_r>
 800e4ec:	b160      	cbz	r0, 800e508 <_Balloc+0x64>
 800e4ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e4f2:	e00e      	b.n	800e512 <_Balloc+0x6e>
 800e4f4:	2221      	movs	r2, #33	@ 0x21
 800e4f6:	2104      	movs	r1, #4
 800e4f8:	4620      	mov	r0, r4
 800e4fa:	f001 feeb 	bl	80102d4 <_calloc_r>
 800e4fe:	69e3      	ldr	r3, [r4, #28]
 800e500:	60f0      	str	r0, [r6, #12]
 800e502:	68db      	ldr	r3, [r3, #12]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d1e4      	bne.n	800e4d2 <_Balloc+0x2e>
 800e508:	2000      	movs	r0, #0
 800e50a:	bd70      	pop	{r4, r5, r6, pc}
 800e50c:	6802      	ldr	r2, [r0, #0]
 800e50e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e512:	2300      	movs	r3, #0
 800e514:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e518:	e7f7      	b.n	800e50a <_Balloc+0x66>
 800e51a:	bf00      	nop
 800e51c:	08011f12 	.word	0x08011f12
 800e520:	08011f92 	.word	0x08011f92

0800e524 <_Bfree>:
 800e524:	b570      	push	{r4, r5, r6, lr}
 800e526:	69c6      	ldr	r6, [r0, #28]
 800e528:	4605      	mov	r5, r0
 800e52a:	460c      	mov	r4, r1
 800e52c:	b976      	cbnz	r6, 800e54c <_Bfree+0x28>
 800e52e:	2010      	movs	r0, #16
 800e530:	f7ff ff02 	bl	800e338 <malloc>
 800e534:	4602      	mov	r2, r0
 800e536:	61e8      	str	r0, [r5, #28]
 800e538:	b920      	cbnz	r0, 800e544 <_Bfree+0x20>
 800e53a:	4b09      	ldr	r3, [pc, #36]	@ (800e560 <_Bfree+0x3c>)
 800e53c:	4809      	ldr	r0, [pc, #36]	@ (800e564 <_Bfree+0x40>)
 800e53e:	218f      	movs	r1, #143	@ 0x8f
 800e540:	f001 feaa 	bl	8010298 <__assert_func>
 800e544:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e548:	6006      	str	r6, [r0, #0]
 800e54a:	60c6      	str	r6, [r0, #12]
 800e54c:	b13c      	cbz	r4, 800e55e <_Bfree+0x3a>
 800e54e:	69eb      	ldr	r3, [r5, #28]
 800e550:	6862      	ldr	r2, [r4, #4]
 800e552:	68db      	ldr	r3, [r3, #12]
 800e554:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e558:	6021      	str	r1, [r4, #0]
 800e55a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e55e:	bd70      	pop	{r4, r5, r6, pc}
 800e560:	08011f12 	.word	0x08011f12
 800e564:	08011f92 	.word	0x08011f92

0800e568 <__multadd>:
 800e568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e56c:	690d      	ldr	r5, [r1, #16]
 800e56e:	4607      	mov	r7, r0
 800e570:	460c      	mov	r4, r1
 800e572:	461e      	mov	r6, r3
 800e574:	f101 0c14 	add.w	ip, r1, #20
 800e578:	2000      	movs	r0, #0
 800e57a:	f8dc 3000 	ldr.w	r3, [ip]
 800e57e:	b299      	uxth	r1, r3
 800e580:	fb02 6101 	mla	r1, r2, r1, r6
 800e584:	0c1e      	lsrs	r6, r3, #16
 800e586:	0c0b      	lsrs	r3, r1, #16
 800e588:	fb02 3306 	mla	r3, r2, r6, r3
 800e58c:	b289      	uxth	r1, r1
 800e58e:	3001      	adds	r0, #1
 800e590:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e594:	4285      	cmp	r5, r0
 800e596:	f84c 1b04 	str.w	r1, [ip], #4
 800e59a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e59e:	dcec      	bgt.n	800e57a <__multadd+0x12>
 800e5a0:	b30e      	cbz	r6, 800e5e6 <__multadd+0x7e>
 800e5a2:	68a3      	ldr	r3, [r4, #8]
 800e5a4:	42ab      	cmp	r3, r5
 800e5a6:	dc19      	bgt.n	800e5dc <__multadd+0x74>
 800e5a8:	6861      	ldr	r1, [r4, #4]
 800e5aa:	4638      	mov	r0, r7
 800e5ac:	3101      	adds	r1, #1
 800e5ae:	f7ff ff79 	bl	800e4a4 <_Balloc>
 800e5b2:	4680      	mov	r8, r0
 800e5b4:	b928      	cbnz	r0, 800e5c2 <__multadd+0x5a>
 800e5b6:	4602      	mov	r2, r0
 800e5b8:	4b0c      	ldr	r3, [pc, #48]	@ (800e5ec <__multadd+0x84>)
 800e5ba:	480d      	ldr	r0, [pc, #52]	@ (800e5f0 <__multadd+0x88>)
 800e5bc:	21ba      	movs	r1, #186	@ 0xba
 800e5be:	f001 fe6b 	bl	8010298 <__assert_func>
 800e5c2:	6922      	ldr	r2, [r4, #16]
 800e5c4:	3202      	adds	r2, #2
 800e5c6:	f104 010c 	add.w	r1, r4, #12
 800e5ca:	0092      	lsls	r2, r2, #2
 800e5cc:	300c      	adds	r0, #12
 800e5ce:	f001 fe4d 	bl	801026c <memcpy>
 800e5d2:	4621      	mov	r1, r4
 800e5d4:	4638      	mov	r0, r7
 800e5d6:	f7ff ffa5 	bl	800e524 <_Bfree>
 800e5da:	4644      	mov	r4, r8
 800e5dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e5e0:	3501      	adds	r5, #1
 800e5e2:	615e      	str	r6, [r3, #20]
 800e5e4:	6125      	str	r5, [r4, #16]
 800e5e6:	4620      	mov	r0, r4
 800e5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5ec:	08011f81 	.word	0x08011f81
 800e5f0:	08011f92 	.word	0x08011f92

0800e5f4 <__s2b>:
 800e5f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5f8:	460c      	mov	r4, r1
 800e5fa:	4615      	mov	r5, r2
 800e5fc:	461f      	mov	r7, r3
 800e5fe:	2209      	movs	r2, #9
 800e600:	3308      	adds	r3, #8
 800e602:	4606      	mov	r6, r0
 800e604:	fb93 f3f2 	sdiv	r3, r3, r2
 800e608:	2100      	movs	r1, #0
 800e60a:	2201      	movs	r2, #1
 800e60c:	429a      	cmp	r2, r3
 800e60e:	db09      	blt.n	800e624 <__s2b+0x30>
 800e610:	4630      	mov	r0, r6
 800e612:	f7ff ff47 	bl	800e4a4 <_Balloc>
 800e616:	b940      	cbnz	r0, 800e62a <__s2b+0x36>
 800e618:	4602      	mov	r2, r0
 800e61a:	4b19      	ldr	r3, [pc, #100]	@ (800e680 <__s2b+0x8c>)
 800e61c:	4819      	ldr	r0, [pc, #100]	@ (800e684 <__s2b+0x90>)
 800e61e:	21d3      	movs	r1, #211	@ 0xd3
 800e620:	f001 fe3a 	bl	8010298 <__assert_func>
 800e624:	0052      	lsls	r2, r2, #1
 800e626:	3101      	adds	r1, #1
 800e628:	e7f0      	b.n	800e60c <__s2b+0x18>
 800e62a:	9b08      	ldr	r3, [sp, #32]
 800e62c:	6143      	str	r3, [r0, #20]
 800e62e:	2d09      	cmp	r5, #9
 800e630:	f04f 0301 	mov.w	r3, #1
 800e634:	6103      	str	r3, [r0, #16]
 800e636:	dd16      	ble.n	800e666 <__s2b+0x72>
 800e638:	f104 0909 	add.w	r9, r4, #9
 800e63c:	46c8      	mov	r8, r9
 800e63e:	442c      	add	r4, r5
 800e640:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e644:	4601      	mov	r1, r0
 800e646:	3b30      	subs	r3, #48	@ 0x30
 800e648:	220a      	movs	r2, #10
 800e64a:	4630      	mov	r0, r6
 800e64c:	f7ff ff8c 	bl	800e568 <__multadd>
 800e650:	45a0      	cmp	r8, r4
 800e652:	d1f5      	bne.n	800e640 <__s2b+0x4c>
 800e654:	f1a5 0408 	sub.w	r4, r5, #8
 800e658:	444c      	add	r4, r9
 800e65a:	1b2d      	subs	r5, r5, r4
 800e65c:	1963      	adds	r3, r4, r5
 800e65e:	42bb      	cmp	r3, r7
 800e660:	db04      	blt.n	800e66c <__s2b+0x78>
 800e662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e666:	340a      	adds	r4, #10
 800e668:	2509      	movs	r5, #9
 800e66a:	e7f6      	b.n	800e65a <__s2b+0x66>
 800e66c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e670:	4601      	mov	r1, r0
 800e672:	3b30      	subs	r3, #48	@ 0x30
 800e674:	220a      	movs	r2, #10
 800e676:	4630      	mov	r0, r6
 800e678:	f7ff ff76 	bl	800e568 <__multadd>
 800e67c:	e7ee      	b.n	800e65c <__s2b+0x68>
 800e67e:	bf00      	nop
 800e680:	08011f81 	.word	0x08011f81
 800e684:	08011f92 	.word	0x08011f92

0800e688 <__hi0bits>:
 800e688:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e68c:	4603      	mov	r3, r0
 800e68e:	bf36      	itet	cc
 800e690:	0403      	lslcc	r3, r0, #16
 800e692:	2000      	movcs	r0, #0
 800e694:	2010      	movcc	r0, #16
 800e696:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e69a:	bf3c      	itt	cc
 800e69c:	021b      	lslcc	r3, r3, #8
 800e69e:	3008      	addcc	r0, #8
 800e6a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e6a4:	bf3c      	itt	cc
 800e6a6:	011b      	lslcc	r3, r3, #4
 800e6a8:	3004      	addcc	r0, #4
 800e6aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6ae:	bf3c      	itt	cc
 800e6b0:	009b      	lslcc	r3, r3, #2
 800e6b2:	3002      	addcc	r0, #2
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	db05      	blt.n	800e6c4 <__hi0bits+0x3c>
 800e6b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e6bc:	f100 0001 	add.w	r0, r0, #1
 800e6c0:	bf08      	it	eq
 800e6c2:	2020      	moveq	r0, #32
 800e6c4:	4770      	bx	lr

0800e6c6 <__lo0bits>:
 800e6c6:	6803      	ldr	r3, [r0, #0]
 800e6c8:	4602      	mov	r2, r0
 800e6ca:	f013 0007 	ands.w	r0, r3, #7
 800e6ce:	d00b      	beq.n	800e6e8 <__lo0bits+0x22>
 800e6d0:	07d9      	lsls	r1, r3, #31
 800e6d2:	d421      	bmi.n	800e718 <__lo0bits+0x52>
 800e6d4:	0798      	lsls	r0, r3, #30
 800e6d6:	bf49      	itett	mi
 800e6d8:	085b      	lsrmi	r3, r3, #1
 800e6da:	089b      	lsrpl	r3, r3, #2
 800e6dc:	2001      	movmi	r0, #1
 800e6de:	6013      	strmi	r3, [r2, #0]
 800e6e0:	bf5c      	itt	pl
 800e6e2:	6013      	strpl	r3, [r2, #0]
 800e6e4:	2002      	movpl	r0, #2
 800e6e6:	4770      	bx	lr
 800e6e8:	b299      	uxth	r1, r3
 800e6ea:	b909      	cbnz	r1, 800e6f0 <__lo0bits+0x2a>
 800e6ec:	0c1b      	lsrs	r3, r3, #16
 800e6ee:	2010      	movs	r0, #16
 800e6f0:	b2d9      	uxtb	r1, r3
 800e6f2:	b909      	cbnz	r1, 800e6f8 <__lo0bits+0x32>
 800e6f4:	3008      	adds	r0, #8
 800e6f6:	0a1b      	lsrs	r3, r3, #8
 800e6f8:	0719      	lsls	r1, r3, #28
 800e6fa:	bf04      	itt	eq
 800e6fc:	091b      	lsreq	r3, r3, #4
 800e6fe:	3004      	addeq	r0, #4
 800e700:	0799      	lsls	r1, r3, #30
 800e702:	bf04      	itt	eq
 800e704:	089b      	lsreq	r3, r3, #2
 800e706:	3002      	addeq	r0, #2
 800e708:	07d9      	lsls	r1, r3, #31
 800e70a:	d403      	bmi.n	800e714 <__lo0bits+0x4e>
 800e70c:	085b      	lsrs	r3, r3, #1
 800e70e:	f100 0001 	add.w	r0, r0, #1
 800e712:	d003      	beq.n	800e71c <__lo0bits+0x56>
 800e714:	6013      	str	r3, [r2, #0]
 800e716:	4770      	bx	lr
 800e718:	2000      	movs	r0, #0
 800e71a:	4770      	bx	lr
 800e71c:	2020      	movs	r0, #32
 800e71e:	4770      	bx	lr

0800e720 <__i2b>:
 800e720:	b510      	push	{r4, lr}
 800e722:	460c      	mov	r4, r1
 800e724:	2101      	movs	r1, #1
 800e726:	f7ff febd 	bl	800e4a4 <_Balloc>
 800e72a:	4602      	mov	r2, r0
 800e72c:	b928      	cbnz	r0, 800e73a <__i2b+0x1a>
 800e72e:	4b05      	ldr	r3, [pc, #20]	@ (800e744 <__i2b+0x24>)
 800e730:	4805      	ldr	r0, [pc, #20]	@ (800e748 <__i2b+0x28>)
 800e732:	f240 1145 	movw	r1, #325	@ 0x145
 800e736:	f001 fdaf 	bl	8010298 <__assert_func>
 800e73a:	2301      	movs	r3, #1
 800e73c:	6144      	str	r4, [r0, #20]
 800e73e:	6103      	str	r3, [r0, #16]
 800e740:	bd10      	pop	{r4, pc}
 800e742:	bf00      	nop
 800e744:	08011f81 	.word	0x08011f81
 800e748:	08011f92 	.word	0x08011f92

0800e74c <__multiply>:
 800e74c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e750:	4617      	mov	r7, r2
 800e752:	690a      	ldr	r2, [r1, #16]
 800e754:	693b      	ldr	r3, [r7, #16]
 800e756:	429a      	cmp	r2, r3
 800e758:	bfa8      	it	ge
 800e75a:	463b      	movge	r3, r7
 800e75c:	4689      	mov	r9, r1
 800e75e:	bfa4      	itt	ge
 800e760:	460f      	movge	r7, r1
 800e762:	4699      	movge	r9, r3
 800e764:	693d      	ldr	r5, [r7, #16]
 800e766:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e76a:	68bb      	ldr	r3, [r7, #8]
 800e76c:	6879      	ldr	r1, [r7, #4]
 800e76e:	eb05 060a 	add.w	r6, r5, sl
 800e772:	42b3      	cmp	r3, r6
 800e774:	b085      	sub	sp, #20
 800e776:	bfb8      	it	lt
 800e778:	3101      	addlt	r1, #1
 800e77a:	f7ff fe93 	bl	800e4a4 <_Balloc>
 800e77e:	b930      	cbnz	r0, 800e78e <__multiply+0x42>
 800e780:	4602      	mov	r2, r0
 800e782:	4b41      	ldr	r3, [pc, #260]	@ (800e888 <__multiply+0x13c>)
 800e784:	4841      	ldr	r0, [pc, #260]	@ (800e88c <__multiply+0x140>)
 800e786:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e78a:	f001 fd85 	bl	8010298 <__assert_func>
 800e78e:	f100 0414 	add.w	r4, r0, #20
 800e792:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e796:	4623      	mov	r3, r4
 800e798:	2200      	movs	r2, #0
 800e79a:	4573      	cmp	r3, lr
 800e79c:	d320      	bcc.n	800e7e0 <__multiply+0x94>
 800e79e:	f107 0814 	add.w	r8, r7, #20
 800e7a2:	f109 0114 	add.w	r1, r9, #20
 800e7a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e7aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e7ae:	9302      	str	r3, [sp, #8]
 800e7b0:	1beb      	subs	r3, r5, r7
 800e7b2:	3b15      	subs	r3, #21
 800e7b4:	f023 0303 	bic.w	r3, r3, #3
 800e7b8:	3304      	adds	r3, #4
 800e7ba:	3715      	adds	r7, #21
 800e7bc:	42bd      	cmp	r5, r7
 800e7be:	bf38      	it	cc
 800e7c0:	2304      	movcc	r3, #4
 800e7c2:	9301      	str	r3, [sp, #4]
 800e7c4:	9b02      	ldr	r3, [sp, #8]
 800e7c6:	9103      	str	r1, [sp, #12]
 800e7c8:	428b      	cmp	r3, r1
 800e7ca:	d80c      	bhi.n	800e7e6 <__multiply+0x9a>
 800e7cc:	2e00      	cmp	r6, #0
 800e7ce:	dd03      	ble.n	800e7d8 <__multiply+0x8c>
 800e7d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d055      	beq.n	800e884 <__multiply+0x138>
 800e7d8:	6106      	str	r6, [r0, #16]
 800e7da:	b005      	add	sp, #20
 800e7dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7e0:	f843 2b04 	str.w	r2, [r3], #4
 800e7e4:	e7d9      	b.n	800e79a <__multiply+0x4e>
 800e7e6:	f8b1 a000 	ldrh.w	sl, [r1]
 800e7ea:	f1ba 0f00 	cmp.w	sl, #0
 800e7ee:	d01f      	beq.n	800e830 <__multiply+0xe4>
 800e7f0:	46c4      	mov	ip, r8
 800e7f2:	46a1      	mov	r9, r4
 800e7f4:	2700      	movs	r7, #0
 800e7f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e7fa:	f8d9 3000 	ldr.w	r3, [r9]
 800e7fe:	fa1f fb82 	uxth.w	fp, r2
 800e802:	b29b      	uxth	r3, r3
 800e804:	fb0a 330b 	mla	r3, sl, fp, r3
 800e808:	443b      	add	r3, r7
 800e80a:	f8d9 7000 	ldr.w	r7, [r9]
 800e80e:	0c12      	lsrs	r2, r2, #16
 800e810:	0c3f      	lsrs	r7, r7, #16
 800e812:	fb0a 7202 	mla	r2, sl, r2, r7
 800e816:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e81a:	b29b      	uxth	r3, r3
 800e81c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e820:	4565      	cmp	r5, ip
 800e822:	f849 3b04 	str.w	r3, [r9], #4
 800e826:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e82a:	d8e4      	bhi.n	800e7f6 <__multiply+0xaa>
 800e82c:	9b01      	ldr	r3, [sp, #4]
 800e82e:	50e7      	str	r7, [r4, r3]
 800e830:	9b03      	ldr	r3, [sp, #12]
 800e832:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e836:	3104      	adds	r1, #4
 800e838:	f1b9 0f00 	cmp.w	r9, #0
 800e83c:	d020      	beq.n	800e880 <__multiply+0x134>
 800e83e:	6823      	ldr	r3, [r4, #0]
 800e840:	4647      	mov	r7, r8
 800e842:	46a4      	mov	ip, r4
 800e844:	f04f 0a00 	mov.w	sl, #0
 800e848:	f8b7 b000 	ldrh.w	fp, [r7]
 800e84c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e850:	fb09 220b 	mla	r2, r9, fp, r2
 800e854:	4452      	add	r2, sl
 800e856:	b29b      	uxth	r3, r3
 800e858:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e85c:	f84c 3b04 	str.w	r3, [ip], #4
 800e860:	f857 3b04 	ldr.w	r3, [r7], #4
 800e864:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e868:	f8bc 3000 	ldrh.w	r3, [ip]
 800e86c:	fb09 330a 	mla	r3, r9, sl, r3
 800e870:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e874:	42bd      	cmp	r5, r7
 800e876:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e87a:	d8e5      	bhi.n	800e848 <__multiply+0xfc>
 800e87c:	9a01      	ldr	r2, [sp, #4]
 800e87e:	50a3      	str	r3, [r4, r2]
 800e880:	3404      	adds	r4, #4
 800e882:	e79f      	b.n	800e7c4 <__multiply+0x78>
 800e884:	3e01      	subs	r6, #1
 800e886:	e7a1      	b.n	800e7cc <__multiply+0x80>
 800e888:	08011f81 	.word	0x08011f81
 800e88c:	08011f92 	.word	0x08011f92

0800e890 <__pow5mult>:
 800e890:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e894:	4615      	mov	r5, r2
 800e896:	f012 0203 	ands.w	r2, r2, #3
 800e89a:	4607      	mov	r7, r0
 800e89c:	460e      	mov	r6, r1
 800e89e:	d007      	beq.n	800e8b0 <__pow5mult+0x20>
 800e8a0:	4c25      	ldr	r4, [pc, #148]	@ (800e938 <__pow5mult+0xa8>)
 800e8a2:	3a01      	subs	r2, #1
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e8aa:	f7ff fe5d 	bl	800e568 <__multadd>
 800e8ae:	4606      	mov	r6, r0
 800e8b0:	10ad      	asrs	r5, r5, #2
 800e8b2:	d03d      	beq.n	800e930 <__pow5mult+0xa0>
 800e8b4:	69fc      	ldr	r4, [r7, #28]
 800e8b6:	b97c      	cbnz	r4, 800e8d8 <__pow5mult+0x48>
 800e8b8:	2010      	movs	r0, #16
 800e8ba:	f7ff fd3d 	bl	800e338 <malloc>
 800e8be:	4602      	mov	r2, r0
 800e8c0:	61f8      	str	r0, [r7, #28]
 800e8c2:	b928      	cbnz	r0, 800e8d0 <__pow5mult+0x40>
 800e8c4:	4b1d      	ldr	r3, [pc, #116]	@ (800e93c <__pow5mult+0xac>)
 800e8c6:	481e      	ldr	r0, [pc, #120]	@ (800e940 <__pow5mult+0xb0>)
 800e8c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e8cc:	f001 fce4 	bl	8010298 <__assert_func>
 800e8d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e8d4:	6004      	str	r4, [r0, #0]
 800e8d6:	60c4      	str	r4, [r0, #12]
 800e8d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e8dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e8e0:	b94c      	cbnz	r4, 800e8f6 <__pow5mult+0x66>
 800e8e2:	f240 2171 	movw	r1, #625	@ 0x271
 800e8e6:	4638      	mov	r0, r7
 800e8e8:	f7ff ff1a 	bl	800e720 <__i2b>
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800e8f2:	4604      	mov	r4, r0
 800e8f4:	6003      	str	r3, [r0, #0]
 800e8f6:	f04f 0900 	mov.w	r9, #0
 800e8fa:	07eb      	lsls	r3, r5, #31
 800e8fc:	d50a      	bpl.n	800e914 <__pow5mult+0x84>
 800e8fe:	4631      	mov	r1, r6
 800e900:	4622      	mov	r2, r4
 800e902:	4638      	mov	r0, r7
 800e904:	f7ff ff22 	bl	800e74c <__multiply>
 800e908:	4631      	mov	r1, r6
 800e90a:	4680      	mov	r8, r0
 800e90c:	4638      	mov	r0, r7
 800e90e:	f7ff fe09 	bl	800e524 <_Bfree>
 800e912:	4646      	mov	r6, r8
 800e914:	106d      	asrs	r5, r5, #1
 800e916:	d00b      	beq.n	800e930 <__pow5mult+0xa0>
 800e918:	6820      	ldr	r0, [r4, #0]
 800e91a:	b938      	cbnz	r0, 800e92c <__pow5mult+0x9c>
 800e91c:	4622      	mov	r2, r4
 800e91e:	4621      	mov	r1, r4
 800e920:	4638      	mov	r0, r7
 800e922:	f7ff ff13 	bl	800e74c <__multiply>
 800e926:	6020      	str	r0, [r4, #0]
 800e928:	f8c0 9000 	str.w	r9, [r0]
 800e92c:	4604      	mov	r4, r0
 800e92e:	e7e4      	b.n	800e8fa <__pow5mult+0x6a>
 800e930:	4630      	mov	r0, r6
 800e932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e936:	bf00      	nop
 800e938:	080120a4 	.word	0x080120a4
 800e93c:	08011f12 	.word	0x08011f12
 800e940:	08011f92 	.word	0x08011f92

0800e944 <__lshift>:
 800e944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e948:	460c      	mov	r4, r1
 800e94a:	6849      	ldr	r1, [r1, #4]
 800e94c:	6923      	ldr	r3, [r4, #16]
 800e94e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e952:	68a3      	ldr	r3, [r4, #8]
 800e954:	4607      	mov	r7, r0
 800e956:	4691      	mov	r9, r2
 800e958:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e95c:	f108 0601 	add.w	r6, r8, #1
 800e960:	42b3      	cmp	r3, r6
 800e962:	db0b      	blt.n	800e97c <__lshift+0x38>
 800e964:	4638      	mov	r0, r7
 800e966:	f7ff fd9d 	bl	800e4a4 <_Balloc>
 800e96a:	4605      	mov	r5, r0
 800e96c:	b948      	cbnz	r0, 800e982 <__lshift+0x3e>
 800e96e:	4602      	mov	r2, r0
 800e970:	4b28      	ldr	r3, [pc, #160]	@ (800ea14 <__lshift+0xd0>)
 800e972:	4829      	ldr	r0, [pc, #164]	@ (800ea18 <__lshift+0xd4>)
 800e974:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e978:	f001 fc8e 	bl	8010298 <__assert_func>
 800e97c:	3101      	adds	r1, #1
 800e97e:	005b      	lsls	r3, r3, #1
 800e980:	e7ee      	b.n	800e960 <__lshift+0x1c>
 800e982:	2300      	movs	r3, #0
 800e984:	f100 0114 	add.w	r1, r0, #20
 800e988:	f100 0210 	add.w	r2, r0, #16
 800e98c:	4618      	mov	r0, r3
 800e98e:	4553      	cmp	r3, sl
 800e990:	db33      	blt.n	800e9fa <__lshift+0xb6>
 800e992:	6920      	ldr	r0, [r4, #16]
 800e994:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e998:	f104 0314 	add.w	r3, r4, #20
 800e99c:	f019 091f 	ands.w	r9, r9, #31
 800e9a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e9a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e9a8:	d02b      	beq.n	800ea02 <__lshift+0xbe>
 800e9aa:	f1c9 0e20 	rsb	lr, r9, #32
 800e9ae:	468a      	mov	sl, r1
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	6818      	ldr	r0, [r3, #0]
 800e9b4:	fa00 f009 	lsl.w	r0, r0, r9
 800e9b8:	4310      	orrs	r0, r2
 800e9ba:	f84a 0b04 	str.w	r0, [sl], #4
 800e9be:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9c2:	459c      	cmp	ip, r3
 800e9c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800e9c8:	d8f3      	bhi.n	800e9b2 <__lshift+0x6e>
 800e9ca:	ebac 0304 	sub.w	r3, ip, r4
 800e9ce:	3b15      	subs	r3, #21
 800e9d0:	f023 0303 	bic.w	r3, r3, #3
 800e9d4:	3304      	adds	r3, #4
 800e9d6:	f104 0015 	add.w	r0, r4, #21
 800e9da:	4560      	cmp	r0, ip
 800e9dc:	bf88      	it	hi
 800e9de:	2304      	movhi	r3, #4
 800e9e0:	50ca      	str	r2, [r1, r3]
 800e9e2:	b10a      	cbz	r2, 800e9e8 <__lshift+0xa4>
 800e9e4:	f108 0602 	add.w	r6, r8, #2
 800e9e8:	3e01      	subs	r6, #1
 800e9ea:	4638      	mov	r0, r7
 800e9ec:	612e      	str	r6, [r5, #16]
 800e9ee:	4621      	mov	r1, r4
 800e9f0:	f7ff fd98 	bl	800e524 <_Bfree>
 800e9f4:	4628      	mov	r0, r5
 800e9f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800e9fe:	3301      	adds	r3, #1
 800ea00:	e7c5      	b.n	800e98e <__lshift+0x4a>
 800ea02:	3904      	subs	r1, #4
 800ea04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea08:	f841 2f04 	str.w	r2, [r1, #4]!
 800ea0c:	459c      	cmp	ip, r3
 800ea0e:	d8f9      	bhi.n	800ea04 <__lshift+0xc0>
 800ea10:	e7ea      	b.n	800e9e8 <__lshift+0xa4>
 800ea12:	bf00      	nop
 800ea14:	08011f81 	.word	0x08011f81
 800ea18:	08011f92 	.word	0x08011f92

0800ea1c <__mcmp>:
 800ea1c:	690a      	ldr	r2, [r1, #16]
 800ea1e:	4603      	mov	r3, r0
 800ea20:	6900      	ldr	r0, [r0, #16]
 800ea22:	1a80      	subs	r0, r0, r2
 800ea24:	b530      	push	{r4, r5, lr}
 800ea26:	d10e      	bne.n	800ea46 <__mcmp+0x2a>
 800ea28:	3314      	adds	r3, #20
 800ea2a:	3114      	adds	r1, #20
 800ea2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ea30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ea34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ea38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ea3c:	4295      	cmp	r5, r2
 800ea3e:	d003      	beq.n	800ea48 <__mcmp+0x2c>
 800ea40:	d205      	bcs.n	800ea4e <__mcmp+0x32>
 800ea42:	f04f 30ff 	mov.w	r0, #4294967295
 800ea46:	bd30      	pop	{r4, r5, pc}
 800ea48:	42a3      	cmp	r3, r4
 800ea4a:	d3f3      	bcc.n	800ea34 <__mcmp+0x18>
 800ea4c:	e7fb      	b.n	800ea46 <__mcmp+0x2a>
 800ea4e:	2001      	movs	r0, #1
 800ea50:	e7f9      	b.n	800ea46 <__mcmp+0x2a>
	...

0800ea54 <__mdiff>:
 800ea54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea58:	4689      	mov	r9, r1
 800ea5a:	4606      	mov	r6, r0
 800ea5c:	4611      	mov	r1, r2
 800ea5e:	4648      	mov	r0, r9
 800ea60:	4614      	mov	r4, r2
 800ea62:	f7ff ffdb 	bl	800ea1c <__mcmp>
 800ea66:	1e05      	subs	r5, r0, #0
 800ea68:	d112      	bne.n	800ea90 <__mdiff+0x3c>
 800ea6a:	4629      	mov	r1, r5
 800ea6c:	4630      	mov	r0, r6
 800ea6e:	f7ff fd19 	bl	800e4a4 <_Balloc>
 800ea72:	4602      	mov	r2, r0
 800ea74:	b928      	cbnz	r0, 800ea82 <__mdiff+0x2e>
 800ea76:	4b3f      	ldr	r3, [pc, #252]	@ (800eb74 <__mdiff+0x120>)
 800ea78:	f240 2137 	movw	r1, #567	@ 0x237
 800ea7c:	483e      	ldr	r0, [pc, #248]	@ (800eb78 <__mdiff+0x124>)
 800ea7e:	f001 fc0b 	bl	8010298 <__assert_func>
 800ea82:	2301      	movs	r3, #1
 800ea84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ea88:	4610      	mov	r0, r2
 800ea8a:	b003      	add	sp, #12
 800ea8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea90:	bfbc      	itt	lt
 800ea92:	464b      	movlt	r3, r9
 800ea94:	46a1      	movlt	r9, r4
 800ea96:	4630      	mov	r0, r6
 800ea98:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ea9c:	bfba      	itte	lt
 800ea9e:	461c      	movlt	r4, r3
 800eaa0:	2501      	movlt	r5, #1
 800eaa2:	2500      	movge	r5, #0
 800eaa4:	f7ff fcfe 	bl	800e4a4 <_Balloc>
 800eaa8:	4602      	mov	r2, r0
 800eaaa:	b918      	cbnz	r0, 800eab4 <__mdiff+0x60>
 800eaac:	4b31      	ldr	r3, [pc, #196]	@ (800eb74 <__mdiff+0x120>)
 800eaae:	f240 2145 	movw	r1, #581	@ 0x245
 800eab2:	e7e3      	b.n	800ea7c <__mdiff+0x28>
 800eab4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800eab8:	6926      	ldr	r6, [r4, #16]
 800eaba:	60c5      	str	r5, [r0, #12]
 800eabc:	f109 0310 	add.w	r3, r9, #16
 800eac0:	f109 0514 	add.w	r5, r9, #20
 800eac4:	f104 0e14 	add.w	lr, r4, #20
 800eac8:	f100 0b14 	add.w	fp, r0, #20
 800eacc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ead0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ead4:	9301      	str	r3, [sp, #4]
 800ead6:	46d9      	mov	r9, fp
 800ead8:	f04f 0c00 	mov.w	ip, #0
 800eadc:	9b01      	ldr	r3, [sp, #4]
 800eade:	f85e 0b04 	ldr.w	r0, [lr], #4
 800eae2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800eae6:	9301      	str	r3, [sp, #4]
 800eae8:	fa1f f38a 	uxth.w	r3, sl
 800eaec:	4619      	mov	r1, r3
 800eaee:	b283      	uxth	r3, r0
 800eaf0:	1acb      	subs	r3, r1, r3
 800eaf2:	0c00      	lsrs	r0, r0, #16
 800eaf4:	4463      	add	r3, ip
 800eaf6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800eafa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800eafe:	b29b      	uxth	r3, r3
 800eb00:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800eb04:	4576      	cmp	r6, lr
 800eb06:	f849 3b04 	str.w	r3, [r9], #4
 800eb0a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eb0e:	d8e5      	bhi.n	800eadc <__mdiff+0x88>
 800eb10:	1b33      	subs	r3, r6, r4
 800eb12:	3b15      	subs	r3, #21
 800eb14:	f023 0303 	bic.w	r3, r3, #3
 800eb18:	3415      	adds	r4, #21
 800eb1a:	3304      	adds	r3, #4
 800eb1c:	42a6      	cmp	r6, r4
 800eb1e:	bf38      	it	cc
 800eb20:	2304      	movcc	r3, #4
 800eb22:	441d      	add	r5, r3
 800eb24:	445b      	add	r3, fp
 800eb26:	461e      	mov	r6, r3
 800eb28:	462c      	mov	r4, r5
 800eb2a:	4544      	cmp	r4, r8
 800eb2c:	d30e      	bcc.n	800eb4c <__mdiff+0xf8>
 800eb2e:	f108 0103 	add.w	r1, r8, #3
 800eb32:	1b49      	subs	r1, r1, r5
 800eb34:	f021 0103 	bic.w	r1, r1, #3
 800eb38:	3d03      	subs	r5, #3
 800eb3a:	45a8      	cmp	r8, r5
 800eb3c:	bf38      	it	cc
 800eb3e:	2100      	movcc	r1, #0
 800eb40:	440b      	add	r3, r1
 800eb42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800eb46:	b191      	cbz	r1, 800eb6e <__mdiff+0x11a>
 800eb48:	6117      	str	r7, [r2, #16]
 800eb4a:	e79d      	b.n	800ea88 <__mdiff+0x34>
 800eb4c:	f854 1b04 	ldr.w	r1, [r4], #4
 800eb50:	46e6      	mov	lr, ip
 800eb52:	0c08      	lsrs	r0, r1, #16
 800eb54:	fa1c fc81 	uxtah	ip, ip, r1
 800eb58:	4471      	add	r1, lr
 800eb5a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800eb5e:	b289      	uxth	r1, r1
 800eb60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800eb64:	f846 1b04 	str.w	r1, [r6], #4
 800eb68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eb6c:	e7dd      	b.n	800eb2a <__mdiff+0xd6>
 800eb6e:	3f01      	subs	r7, #1
 800eb70:	e7e7      	b.n	800eb42 <__mdiff+0xee>
 800eb72:	bf00      	nop
 800eb74:	08011f81 	.word	0x08011f81
 800eb78:	08011f92 	.word	0x08011f92

0800eb7c <__ulp>:
 800eb7c:	b082      	sub	sp, #8
 800eb7e:	ed8d 0b00 	vstr	d0, [sp]
 800eb82:	9a01      	ldr	r2, [sp, #4]
 800eb84:	4b0f      	ldr	r3, [pc, #60]	@ (800ebc4 <__ulp+0x48>)
 800eb86:	4013      	ands	r3, r2
 800eb88:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	dc08      	bgt.n	800eba2 <__ulp+0x26>
 800eb90:	425b      	negs	r3, r3
 800eb92:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800eb96:	ea4f 5223 	mov.w	r2, r3, asr #20
 800eb9a:	da04      	bge.n	800eba6 <__ulp+0x2a>
 800eb9c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800eba0:	4113      	asrs	r3, r2
 800eba2:	2200      	movs	r2, #0
 800eba4:	e008      	b.n	800ebb8 <__ulp+0x3c>
 800eba6:	f1a2 0314 	sub.w	r3, r2, #20
 800ebaa:	2b1e      	cmp	r3, #30
 800ebac:	bfda      	itte	le
 800ebae:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ebb2:	40da      	lsrle	r2, r3
 800ebb4:	2201      	movgt	r2, #1
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	4619      	mov	r1, r3
 800ebba:	4610      	mov	r0, r2
 800ebbc:	ec41 0b10 	vmov	d0, r0, r1
 800ebc0:	b002      	add	sp, #8
 800ebc2:	4770      	bx	lr
 800ebc4:	7ff00000 	.word	0x7ff00000

0800ebc8 <__b2d>:
 800ebc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebcc:	6906      	ldr	r6, [r0, #16]
 800ebce:	f100 0814 	add.w	r8, r0, #20
 800ebd2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ebd6:	1f37      	subs	r7, r6, #4
 800ebd8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ebdc:	4610      	mov	r0, r2
 800ebde:	f7ff fd53 	bl	800e688 <__hi0bits>
 800ebe2:	f1c0 0320 	rsb	r3, r0, #32
 800ebe6:	280a      	cmp	r0, #10
 800ebe8:	600b      	str	r3, [r1, #0]
 800ebea:	491b      	ldr	r1, [pc, #108]	@ (800ec58 <__b2d+0x90>)
 800ebec:	dc15      	bgt.n	800ec1a <__b2d+0x52>
 800ebee:	f1c0 0c0b 	rsb	ip, r0, #11
 800ebf2:	fa22 f30c 	lsr.w	r3, r2, ip
 800ebf6:	45b8      	cmp	r8, r7
 800ebf8:	ea43 0501 	orr.w	r5, r3, r1
 800ebfc:	bf34      	ite	cc
 800ebfe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec02:	2300      	movcs	r3, #0
 800ec04:	3015      	adds	r0, #21
 800ec06:	fa02 f000 	lsl.w	r0, r2, r0
 800ec0a:	fa23 f30c 	lsr.w	r3, r3, ip
 800ec0e:	4303      	orrs	r3, r0
 800ec10:	461c      	mov	r4, r3
 800ec12:	ec45 4b10 	vmov	d0, r4, r5
 800ec16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec1a:	45b8      	cmp	r8, r7
 800ec1c:	bf3a      	itte	cc
 800ec1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec22:	f1a6 0708 	subcc.w	r7, r6, #8
 800ec26:	2300      	movcs	r3, #0
 800ec28:	380b      	subs	r0, #11
 800ec2a:	d012      	beq.n	800ec52 <__b2d+0x8a>
 800ec2c:	f1c0 0120 	rsb	r1, r0, #32
 800ec30:	fa23 f401 	lsr.w	r4, r3, r1
 800ec34:	4082      	lsls	r2, r0
 800ec36:	4322      	orrs	r2, r4
 800ec38:	4547      	cmp	r7, r8
 800ec3a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ec3e:	bf8c      	ite	hi
 800ec40:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ec44:	2200      	movls	r2, #0
 800ec46:	4083      	lsls	r3, r0
 800ec48:	40ca      	lsrs	r2, r1
 800ec4a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ec4e:	4313      	orrs	r3, r2
 800ec50:	e7de      	b.n	800ec10 <__b2d+0x48>
 800ec52:	ea42 0501 	orr.w	r5, r2, r1
 800ec56:	e7db      	b.n	800ec10 <__b2d+0x48>
 800ec58:	3ff00000 	.word	0x3ff00000

0800ec5c <__d2b>:
 800ec5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ec60:	460f      	mov	r7, r1
 800ec62:	2101      	movs	r1, #1
 800ec64:	ec59 8b10 	vmov	r8, r9, d0
 800ec68:	4616      	mov	r6, r2
 800ec6a:	f7ff fc1b 	bl	800e4a4 <_Balloc>
 800ec6e:	4604      	mov	r4, r0
 800ec70:	b930      	cbnz	r0, 800ec80 <__d2b+0x24>
 800ec72:	4602      	mov	r2, r0
 800ec74:	4b23      	ldr	r3, [pc, #140]	@ (800ed04 <__d2b+0xa8>)
 800ec76:	4824      	ldr	r0, [pc, #144]	@ (800ed08 <__d2b+0xac>)
 800ec78:	f240 310f 	movw	r1, #783	@ 0x30f
 800ec7c:	f001 fb0c 	bl	8010298 <__assert_func>
 800ec80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ec84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ec88:	b10d      	cbz	r5, 800ec8e <__d2b+0x32>
 800ec8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ec8e:	9301      	str	r3, [sp, #4]
 800ec90:	f1b8 0300 	subs.w	r3, r8, #0
 800ec94:	d023      	beq.n	800ecde <__d2b+0x82>
 800ec96:	4668      	mov	r0, sp
 800ec98:	9300      	str	r3, [sp, #0]
 800ec9a:	f7ff fd14 	bl	800e6c6 <__lo0bits>
 800ec9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eca2:	b1d0      	cbz	r0, 800ecda <__d2b+0x7e>
 800eca4:	f1c0 0320 	rsb	r3, r0, #32
 800eca8:	fa02 f303 	lsl.w	r3, r2, r3
 800ecac:	430b      	orrs	r3, r1
 800ecae:	40c2      	lsrs	r2, r0
 800ecb0:	6163      	str	r3, [r4, #20]
 800ecb2:	9201      	str	r2, [sp, #4]
 800ecb4:	9b01      	ldr	r3, [sp, #4]
 800ecb6:	61a3      	str	r3, [r4, #24]
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	bf0c      	ite	eq
 800ecbc:	2201      	moveq	r2, #1
 800ecbe:	2202      	movne	r2, #2
 800ecc0:	6122      	str	r2, [r4, #16]
 800ecc2:	b1a5      	cbz	r5, 800ecee <__d2b+0x92>
 800ecc4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ecc8:	4405      	add	r5, r0
 800ecca:	603d      	str	r5, [r7, #0]
 800eccc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ecd0:	6030      	str	r0, [r6, #0]
 800ecd2:	4620      	mov	r0, r4
 800ecd4:	b003      	add	sp, #12
 800ecd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecda:	6161      	str	r1, [r4, #20]
 800ecdc:	e7ea      	b.n	800ecb4 <__d2b+0x58>
 800ecde:	a801      	add	r0, sp, #4
 800ece0:	f7ff fcf1 	bl	800e6c6 <__lo0bits>
 800ece4:	9b01      	ldr	r3, [sp, #4]
 800ece6:	6163      	str	r3, [r4, #20]
 800ece8:	3020      	adds	r0, #32
 800ecea:	2201      	movs	r2, #1
 800ecec:	e7e8      	b.n	800ecc0 <__d2b+0x64>
 800ecee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ecf2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ecf6:	6038      	str	r0, [r7, #0]
 800ecf8:	6918      	ldr	r0, [r3, #16]
 800ecfa:	f7ff fcc5 	bl	800e688 <__hi0bits>
 800ecfe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ed02:	e7e5      	b.n	800ecd0 <__d2b+0x74>
 800ed04:	08011f81 	.word	0x08011f81
 800ed08:	08011f92 	.word	0x08011f92

0800ed0c <__ratio>:
 800ed0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed10:	4688      	mov	r8, r1
 800ed12:	4669      	mov	r1, sp
 800ed14:	4681      	mov	r9, r0
 800ed16:	f7ff ff57 	bl	800ebc8 <__b2d>
 800ed1a:	a901      	add	r1, sp, #4
 800ed1c:	4640      	mov	r0, r8
 800ed1e:	ec55 4b10 	vmov	r4, r5, d0
 800ed22:	f7ff ff51 	bl	800ebc8 <__b2d>
 800ed26:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800ed2a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800ed2e:	1ad2      	subs	r2, r2, r3
 800ed30:	e9dd 3100 	ldrd	r3, r1, [sp]
 800ed34:	1a5b      	subs	r3, r3, r1
 800ed36:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800ed3a:	ec57 6b10 	vmov	r6, r7, d0
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	bfd6      	itet	le
 800ed42:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ed46:	462a      	movgt	r2, r5
 800ed48:	463a      	movle	r2, r7
 800ed4a:	46ab      	mov	fp, r5
 800ed4c:	46a2      	mov	sl, r4
 800ed4e:	bfce      	itee	gt
 800ed50:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800ed54:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800ed58:	ee00 3a90 	vmovle	s1, r3
 800ed5c:	ec4b ab17 	vmov	d7, sl, fp
 800ed60:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800ed64:	b003      	add	sp, #12
 800ed66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ed6a <__copybits>:
 800ed6a:	3901      	subs	r1, #1
 800ed6c:	b570      	push	{r4, r5, r6, lr}
 800ed6e:	1149      	asrs	r1, r1, #5
 800ed70:	6914      	ldr	r4, [r2, #16]
 800ed72:	3101      	adds	r1, #1
 800ed74:	f102 0314 	add.w	r3, r2, #20
 800ed78:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ed7c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ed80:	1f05      	subs	r5, r0, #4
 800ed82:	42a3      	cmp	r3, r4
 800ed84:	d30c      	bcc.n	800eda0 <__copybits+0x36>
 800ed86:	1aa3      	subs	r3, r4, r2
 800ed88:	3b11      	subs	r3, #17
 800ed8a:	f023 0303 	bic.w	r3, r3, #3
 800ed8e:	3211      	adds	r2, #17
 800ed90:	42a2      	cmp	r2, r4
 800ed92:	bf88      	it	hi
 800ed94:	2300      	movhi	r3, #0
 800ed96:	4418      	add	r0, r3
 800ed98:	2300      	movs	r3, #0
 800ed9a:	4288      	cmp	r0, r1
 800ed9c:	d305      	bcc.n	800edaa <__copybits+0x40>
 800ed9e:	bd70      	pop	{r4, r5, r6, pc}
 800eda0:	f853 6b04 	ldr.w	r6, [r3], #4
 800eda4:	f845 6f04 	str.w	r6, [r5, #4]!
 800eda8:	e7eb      	b.n	800ed82 <__copybits+0x18>
 800edaa:	f840 3b04 	str.w	r3, [r0], #4
 800edae:	e7f4      	b.n	800ed9a <__copybits+0x30>

0800edb0 <__any_on>:
 800edb0:	f100 0214 	add.w	r2, r0, #20
 800edb4:	6900      	ldr	r0, [r0, #16]
 800edb6:	114b      	asrs	r3, r1, #5
 800edb8:	4298      	cmp	r0, r3
 800edba:	b510      	push	{r4, lr}
 800edbc:	db11      	blt.n	800ede2 <__any_on+0x32>
 800edbe:	dd0a      	ble.n	800edd6 <__any_on+0x26>
 800edc0:	f011 011f 	ands.w	r1, r1, #31
 800edc4:	d007      	beq.n	800edd6 <__any_on+0x26>
 800edc6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800edca:	fa24 f001 	lsr.w	r0, r4, r1
 800edce:	fa00 f101 	lsl.w	r1, r0, r1
 800edd2:	428c      	cmp	r4, r1
 800edd4:	d10b      	bne.n	800edee <__any_on+0x3e>
 800edd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800edda:	4293      	cmp	r3, r2
 800eddc:	d803      	bhi.n	800ede6 <__any_on+0x36>
 800edde:	2000      	movs	r0, #0
 800ede0:	bd10      	pop	{r4, pc}
 800ede2:	4603      	mov	r3, r0
 800ede4:	e7f7      	b.n	800edd6 <__any_on+0x26>
 800ede6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800edea:	2900      	cmp	r1, #0
 800edec:	d0f5      	beq.n	800edda <__any_on+0x2a>
 800edee:	2001      	movs	r0, #1
 800edf0:	e7f6      	b.n	800ede0 <__any_on+0x30>

0800edf2 <sulp>:
 800edf2:	b570      	push	{r4, r5, r6, lr}
 800edf4:	4604      	mov	r4, r0
 800edf6:	460d      	mov	r5, r1
 800edf8:	4616      	mov	r6, r2
 800edfa:	ec45 4b10 	vmov	d0, r4, r5
 800edfe:	f7ff febd 	bl	800eb7c <__ulp>
 800ee02:	b17e      	cbz	r6, 800ee24 <sulp+0x32>
 800ee04:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ee08:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	dd09      	ble.n	800ee24 <sulp+0x32>
 800ee10:	051b      	lsls	r3, r3, #20
 800ee12:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800ee16:	2000      	movs	r0, #0
 800ee18:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800ee1c:	ec41 0b17 	vmov	d7, r0, r1
 800ee20:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ee24:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ee28 <_strtod_l>:
 800ee28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee2c:	ed2d 8b0a 	vpush	{d8-d12}
 800ee30:	b097      	sub	sp, #92	@ 0x5c
 800ee32:	4688      	mov	r8, r1
 800ee34:	920e      	str	r2, [sp, #56]	@ 0x38
 800ee36:	2200      	movs	r2, #0
 800ee38:	9212      	str	r2, [sp, #72]	@ 0x48
 800ee3a:	9005      	str	r0, [sp, #20]
 800ee3c:	f04f 0a00 	mov.w	sl, #0
 800ee40:	f04f 0b00 	mov.w	fp, #0
 800ee44:	460a      	mov	r2, r1
 800ee46:	9211      	str	r2, [sp, #68]	@ 0x44
 800ee48:	7811      	ldrb	r1, [r2, #0]
 800ee4a:	292b      	cmp	r1, #43	@ 0x2b
 800ee4c:	d04c      	beq.n	800eee8 <_strtod_l+0xc0>
 800ee4e:	d839      	bhi.n	800eec4 <_strtod_l+0x9c>
 800ee50:	290d      	cmp	r1, #13
 800ee52:	d833      	bhi.n	800eebc <_strtod_l+0x94>
 800ee54:	2908      	cmp	r1, #8
 800ee56:	d833      	bhi.n	800eec0 <_strtod_l+0x98>
 800ee58:	2900      	cmp	r1, #0
 800ee5a:	d03c      	beq.n	800eed6 <_strtod_l+0xae>
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	9208      	str	r2, [sp, #32]
 800ee60:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800ee62:	782a      	ldrb	r2, [r5, #0]
 800ee64:	2a30      	cmp	r2, #48	@ 0x30
 800ee66:	f040 80b7 	bne.w	800efd8 <_strtod_l+0x1b0>
 800ee6a:	786a      	ldrb	r2, [r5, #1]
 800ee6c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ee70:	2a58      	cmp	r2, #88	@ 0x58
 800ee72:	d170      	bne.n	800ef56 <_strtod_l+0x12e>
 800ee74:	9302      	str	r3, [sp, #8]
 800ee76:	9b08      	ldr	r3, [sp, #32]
 800ee78:	9301      	str	r3, [sp, #4]
 800ee7a:	ab12      	add	r3, sp, #72	@ 0x48
 800ee7c:	9300      	str	r3, [sp, #0]
 800ee7e:	4a90      	ldr	r2, [pc, #576]	@ (800f0c0 <_strtod_l+0x298>)
 800ee80:	9805      	ldr	r0, [sp, #20]
 800ee82:	ab13      	add	r3, sp, #76	@ 0x4c
 800ee84:	a911      	add	r1, sp, #68	@ 0x44
 800ee86:	f001 faa1 	bl	80103cc <__gethex>
 800ee8a:	f010 060f 	ands.w	r6, r0, #15
 800ee8e:	4604      	mov	r4, r0
 800ee90:	d005      	beq.n	800ee9e <_strtod_l+0x76>
 800ee92:	2e06      	cmp	r6, #6
 800ee94:	d12a      	bne.n	800eeec <_strtod_l+0xc4>
 800ee96:	3501      	adds	r5, #1
 800ee98:	2300      	movs	r3, #0
 800ee9a:	9511      	str	r5, [sp, #68]	@ 0x44
 800ee9c:	9308      	str	r3, [sp, #32]
 800ee9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	f040 8537 	bne.w	800f914 <_strtod_l+0xaec>
 800eea6:	9b08      	ldr	r3, [sp, #32]
 800eea8:	ec4b ab10 	vmov	d0, sl, fp
 800eeac:	b1cb      	cbz	r3, 800eee2 <_strtod_l+0xba>
 800eeae:	eeb1 0b40 	vneg.f64	d0, d0
 800eeb2:	b017      	add	sp, #92	@ 0x5c
 800eeb4:	ecbd 8b0a 	vpop	{d8-d12}
 800eeb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eebc:	2920      	cmp	r1, #32
 800eebe:	d1cd      	bne.n	800ee5c <_strtod_l+0x34>
 800eec0:	3201      	adds	r2, #1
 800eec2:	e7c0      	b.n	800ee46 <_strtod_l+0x1e>
 800eec4:	292d      	cmp	r1, #45	@ 0x2d
 800eec6:	d1c9      	bne.n	800ee5c <_strtod_l+0x34>
 800eec8:	2101      	movs	r1, #1
 800eeca:	9108      	str	r1, [sp, #32]
 800eecc:	1c51      	adds	r1, r2, #1
 800eece:	9111      	str	r1, [sp, #68]	@ 0x44
 800eed0:	7852      	ldrb	r2, [r2, #1]
 800eed2:	2a00      	cmp	r2, #0
 800eed4:	d1c4      	bne.n	800ee60 <_strtod_l+0x38>
 800eed6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eed8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800eedc:	2b00      	cmp	r3, #0
 800eede:	f040 8517 	bne.w	800f910 <_strtod_l+0xae8>
 800eee2:	ec4b ab10 	vmov	d0, sl, fp
 800eee6:	e7e4      	b.n	800eeb2 <_strtod_l+0x8a>
 800eee8:	2100      	movs	r1, #0
 800eeea:	e7ee      	b.n	800eeca <_strtod_l+0xa2>
 800eeec:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800eeee:	b13a      	cbz	r2, 800ef00 <_strtod_l+0xd8>
 800eef0:	2135      	movs	r1, #53	@ 0x35
 800eef2:	a814      	add	r0, sp, #80	@ 0x50
 800eef4:	f7ff ff39 	bl	800ed6a <__copybits>
 800eef8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800eefa:	9805      	ldr	r0, [sp, #20]
 800eefc:	f7ff fb12 	bl	800e524 <_Bfree>
 800ef00:	1e73      	subs	r3, r6, #1
 800ef02:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ef04:	2b04      	cmp	r3, #4
 800ef06:	d806      	bhi.n	800ef16 <_strtod_l+0xee>
 800ef08:	e8df f003 	tbb	[pc, r3]
 800ef0c:	201d0314 	.word	0x201d0314
 800ef10:	14          	.byte	0x14
 800ef11:	00          	.byte	0x00
 800ef12:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800ef16:	05e3      	lsls	r3, r4, #23
 800ef18:	bf48      	it	mi
 800ef1a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ef1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ef22:	0d1b      	lsrs	r3, r3, #20
 800ef24:	051b      	lsls	r3, r3, #20
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d1b9      	bne.n	800ee9e <_strtod_l+0x76>
 800ef2a:	f7fe fb9f 	bl	800d66c <__errno>
 800ef2e:	2322      	movs	r3, #34	@ 0x22
 800ef30:	6003      	str	r3, [r0, #0]
 800ef32:	e7b4      	b.n	800ee9e <_strtod_l+0x76>
 800ef34:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800ef38:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ef3c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ef40:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ef44:	e7e7      	b.n	800ef16 <_strtod_l+0xee>
 800ef46:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f0c8 <_strtod_l+0x2a0>
 800ef4a:	e7e4      	b.n	800ef16 <_strtod_l+0xee>
 800ef4c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ef50:	f04f 3aff 	mov.w	sl, #4294967295
 800ef54:	e7df      	b.n	800ef16 <_strtod_l+0xee>
 800ef56:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ef58:	1c5a      	adds	r2, r3, #1
 800ef5a:	9211      	str	r2, [sp, #68]	@ 0x44
 800ef5c:	785b      	ldrb	r3, [r3, #1]
 800ef5e:	2b30      	cmp	r3, #48	@ 0x30
 800ef60:	d0f9      	beq.n	800ef56 <_strtod_l+0x12e>
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d09b      	beq.n	800ee9e <_strtod_l+0x76>
 800ef66:	2301      	movs	r3, #1
 800ef68:	9307      	str	r3, [sp, #28]
 800ef6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ef6c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef6e:	2300      	movs	r3, #0
 800ef70:	9306      	str	r3, [sp, #24]
 800ef72:	4699      	mov	r9, r3
 800ef74:	461d      	mov	r5, r3
 800ef76:	220a      	movs	r2, #10
 800ef78:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800ef7a:	7804      	ldrb	r4, [r0, #0]
 800ef7c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800ef80:	b2d9      	uxtb	r1, r3
 800ef82:	2909      	cmp	r1, #9
 800ef84:	d92a      	bls.n	800efdc <_strtod_l+0x1b4>
 800ef86:	494f      	ldr	r1, [pc, #316]	@ (800f0c4 <_strtod_l+0x29c>)
 800ef88:	2201      	movs	r2, #1
 800ef8a:	f001 f92b 	bl	80101e4 <strncmp>
 800ef8e:	b398      	cbz	r0, 800eff8 <_strtod_l+0x1d0>
 800ef90:	2000      	movs	r0, #0
 800ef92:	4622      	mov	r2, r4
 800ef94:	462b      	mov	r3, r5
 800ef96:	4607      	mov	r7, r0
 800ef98:	4601      	mov	r1, r0
 800ef9a:	2a65      	cmp	r2, #101	@ 0x65
 800ef9c:	d001      	beq.n	800efa2 <_strtod_l+0x17a>
 800ef9e:	2a45      	cmp	r2, #69	@ 0x45
 800efa0:	d118      	bne.n	800efd4 <_strtod_l+0x1ac>
 800efa2:	b91b      	cbnz	r3, 800efac <_strtod_l+0x184>
 800efa4:	9b07      	ldr	r3, [sp, #28]
 800efa6:	4303      	orrs	r3, r0
 800efa8:	d095      	beq.n	800eed6 <_strtod_l+0xae>
 800efaa:	2300      	movs	r3, #0
 800efac:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800efb0:	f108 0201 	add.w	r2, r8, #1
 800efb4:	9211      	str	r2, [sp, #68]	@ 0x44
 800efb6:	f898 2001 	ldrb.w	r2, [r8, #1]
 800efba:	2a2b      	cmp	r2, #43	@ 0x2b
 800efbc:	d074      	beq.n	800f0a8 <_strtod_l+0x280>
 800efbe:	2a2d      	cmp	r2, #45	@ 0x2d
 800efc0:	d07a      	beq.n	800f0b8 <_strtod_l+0x290>
 800efc2:	f04f 0e00 	mov.w	lr, #0
 800efc6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800efca:	2c09      	cmp	r4, #9
 800efcc:	f240 8082 	bls.w	800f0d4 <_strtod_l+0x2ac>
 800efd0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800efd4:	2400      	movs	r4, #0
 800efd6:	e09d      	b.n	800f114 <_strtod_l+0x2ec>
 800efd8:	2300      	movs	r3, #0
 800efda:	e7c5      	b.n	800ef68 <_strtod_l+0x140>
 800efdc:	2d08      	cmp	r5, #8
 800efde:	bfc8      	it	gt
 800efe0:	9906      	ldrgt	r1, [sp, #24]
 800efe2:	f100 0001 	add.w	r0, r0, #1
 800efe6:	bfca      	itet	gt
 800efe8:	fb02 3301 	mlagt	r3, r2, r1, r3
 800efec:	fb02 3909 	mlale	r9, r2, r9, r3
 800eff0:	9306      	strgt	r3, [sp, #24]
 800eff2:	3501      	adds	r5, #1
 800eff4:	9011      	str	r0, [sp, #68]	@ 0x44
 800eff6:	e7bf      	b.n	800ef78 <_strtod_l+0x150>
 800eff8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800effa:	1c5a      	adds	r2, r3, #1
 800effc:	9211      	str	r2, [sp, #68]	@ 0x44
 800effe:	785a      	ldrb	r2, [r3, #1]
 800f000:	b3bd      	cbz	r5, 800f072 <_strtod_l+0x24a>
 800f002:	4607      	mov	r7, r0
 800f004:	462b      	mov	r3, r5
 800f006:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f00a:	2909      	cmp	r1, #9
 800f00c:	d912      	bls.n	800f034 <_strtod_l+0x20c>
 800f00e:	2101      	movs	r1, #1
 800f010:	e7c3      	b.n	800ef9a <_strtod_l+0x172>
 800f012:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f014:	1c5a      	adds	r2, r3, #1
 800f016:	9211      	str	r2, [sp, #68]	@ 0x44
 800f018:	785a      	ldrb	r2, [r3, #1]
 800f01a:	3001      	adds	r0, #1
 800f01c:	2a30      	cmp	r2, #48	@ 0x30
 800f01e:	d0f8      	beq.n	800f012 <_strtod_l+0x1ea>
 800f020:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f024:	2b08      	cmp	r3, #8
 800f026:	f200 847a 	bhi.w	800f91e <_strtod_l+0xaf6>
 800f02a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f02c:	930a      	str	r3, [sp, #40]	@ 0x28
 800f02e:	4607      	mov	r7, r0
 800f030:	2000      	movs	r0, #0
 800f032:	4603      	mov	r3, r0
 800f034:	3a30      	subs	r2, #48	@ 0x30
 800f036:	f100 0101 	add.w	r1, r0, #1
 800f03a:	d014      	beq.n	800f066 <_strtod_l+0x23e>
 800f03c:	440f      	add	r7, r1
 800f03e:	469c      	mov	ip, r3
 800f040:	f04f 0e0a 	mov.w	lr, #10
 800f044:	f10c 0401 	add.w	r4, ip, #1
 800f048:	1ae6      	subs	r6, r4, r3
 800f04a:	42b1      	cmp	r1, r6
 800f04c:	dc13      	bgt.n	800f076 <_strtod_l+0x24e>
 800f04e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f052:	1819      	adds	r1, r3, r0
 800f054:	2908      	cmp	r1, #8
 800f056:	f103 0301 	add.w	r3, r3, #1
 800f05a:	4403      	add	r3, r0
 800f05c:	dc19      	bgt.n	800f092 <_strtod_l+0x26a>
 800f05e:	210a      	movs	r1, #10
 800f060:	fb01 2909 	mla	r9, r1, r9, r2
 800f064:	2100      	movs	r1, #0
 800f066:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f068:	1c50      	adds	r0, r2, #1
 800f06a:	9011      	str	r0, [sp, #68]	@ 0x44
 800f06c:	7852      	ldrb	r2, [r2, #1]
 800f06e:	4608      	mov	r0, r1
 800f070:	e7c9      	b.n	800f006 <_strtod_l+0x1de>
 800f072:	4628      	mov	r0, r5
 800f074:	e7d2      	b.n	800f01c <_strtod_l+0x1f4>
 800f076:	f1bc 0f08 	cmp.w	ip, #8
 800f07a:	dc03      	bgt.n	800f084 <_strtod_l+0x25c>
 800f07c:	fb0e f909 	mul.w	r9, lr, r9
 800f080:	46a4      	mov	ip, r4
 800f082:	e7df      	b.n	800f044 <_strtod_l+0x21c>
 800f084:	2c10      	cmp	r4, #16
 800f086:	bfde      	ittt	le
 800f088:	9e06      	ldrle	r6, [sp, #24]
 800f08a:	fb0e f606 	mulle.w	r6, lr, r6
 800f08e:	9606      	strle	r6, [sp, #24]
 800f090:	e7f6      	b.n	800f080 <_strtod_l+0x258>
 800f092:	290f      	cmp	r1, #15
 800f094:	bfdf      	itttt	le
 800f096:	9806      	ldrle	r0, [sp, #24]
 800f098:	210a      	movle	r1, #10
 800f09a:	fb01 2200 	mlale	r2, r1, r0, r2
 800f09e:	9206      	strle	r2, [sp, #24]
 800f0a0:	e7e0      	b.n	800f064 <_strtod_l+0x23c>
 800f0a2:	2700      	movs	r7, #0
 800f0a4:	2101      	movs	r1, #1
 800f0a6:	e77d      	b.n	800efa4 <_strtod_l+0x17c>
 800f0a8:	f04f 0e00 	mov.w	lr, #0
 800f0ac:	f108 0202 	add.w	r2, r8, #2
 800f0b0:	9211      	str	r2, [sp, #68]	@ 0x44
 800f0b2:	f898 2002 	ldrb.w	r2, [r8, #2]
 800f0b6:	e786      	b.n	800efc6 <_strtod_l+0x19e>
 800f0b8:	f04f 0e01 	mov.w	lr, #1
 800f0bc:	e7f6      	b.n	800f0ac <_strtod_l+0x284>
 800f0be:	bf00      	nop
 800f0c0:	080121b4 	.word	0x080121b4
 800f0c4:	08011feb 	.word	0x08011feb
 800f0c8:	7ff00000 	.word	0x7ff00000
 800f0cc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f0ce:	1c54      	adds	r4, r2, #1
 800f0d0:	9411      	str	r4, [sp, #68]	@ 0x44
 800f0d2:	7852      	ldrb	r2, [r2, #1]
 800f0d4:	2a30      	cmp	r2, #48	@ 0x30
 800f0d6:	d0f9      	beq.n	800f0cc <_strtod_l+0x2a4>
 800f0d8:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800f0dc:	2c08      	cmp	r4, #8
 800f0de:	f63f af79 	bhi.w	800efd4 <_strtod_l+0x1ac>
 800f0e2:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800f0e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f0e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800f0ea:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f0ec:	1c54      	adds	r4, r2, #1
 800f0ee:	9411      	str	r4, [sp, #68]	@ 0x44
 800f0f0:	7852      	ldrb	r2, [r2, #1]
 800f0f2:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800f0f6:	2e09      	cmp	r6, #9
 800f0f8:	d937      	bls.n	800f16a <_strtod_l+0x342>
 800f0fa:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800f0fc:	1ba4      	subs	r4, r4, r6
 800f0fe:	2c08      	cmp	r4, #8
 800f100:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800f104:	dc02      	bgt.n	800f10c <_strtod_l+0x2e4>
 800f106:	4564      	cmp	r4, ip
 800f108:	bfa8      	it	ge
 800f10a:	4664      	movge	r4, ip
 800f10c:	f1be 0f00 	cmp.w	lr, #0
 800f110:	d000      	beq.n	800f114 <_strtod_l+0x2ec>
 800f112:	4264      	negs	r4, r4
 800f114:	2b00      	cmp	r3, #0
 800f116:	d14d      	bne.n	800f1b4 <_strtod_l+0x38c>
 800f118:	9b07      	ldr	r3, [sp, #28]
 800f11a:	4318      	orrs	r0, r3
 800f11c:	f47f aebf 	bne.w	800ee9e <_strtod_l+0x76>
 800f120:	2900      	cmp	r1, #0
 800f122:	f47f aed8 	bne.w	800eed6 <_strtod_l+0xae>
 800f126:	2a69      	cmp	r2, #105	@ 0x69
 800f128:	d027      	beq.n	800f17a <_strtod_l+0x352>
 800f12a:	dc24      	bgt.n	800f176 <_strtod_l+0x34e>
 800f12c:	2a49      	cmp	r2, #73	@ 0x49
 800f12e:	d024      	beq.n	800f17a <_strtod_l+0x352>
 800f130:	2a4e      	cmp	r2, #78	@ 0x4e
 800f132:	f47f aed0 	bne.w	800eed6 <_strtod_l+0xae>
 800f136:	4997      	ldr	r1, [pc, #604]	@ (800f394 <_strtod_l+0x56c>)
 800f138:	a811      	add	r0, sp, #68	@ 0x44
 800f13a:	f001 fb69 	bl	8010810 <__match>
 800f13e:	2800      	cmp	r0, #0
 800f140:	f43f aec9 	beq.w	800eed6 <_strtod_l+0xae>
 800f144:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f146:	781b      	ldrb	r3, [r3, #0]
 800f148:	2b28      	cmp	r3, #40	@ 0x28
 800f14a:	d12d      	bne.n	800f1a8 <_strtod_l+0x380>
 800f14c:	4992      	ldr	r1, [pc, #584]	@ (800f398 <_strtod_l+0x570>)
 800f14e:	aa14      	add	r2, sp, #80	@ 0x50
 800f150:	a811      	add	r0, sp, #68	@ 0x44
 800f152:	f001 fb71 	bl	8010838 <__hexnan>
 800f156:	2805      	cmp	r0, #5
 800f158:	d126      	bne.n	800f1a8 <_strtod_l+0x380>
 800f15a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f15c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800f160:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f164:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f168:	e699      	b.n	800ee9e <_strtod_l+0x76>
 800f16a:	240a      	movs	r4, #10
 800f16c:	fb04 2c0c 	mla	ip, r4, ip, r2
 800f170:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800f174:	e7b9      	b.n	800f0ea <_strtod_l+0x2c2>
 800f176:	2a6e      	cmp	r2, #110	@ 0x6e
 800f178:	e7db      	b.n	800f132 <_strtod_l+0x30a>
 800f17a:	4988      	ldr	r1, [pc, #544]	@ (800f39c <_strtod_l+0x574>)
 800f17c:	a811      	add	r0, sp, #68	@ 0x44
 800f17e:	f001 fb47 	bl	8010810 <__match>
 800f182:	2800      	cmp	r0, #0
 800f184:	f43f aea7 	beq.w	800eed6 <_strtod_l+0xae>
 800f188:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f18a:	4985      	ldr	r1, [pc, #532]	@ (800f3a0 <_strtod_l+0x578>)
 800f18c:	3b01      	subs	r3, #1
 800f18e:	a811      	add	r0, sp, #68	@ 0x44
 800f190:	9311      	str	r3, [sp, #68]	@ 0x44
 800f192:	f001 fb3d 	bl	8010810 <__match>
 800f196:	b910      	cbnz	r0, 800f19e <_strtod_l+0x376>
 800f198:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f19a:	3301      	adds	r3, #1
 800f19c:	9311      	str	r3, [sp, #68]	@ 0x44
 800f19e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800f3b4 <_strtod_l+0x58c>
 800f1a2:	f04f 0a00 	mov.w	sl, #0
 800f1a6:	e67a      	b.n	800ee9e <_strtod_l+0x76>
 800f1a8:	487e      	ldr	r0, [pc, #504]	@ (800f3a4 <_strtod_l+0x57c>)
 800f1aa:	f001 f86d 	bl	8010288 <nan>
 800f1ae:	ec5b ab10 	vmov	sl, fp, d0
 800f1b2:	e674      	b.n	800ee9e <_strtod_l+0x76>
 800f1b4:	ee07 9a90 	vmov	s15, r9
 800f1b8:	1be2      	subs	r2, r4, r7
 800f1ba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f1be:	2d00      	cmp	r5, #0
 800f1c0:	bf08      	it	eq
 800f1c2:	461d      	moveq	r5, r3
 800f1c4:	2b10      	cmp	r3, #16
 800f1c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800f1c8:	461a      	mov	r2, r3
 800f1ca:	bfa8      	it	ge
 800f1cc:	2210      	movge	r2, #16
 800f1ce:	2b09      	cmp	r3, #9
 800f1d0:	ec5b ab17 	vmov	sl, fp, d7
 800f1d4:	dc15      	bgt.n	800f202 <_strtod_l+0x3da>
 800f1d6:	1be1      	subs	r1, r4, r7
 800f1d8:	2900      	cmp	r1, #0
 800f1da:	f43f ae60 	beq.w	800ee9e <_strtod_l+0x76>
 800f1de:	eba4 0107 	sub.w	r1, r4, r7
 800f1e2:	dd72      	ble.n	800f2ca <_strtod_l+0x4a2>
 800f1e4:	2916      	cmp	r1, #22
 800f1e6:	dc59      	bgt.n	800f29c <_strtod_l+0x474>
 800f1e8:	4b6f      	ldr	r3, [pc, #444]	@ (800f3a8 <_strtod_l+0x580>)
 800f1ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f1ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f1f0:	ed93 7b00 	vldr	d7, [r3]
 800f1f4:	ec4b ab16 	vmov	d6, sl, fp
 800f1f8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f1fc:	ec5b ab17 	vmov	sl, fp, d7
 800f200:	e64d      	b.n	800ee9e <_strtod_l+0x76>
 800f202:	4969      	ldr	r1, [pc, #420]	@ (800f3a8 <_strtod_l+0x580>)
 800f204:	eddd 6a06 	vldr	s13, [sp, #24]
 800f208:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800f20c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800f210:	2b0f      	cmp	r3, #15
 800f212:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800f216:	eea7 6b05 	vfma.f64	d6, d7, d5
 800f21a:	ec5b ab16 	vmov	sl, fp, d6
 800f21e:	ddda      	ble.n	800f1d6 <_strtod_l+0x3ae>
 800f220:	1a9a      	subs	r2, r3, r2
 800f222:	1be1      	subs	r1, r4, r7
 800f224:	440a      	add	r2, r1
 800f226:	2a00      	cmp	r2, #0
 800f228:	f340 8094 	ble.w	800f354 <_strtod_l+0x52c>
 800f22c:	f012 000f 	ands.w	r0, r2, #15
 800f230:	d00a      	beq.n	800f248 <_strtod_l+0x420>
 800f232:	495d      	ldr	r1, [pc, #372]	@ (800f3a8 <_strtod_l+0x580>)
 800f234:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f238:	ed91 7b00 	vldr	d7, [r1]
 800f23c:	ec4b ab16 	vmov	d6, sl, fp
 800f240:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f244:	ec5b ab17 	vmov	sl, fp, d7
 800f248:	f032 020f 	bics.w	r2, r2, #15
 800f24c:	d073      	beq.n	800f336 <_strtod_l+0x50e>
 800f24e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800f252:	dd47      	ble.n	800f2e4 <_strtod_l+0x4bc>
 800f254:	2400      	movs	r4, #0
 800f256:	4625      	mov	r5, r4
 800f258:	9407      	str	r4, [sp, #28]
 800f25a:	4626      	mov	r6, r4
 800f25c:	9a05      	ldr	r2, [sp, #20]
 800f25e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800f3b4 <_strtod_l+0x58c>
 800f262:	2322      	movs	r3, #34	@ 0x22
 800f264:	6013      	str	r3, [r2, #0]
 800f266:	f04f 0a00 	mov.w	sl, #0
 800f26a:	9b07      	ldr	r3, [sp, #28]
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	f43f ae16 	beq.w	800ee9e <_strtod_l+0x76>
 800f272:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f274:	9805      	ldr	r0, [sp, #20]
 800f276:	f7ff f955 	bl	800e524 <_Bfree>
 800f27a:	9805      	ldr	r0, [sp, #20]
 800f27c:	4631      	mov	r1, r6
 800f27e:	f7ff f951 	bl	800e524 <_Bfree>
 800f282:	9805      	ldr	r0, [sp, #20]
 800f284:	4629      	mov	r1, r5
 800f286:	f7ff f94d 	bl	800e524 <_Bfree>
 800f28a:	9907      	ldr	r1, [sp, #28]
 800f28c:	9805      	ldr	r0, [sp, #20]
 800f28e:	f7ff f949 	bl	800e524 <_Bfree>
 800f292:	9805      	ldr	r0, [sp, #20]
 800f294:	4621      	mov	r1, r4
 800f296:	f7ff f945 	bl	800e524 <_Bfree>
 800f29a:	e600      	b.n	800ee9e <_strtod_l+0x76>
 800f29c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800f2a0:	1be0      	subs	r0, r4, r7
 800f2a2:	4281      	cmp	r1, r0
 800f2a4:	dbbc      	blt.n	800f220 <_strtod_l+0x3f8>
 800f2a6:	4a40      	ldr	r2, [pc, #256]	@ (800f3a8 <_strtod_l+0x580>)
 800f2a8:	f1c3 030f 	rsb	r3, r3, #15
 800f2ac:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800f2b0:	ed91 7b00 	vldr	d7, [r1]
 800f2b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f2b6:	ec4b ab16 	vmov	d6, sl, fp
 800f2ba:	1acb      	subs	r3, r1, r3
 800f2bc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f2c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f2c4:	ed92 6b00 	vldr	d6, [r2]
 800f2c8:	e796      	b.n	800f1f8 <_strtod_l+0x3d0>
 800f2ca:	3116      	adds	r1, #22
 800f2cc:	dba8      	blt.n	800f220 <_strtod_l+0x3f8>
 800f2ce:	4b36      	ldr	r3, [pc, #216]	@ (800f3a8 <_strtod_l+0x580>)
 800f2d0:	1b3c      	subs	r4, r7, r4
 800f2d2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800f2d6:	ed94 7b00 	vldr	d7, [r4]
 800f2da:	ec4b ab16 	vmov	d6, sl, fp
 800f2de:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f2e2:	e78b      	b.n	800f1fc <_strtod_l+0x3d4>
 800f2e4:	2000      	movs	r0, #0
 800f2e6:	ec4b ab17 	vmov	d7, sl, fp
 800f2ea:	4e30      	ldr	r6, [pc, #192]	@ (800f3ac <_strtod_l+0x584>)
 800f2ec:	1112      	asrs	r2, r2, #4
 800f2ee:	4601      	mov	r1, r0
 800f2f0:	2a01      	cmp	r2, #1
 800f2f2:	dc23      	bgt.n	800f33c <_strtod_l+0x514>
 800f2f4:	b108      	cbz	r0, 800f2fa <_strtod_l+0x4d2>
 800f2f6:	ec5b ab17 	vmov	sl, fp, d7
 800f2fa:	4a2c      	ldr	r2, [pc, #176]	@ (800f3ac <_strtod_l+0x584>)
 800f2fc:	482c      	ldr	r0, [pc, #176]	@ (800f3b0 <_strtod_l+0x588>)
 800f2fe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800f302:	ed92 7b00 	vldr	d7, [r2]
 800f306:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f30a:	ec4b ab16 	vmov	d6, sl, fp
 800f30e:	4a29      	ldr	r2, [pc, #164]	@ (800f3b4 <_strtod_l+0x58c>)
 800f310:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f314:	ee17 1a90 	vmov	r1, s15
 800f318:	400a      	ands	r2, r1
 800f31a:	4282      	cmp	r2, r0
 800f31c:	ec5b ab17 	vmov	sl, fp, d7
 800f320:	d898      	bhi.n	800f254 <_strtod_l+0x42c>
 800f322:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800f326:	4282      	cmp	r2, r0
 800f328:	bf86      	itte	hi
 800f32a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800f3b8 <_strtod_l+0x590>
 800f32e:	f04f 3aff 	movhi.w	sl, #4294967295
 800f332:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800f336:	2200      	movs	r2, #0
 800f338:	9206      	str	r2, [sp, #24]
 800f33a:	e076      	b.n	800f42a <_strtod_l+0x602>
 800f33c:	f012 0f01 	tst.w	r2, #1
 800f340:	d004      	beq.n	800f34c <_strtod_l+0x524>
 800f342:	ed96 6b00 	vldr	d6, [r6]
 800f346:	2001      	movs	r0, #1
 800f348:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f34c:	3101      	adds	r1, #1
 800f34e:	1052      	asrs	r2, r2, #1
 800f350:	3608      	adds	r6, #8
 800f352:	e7cd      	b.n	800f2f0 <_strtod_l+0x4c8>
 800f354:	d0ef      	beq.n	800f336 <_strtod_l+0x50e>
 800f356:	4252      	negs	r2, r2
 800f358:	f012 000f 	ands.w	r0, r2, #15
 800f35c:	d00a      	beq.n	800f374 <_strtod_l+0x54c>
 800f35e:	4912      	ldr	r1, [pc, #72]	@ (800f3a8 <_strtod_l+0x580>)
 800f360:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f364:	ed91 7b00 	vldr	d7, [r1]
 800f368:	ec4b ab16 	vmov	d6, sl, fp
 800f36c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f370:	ec5b ab17 	vmov	sl, fp, d7
 800f374:	1112      	asrs	r2, r2, #4
 800f376:	d0de      	beq.n	800f336 <_strtod_l+0x50e>
 800f378:	2a1f      	cmp	r2, #31
 800f37a:	dd1f      	ble.n	800f3bc <_strtod_l+0x594>
 800f37c:	2400      	movs	r4, #0
 800f37e:	4625      	mov	r5, r4
 800f380:	9407      	str	r4, [sp, #28]
 800f382:	4626      	mov	r6, r4
 800f384:	9a05      	ldr	r2, [sp, #20]
 800f386:	2322      	movs	r3, #34	@ 0x22
 800f388:	f04f 0a00 	mov.w	sl, #0
 800f38c:	f04f 0b00 	mov.w	fp, #0
 800f390:	6013      	str	r3, [r2, #0]
 800f392:	e76a      	b.n	800f26a <_strtod_l+0x442>
 800f394:	08011ed9 	.word	0x08011ed9
 800f398:	080121a0 	.word	0x080121a0
 800f39c:	08011ed1 	.word	0x08011ed1
 800f3a0:	08011f08 	.word	0x08011f08
 800f3a4:	08012041 	.word	0x08012041
 800f3a8:	080120d8 	.word	0x080120d8
 800f3ac:	080120b0 	.word	0x080120b0
 800f3b0:	7ca00000 	.word	0x7ca00000
 800f3b4:	7ff00000 	.word	0x7ff00000
 800f3b8:	7fefffff 	.word	0x7fefffff
 800f3bc:	f012 0110 	ands.w	r1, r2, #16
 800f3c0:	bf18      	it	ne
 800f3c2:	216a      	movne	r1, #106	@ 0x6a
 800f3c4:	9106      	str	r1, [sp, #24]
 800f3c6:	ec4b ab17 	vmov	d7, sl, fp
 800f3ca:	49af      	ldr	r1, [pc, #700]	@ (800f688 <_strtod_l+0x860>)
 800f3cc:	2000      	movs	r0, #0
 800f3ce:	07d6      	lsls	r6, r2, #31
 800f3d0:	d504      	bpl.n	800f3dc <_strtod_l+0x5b4>
 800f3d2:	ed91 6b00 	vldr	d6, [r1]
 800f3d6:	2001      	movs	r0, #1
 800f3d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f3dc:	1052      	asrs	r2, r2, #1
 800f3de:	f101 0108 	add.w	r1, r1, #8
 800f3e2:	d1f4      	bne.n	800f3ce <_strtod_l+0x5a6>
 800f3e4:	b108      	cbz	r0, 800f3ea <_strtod_l+0x5c2>
 800f3e6:	ec5b ab17 	vmov	sl, fp, d7
 800f3ea:	9a06      	ldr	r2, [sp, #24]
 800f3ec:	b1b2      	cbz	r2, 800f41c <_strtod_l+0x5f4>
 800f3ee:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800f3f2:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800f3f6:	2a00      	cmp	r2, #0
 800f3f8:	4658      	mov	r0, fp
 800f3fa:	dd0f      	ble.n	800f41c <_strtod_l+0x5f4>
 800f3fc:	2a1f      	cmp	r2, #31
 800f3fe:	dd55      	ble.n	800f4ac <_strtod_l+0x684>
 800f400:	2a34      	cmp	r2, #52	@ 0x34
 800f402:	bfde      	ittt	le
 800f404:	f04f 32ff 	movle.w	r2, #4294967295
 800f408:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800f40c:	408a      	lslle	r2, r1
 800f40e:	f04f 0a00 	mov.w	sl, #0
 800f412:	bfcc      	ite	gt
 800f414:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f418:	ea02 0b00 	andle.w	fp, r2, r0
 800f41c:	ec4b ab17 	vmov	d7, sl, fp
 800f420:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f428:	d0a8      	beq.n	800f37c <_strtod_l+0x554>
 800f42a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f42c:	9805      	ldr	r0, [sp, #20]
 800f42e:	f8cd 9000 	str.w	r9, [sp]
 800f432:	462a      	mov	r2, r5
 800f434:	f7ff f8de 	bl	800e5f4 <__s2b>
 800f438:	9007      	str	r0, [sp, #28]
 800f43a:	2800      	cmp	r0, #0
 800f43c:	f43f af0a 	beq.w	800f254 <_strtod_l+0x42c>
 800f440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f442:	1b3f      	subs	r7, r7, r4
 800f444:	2b00      	cmp	r3, #0
 800f446:	bfb4      	ite	lt
 800f448:	463b      	movlt	r3, r7
 800f44a:	2300      	movge	r3, #0
 800f44c:	930a      	str	r3, [sp, #40]	@ 0x28
 800f44e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f450:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800f678 <_strtod_l+0x850>
 800f454:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f458:	2400      	movs	r4, #0
 800f45a:	930d      	str	r3, [sp, #52]	@ 0x34
 800f45c:	4625      	mov	r5, r4
 800f45e:	9b07      	ldr	r3, [sp, #28]
 800f460:	9805      	ldr	r0, [sp, #20]
 800f462:	6859      	ldr	r1, [r3, #4]
 800f464:	f7ff f81e 	bl	800e4a4 <_Balloc>
 800f468:	4606      	mov	r6, r0
 800f46a:	2800      	cmp	r0, #0
 800f46c:	f43f aef6 	beq.w	800f25c <_strtod_l+0x434>
 800f470:	9b07      	ldr	r3, [sp, #28]
 800f472:	691a      	ldr	r2, [r3, #16]
 800f474:	ec4b ab19 	vmov	d9, sl, fp
 800f478:	3202      	adds	r2, #2
 800f47a:	f103 010c 	add.w	r1, r3, #12
 800f47e:	0092      	lsls	r2, r2, #2
 800f480:	300c      	adds	r0, #12
 800f482:	f000 fef3 	bl	801026c <memcpy>
 800f486:	eeb0 0b49 	vmov.f64	d0, d9
 800f48a:	9805      	ldr	r0, [sp, #20]
 800f48c:	aa14      	add	r2, sp, #80	@ 0x50
 800f48e:	a913      	add	r1, sp, #76	@ 0x4c
 800f490:	f7ff fbe4 	bl	800ec5c <__d2b>
 800f494:	9012      	str	r0, [sp, #72]	@ 0x48
 800f496:	2800      	cmp	r0, #0
 800f498:	f43f aee0 	beq.w	800f25c <_strtod_l+0x434>
 800f49c:	9805      	ldr	r0, [sp, #20]
 800f49e:	2101      	movs	r1, #1
 800f4a0:	f7ff f93e 	bl	800e720 <__i2b>
 800f4a4:	4605      	mov	r5, r0
 800f4a6:	b940      	cbnz	r0, 800f4ba <_strtod_l+0x692>
 800f4a8:	2500      	movs	r5, #0
 800f4aa:	e6d7      	b.n	800f25c <_strtod_l+0x434>
 800f4ac:	f04f 31ff 	mov.w	r1, #4294967295
 800f4b0:	fa01 f202 	lsl.w	r2, r1, r2
 800f4b4:	ea02 0a0a 	and.w	sl, r2, sl
 800f4b8:	e7b0      	b.n	800f41c <_strtod_l+0x5f4>
 800f4ba:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800f4bc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f4be:	2f00      	cmp	r7, #0
 800f4c0:	bfab      	itete	ge
 800f4c2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800f4c4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800f4c6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800f4ca:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800f4ce:	bfac      	ite	ge
 800f4d0:	eb07 0903 	addge.w	r9, r7, r3
 800f4d4:	eba3 0807 	sublt.w	r8, r3, r7
 800f4d8:	9b06      	ldr	r3, [sp, #24]
 800f4da:	1aff      	subs	r7, r7, r3
 800f4dc:	4417      	add	r7, r2
 800f4de:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800f4e2:	4a6a      	ldr	r2, [pc, #424]	@ (800f68c <_strtod_l+0x864>)
 800f4e4:	3f01      	subs	r7, #1
 800f4e6:	4297      	cmp	r7, r2
 800f4e8:	da51      	bge.n	800f58e <_strtod_l+0x766>
 800f4ea:	1bd1      	subs	r1, r2, r7
 800f4ec:	291f      	cmp	r1, #31
 800f4ee:	eba3 0301 	sub.w	r3, r3, r1
 800f4f2:	f04f 0201 	mov.w	r2, #1
 800f4f6:	dc3e      	bgt.n	800f576 <_strtod_l+0x74e>
 800f4f8:	408a      	lsls	r2, r1
 800f4fa:	920c      	str	r2, [sp, #48]	@ 0x30
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f500:	eb09 0703 	add.w	r7, r9, r3
 800f504:	4498      	add	r8, r3
 800f506:	9b06      	ldr	r3, [sp, #24]
 800f508:	45b9      	cmp	r9, r7
 800f50a:	4498      	add	r8, r3
 800f50c:	464b      	mov	r3, r9
 800f50e:	bfa8      	it	ge
 800f510:	463b      	movge	r3, r7
 800f512:	4543      	cmp	r3, r8
 800f514:	bfa8      	it	ge
 800f516:	4643      	movge	r3, r8
 800f518:	2b00      	cmp	r3, #0
 800f51a:	bfc2      	ittt	gt
 800f51c:	1aff      	subgt	r7, r7, r3
 800f51e:	eba8 0803 	subgt.w	r8, r8, r3
 800f522:	eba9 0903 	subgt.w	r9, r9, r3
 800f526:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f528:	2b00      	cmp	r3, #0
 800f52a:	dd16      	ble.n	800f55a <_strtod_l+0x732>
 800f52c:	4629      	mov	r1, r5
 800f52e:	9805      	ldr	r0, [sp, #20]
 800f530:	461a      	mov	r2, r3
 800f532:	f7ff f9ad 	bl	800e890 <__pow5mult>
 800f536:	4605      	mov	r5, r0
 800f538:	2800      	cmp	r0, #0
 800f53a:	d0b5      	beq.n	800f4a8 <_strtod_l+0x680>
 800f53c:	4601      	mov	r1, r0
 800f53e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f540:	9805      	ldr	r0, [sp, #20]
 800f542:	f7ff f903 	bl	800e74c <__multiply>
 800f546:	900f      	str	r0, [sp, #60]	@ 0x3c
 800f548:	2800      	cmp	r0, #0
 800f54a:	f43f ae87 	beq.w	800f25c <_strtod_l+0x434>
 800f54e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f550:	9805      	ldr	r0, [sp, #20]
 800f552:	f7fe ffe7 	bl	800e524 <_Bfree>
 800f556:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f558:	9312      	str	r3, [sp, #72]	@ 0x48
 800f55a:	2f00      	cmp	r7, #0
 800f55c:	dc1b      	bgt.n	800f596 <_strtod_l+0x76e>
 800f55e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f560:	2b00      	cmp	r3, #0
 800f562:	dd21      	ble.n	800f5a8 <_strtod_l+0x780>
 800f564:	4631      	mov	r1, r6
 800f566:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f568:	9805      	ldr	r0, [sp, #20]
 800f56a:	f7ff f991 	bl	800e890 <__pow5mult>
 800f56e:	4606      	mov	r6, r0
 800f570:	b9d0      	cbnz	r0, 800f5a8 <_strtod_l+0x780>
 800f572:	2600      	movs	r6, #0
 800f574:	e672      	b.n	800f25c <_strtod_l+0x434>
 800f576:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800f57a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800f57e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800f582:	37e2      	adds	r7, #226	@ 0xe2
 800f584:	fa02 f107 	lsl.w	r1, r2, r7
 800f588:	910b      	str	r1, [sp, #44]	@ 0x2c
 800f58a:	920c      	str	r2, [sp, #48]	@ 0x30
 800f58c:	e7b8      	b.n	800f500 <_strtod_l+0x6d8>
 800f58e:	2200      	movs	r2, #0
 800f590:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f592:	2201      	movs	r2, #1
 800f594:	e7f9      	b.n	800f58a <_strtod_l+0x762>
 800f596:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f598:	9805      	ldr	r0, [sp, #20]
 800f59a:	463a      	mov	r2, r7
 800f59c:	f7ff f9d2 	bl	800e944 <__lshift>
 800f5a0:	9012      	str	r0, [sp, #72]	@ 0x48
 800f5a2:	2800      	cmp	r0, #0
 800f5a4:	d1db      	bne.n	800f55e <_strtod_l+0x736>
 800f5a6:	e659      	b.n	800f25c <_strtod_l+0x434>
 800f5a8:	f1b8 0f00 	cmp.w	r8, #0
 800f5ac:	dd07      	ble.n	800f5be <_strtod_l+0x796>
 800f5ae:	4631      	mov	r1, r6
 800f5b0:	9805      	ldr	r0, [sp, #20]
 800f5b2:	4642      	mov	r2, r8
 800f5b4:	f7ff f9c6 	bl	800e944 <__lshift>
 800f5b8:	4606      	mov	r6, r0
 800f5ba:	2800      	cmp	r0, #0
 800f5bc:	d0d9      	beq.n	800f572 <_strtod_l+0x74a>
 800f5be:	f1b9 0f00 	cmp.w	r9, #0
 800f5c2:	dd08      	ble.n	800f5d6 <_strtod_l+0x7ae>
 800f5c4:	4629      	mov	r1, r5
 800f5c6:	9805      	ldr	r0, [sp, #20]
 800f5c8:	464a      	mov	r2, r9
 800f5ca:	f7ff f9bb 	bl	800e944 <__lshift>
 800f5ce:	4605      	mov	r5, r0
 800f5d0:	2800      	cmp	r0, #0
 800f5d2:	f43f ae43 	beq.w	800f25c <_strtod_l+0x434>
 800f5d6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f5d8:	9805      	ldr	r0, [sp, #20]
 800f5da:	4632      	mov	r2, r6
 800f5dc:	f7ff fa3a 	bl	800ea54 <__mdiff>
 800f5e0:	4604      	mov	r4, r0
 800f5e2:	2800      	cmp	r0, #0
 800f5e4:	f43f ae3a 	beq.w	800f25c <_strtod_l+0x434>
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800f5ee:	60c3      	str	r3, [r0, #12]
 800f5f0:	4629      	mov	r1, r5
 800f5f2:	f7ff fa13 	bl	800ea1c <__mcmp>
 800f5f6:	2800      	cmp	r0, #0
 800f5f8:	da4c      	bge.n	800f694 <_strtod_l+0x86c>
 800f5fa:	ea58 080a 	orrs.w	r8, r8, sl
 800f5fe:	d172      	bne.n	800f6e6 <_strtod_l+0x8be>
 800f600:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f604:	2b00      	cmp	r3, #0
 800f606:	d16e      	bne.n	800f6e6 <_strtod_l+0x8be>
 800f608:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f60c:	0d1b      	lsrs	r3, r3, #20
 800f60e:	051b      	lsls	r3, r3, #20
 800f610:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f614:	d967      	bls.n	800f6e6 <_strtod_l+0x8be>
 800f616:	6963      	ldr	r3, [r4, #20]
 800f618:	b913      	cbnz	r3, 800f620 <_strtod_l+0x7f8>
 800f61a:	6923      	ldr	r3, [r4, #16]
 800f61c:	2b01      	cmp	r3, #1
 800f61e:	dd62      	ble.n	800f6e6 <_strtod_l+0x8be>
 800f620:	4621      	mov	r1, r4
 800f622:	2201      	movs	r2, #1
 800f624:	9805      	ldr	r0, [sp, #20]
 800f626:	f7ff f98d 	bl	800e944 <__lshift>
 800f62a:	4629      	mov	r1, r5
 800f62c:	4604      	mov	r4, r0
 800f62e:	f7ff f9f5 	bl	800ea1c <__mcmp>
 800f632:	2800      	cmp	r0, #0
 800f634:	dd57      	ble.n	800f6e6 <_strtod_l+0x8be>
 800f636:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f63a:	9a06      	ldr	r2, [sp, #24]
 800f63c:	0d1b      	lsrs	r3, r3, #20
 800f63e:	051b      	lsls	r3, r3, #20
 800f640:	2a00      	cmp	r2, #0
 800f642:	d06e      	beq.n	800f722 <_strtod_l+0x8fa>
 800f644:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f648:	d86b      	bhi.n	800f722 <_strtod_l+0x8fa>
 800f64a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f64e:	f67f ae99 	bls.w	800f384 <_strtod_l+0x55c>
 800f652:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800f680 <_strtod_l+0x858>
 800f656:	ec4b ab16 	vmov	d6, sl, fp
 800f65a:	4b0d      	ldr	r3, [pc, #52]	@ (800f690 <_strtod_l+0x868>)
 800f65c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f660:	ee17 2a90 	vmov	r2, s15
 800f664:	4013      	ands	r3, r2
 800f666:	ec5b ab17 	vmov	sl, fp, d7
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	f47f ae01 	bne.w	800f272 <_strtod_l+0x44a>
 800f670:	9a05      	ldr	r2, [sp, #20]
 800f672:	2322      	movs	r3, #34	@ 0x22
 800f674:	6013      	str	r3, [r2, #0]
 800f676:	e5fc      	b.n	800f272 <_strtod_l+0x44a>
 800f678:	ffc00000 	.word	0xffc00000
 800f67c:	41dfffff 	.word	0x41dfffff
 800f680:	00000000 	.word	0x00000000
 800f684:	39500000 	.word	0x39500000
 800f688:	080121c8 	.word	0x080121c8
 800f68c:	fffffc02 	.word	0xfffffc02
 800f690:	7ff00000 	.word	0x7ff00000
 800f694:	46d9      	mov	r9, fp
 800f696:	d15d      	bne.n	800f754 <_strtod_l+0x92c>
 800f698:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f69c:	f1b8 0f00 	cmp.w	r8, #0
 800f6a0:	d02a      	beq.n	800f6f8 <_strtod_l+0x8d0>
 800f6a2:	4aa9      	ldr	r2, [pc, #676]	@ (800f948 <_strtod_l+0xb20>)
 800f6a4:	4293      	cmp	r3, r2
 800f6a6:	d12a      	bne.n	800f6fe <_strtod_l+0x8d6>
 800f6a8:	9b06      	ldr	r3, [sp, #24]
 800f6aa:	4652      	mov	r2, sl
 800f6ac:	b1fb      	cbz	r3, 800f6ee <_strtod_l+0x8c6>
 800f6ae:	4ba7      	ldr	r3, [pc, #668]	@ (800f94c <_strtod_l+0xb24>)
 800f6b0:	ea0b 0303 	and.w	r3, fp, r3
 800f6b4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f6b8:	f04f 31ff 	mov.w	r1, #4294967295
 800f6bc:	d81a      	bhi.n	800f6f4 <_strtod_l+0x8cc>
 800f6be:	0d1b      	lsrs	r3, r3, #20
 800f6c0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f6c4:	fa01 f303 	lsl.w	r3, r1, r3
 800f6c8:	429a      	cmp	r2, r3
 800f6ca:	d118      	bne.n	800f6fe <_strtod_l+0x8d6>
 800f6cc:	4ba0      	ldr	r3, [pc, #640]	@ (800f950 <_strtod_l+0xb28>)
 800f6ce:	4599      	cmp	r9, r3
 800f6d0:	d102      	bne.n	800f6d8 <_strtod_l+0x8b0>
 800f6d2:	3201      	adds	r2, #1
 800f6d4:	f43f adc2 	beq.w	800f25c <_strtod_l+0x434>
 800f6d8:	4b9c      	ldr	r3, [pc, #624]	@ (800f94c <_strtod_l+0xb24>)
 800f6da:	ea09 0303 	and.w	r3, r9, r3
 800f6de:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800f6e2:	f04f 0a00 	mov.w	sl, #0
 800f6e6:	9b06      	ldr	r3, [sp, #24]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d1b2      	bne.n	800f652 <_strtod_l+0x82a>
 800f6ec:	e5c1      	b.n	800f272 <_strtod_l+0x44a>
 800f6ee:	f04f 33ff 	mov.w	r3, #4294967295
 800f6f2:	e7e9      	b.n	800f6c8 <_strtod_l+0x8a0>
 800f6f4:	460b      	mov	r3, r1
 800f6f6:	e7e7      	b.n	800f6c8 <_strtod_l+0x8a0>
 800f6f8:	ea53 030a 	orrs.w	r3, r3, sl
 800f6fc:	d09b      	beq.n	800f636 <_strtod_l+0x80e>
 800f6fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f700:	b1c3      	cbz	r3, 800f734 <_strtod_l+0x90c>
 800f702:	ea13 0f09 	tst.w	r3, r9
 800f706:	d0ee      	beq.n	800f6e6 <_strtod_l+0x8be>
 800f708:	9a06      	ldr	r2, [sp, #24]
 800f70a:	4650      	mov	r0, sl
 800f70c:	4659      	mov	r1, fp
 800f70e:	f1b8 0f00 	cmp.w	r8, #0
 800f712:	d013      	beq.n	800f73c <_strtod_l+0x914>
 800f714:	f7ff fb6d 	bl	800edf2 <sulp>
 800f718:	ee39 7b00 	vadd.f64	d7, d9, d0
 800f71c:	ec5b ab17 	vmov	sl, fp, d7
 800f720:	e7e1      	b.n	800f6e6 <_strtod_l+0x8be>
 800f722:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f726:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f72a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f72e:	f04f 3aff 	mov.w	sl, #4294967295
 800f732:	e7d8      	b.n	800f6e6 <_strtod_l+0x8be>
 800f734:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f736:	ea13 0f0a 	tst.w	r3, sl
 800f73a:	e7e4      	b.n	800f706 <_strtod_l+0x8de>
 800f73c:	f7ff fb59 	bl	800edf2 <sulp>
 800f740:	ee39 0b40 	vsub.f64	d0, d9, d0
 800f744:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800f748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f74c:	ec5b ab10 	vmov	sl, fp, d0
 800f750:	d1c9      	bne.n	800f6e6 <_strtod_l+0x8be>
 800f752:	e617      	b.n	800f384 <_strtod_l+0x55c>
 800f754:	4629      	mov	r1, r5
 800f756:	4620      	mov	r0, r4
 800f758:	f7ff fad8 	bl	800ed0c <__ratio>
 800f75c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800f760:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800f764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f768:	d85d      	bhi.n	800f826 <_strtod_l+0x9fe>
 800f76a:	f1b8 0f00 	cmp.w	r8, #0
 800f76e:	d164      	bne.n	800f83a <_strtod_l+0xa12>
 800f770:	f1ba 0f00 	cmp.w	sl, #0
 800f774:	d14b      	bne.n	800f80e <_strtod_l+0x9e6>
 800f776:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f77a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d160      	bne.n	800f844 <_strtod_l+0xa1c>
 800f782:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800f786:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800f78a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f78e:	d401      	bmi.n	800f794 <_strtod_l+0x96c>
 800f790:	ee20 8b08 	vmul.f64	d8, d0, d8
 800f794:	eeb1 ab48 	vneg.f64	d10, d8
 800f798:	486c      	ldr	r0, [pc, #432]	@ (800f94c <_strtod_l+0xb24>)
 800f79a:	496e      	ldr	r1, [pc, #440]	@ (800f954 <_strtod_l+0xb2c>)
 800f79c:	ea09 0700 	and.w	r7, r9, r0
 800f7a0:	428f      	cmp	r7, r1
 800f7a2:	ec53 2b1a 	vmov	r2, r3, d10
 800f7a6:	d17d      	bne.n	800f8a4 <_strtod_l+0xa7c>
 800f7a8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800f7ac:	ec4b ab1c 	vmov	d12, sl, fp
 800f7b0:	eeb0 0b4c 	vmov.f64	d0, d12
 800f7b4:	f7ff f9e2 	bl	800eb7c <__ulp>
 800f7b8:	4864      	ldr	r0, [pc, #400]	@ (800f94c <_strtod_l+0xb24>)
 800f7ba:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800f7be:	ee1c 3a90 	vmov	r3, s25
 800f7c2:	4a65      	ldr	r2, [pc, #404]	@ (800f958 <_strtod_l+0xb30>)
 800f7c4:	ea03 0100 	and.w	r1, r3, r0
 800f7c8:	4291      	cmp	r1, r2
 800f7ca:	ec5b ab1c 	vmov	sl, fp, d12
 800f7ce:	d93c      	bls.n	800f84a <_strtod_l+0xa22>
 800f7d0:	ee19 2a90 	vmov	r2, s19
 800f7d4:	4b5e      	ldr	r3, [pc, #376]	@ (800f950 <_strtod_l+0xb28>)
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	d104      	bne.n	800f7e4 <_strtod_l+0x9bc>
 800f7da:	ee19 3a10 	vmov	r3, s18
 800f7de:	3301      	adds	r3, #1
 800f7e0:	f43f ad3c 	beq.w	800f25c <_strtod_l+0x434>
 800f7e4:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800f950 <_strtod_l+0xb28>
 800f7e8:	f04f 3aff 	mov.w	sl, #4294967295
 800f7ec:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f7ee:	9805      	ldr	r0, [sp, #20]
 800f7f0:	f7fe fe98 	bl	800e524 <_Bfree>
 800f7f4:	9805      	ldr	r0, [sp, #20]
 800f7f6:	4631      	mov	r1, r6
 800f7f8:	f7fe fe94 	bl	800e524 <_Bfree>
 800f7fc:	9805      	ldr	r0, [sp, #20]
 800f7fe:	4629      	mov	r1, r5
 800f800:	f7fe fe90 	bl	800e524 <_Bfree>
 800f804:	9805      	ldr	r0, [sp, #20]
 800f806:	4621      	mov	r1, r4
 800f808:	f7fe fe8c 	bl	800e524 <_Bfree>
 800f80c:	e627      	b.n	800f45e <_strtod_l+0x636>
 800f80e:	f1ba 0f01 	cmp.w	sl, #1
 800f812:	d103      	bne.n	800f81c <_strtod_l+0x9f4>
 800f814:	f1bb 0f00 	cmp.w	fp, #0
 800f818:	f43f adb4 	beq.w	800f384 <_strtod_l+0x55c>
 800f81c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800f820:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800f824:	e7b8      	b.n	800f798 <_strtod_l+0x970>
 800f826:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800f82a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800f82e:	f1b8 0f00 	cmp.w	r8, #0
 800f832:	d0af      	beq.n	800f794 <_strtod_l+0x96c>
 800f834:	eeb0 ab48 	vmov.f64	d10, d8
 800f838:	e7ae      	b.n	800f798 <_strtod_l+0x970>
 800f83a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800f83e:	eeb0 8b4a 	vmov.f64	d8, d10
 800f842:	e7a9      	b.n	800f798 <_strtod_l+0x970>
 800f844:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800f848:	e7a6      	b.n	800f798 <_strtod_l+0x970>
 800f84a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f84e:	9b06      	ldr	r3, [sp, #24]
 800f850:	46d9      	mov	r9, fp
 800f852:	2b00      	cmp	r3, #0
 800f854:	d1ca      	bne.n	800f7ec <_strtod_l+0x9c4>
 800f856:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f85a:	0d1b      	lsrs	r3, r3, #20
 800f85c:	051b      	lsls	r3, r3, #20
 800f85e:	429f      	cmp	r7, r3
 800f860:	d1c4      	bne.n	800f7ec <_strtod_l+0x9c4>
 800f862:	ec51 0b18 	vmov	r0, r1, d8
 800f866:	f7f0 ff7f 	bl	8000768 <__aeabi_d2lz>
 800f86a:	f7f0 ff37 	bl	80006dc <__aeabi_l2d>
 800f86e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800f872:	ec41 0b17 	vmov	d7, r0, r1
 800f876:	ea49 090a 	orr.w	r9, r9, sl
 800f87a:	ea59 0908 	orrs.w	r9, r9, r8
 800f87e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800f882:	d03c      	beq.n	800f8fe <_strtod_l+0xad6>
 800f884:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800f930 <_strtod_l+0xb08>
 800f888:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f88c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f890:	f53f acef 	bmi.w	800f272 <_strtod_l+0x44a>
 800f894:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800f938 <_strtod_l+0xb10>
 800f898:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f89c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8a0:	dda4      	ble.n	800f7ec <_strtod_l+0x9c4>
 800f8a2:	e4e6      	b.n	800f272 <_strtod_l+0x44a>
 800f8a4:	9906      	ldr	r1, [sp, #24]
 800f8a6:	b1e1      	cbz	r1, 800f8e2 <_strtod_l+0xaba>
 800f8a8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800f8ac:	d819      	bhi.n	800f8e2 <_strtod_l+0xaba>
 800f8ae:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800f8b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8b6:	d811      	bhi.n	800f8dc <_strtod_l+0xab4>
 800f8b8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800f8bc:	ee18 3a10 	vmov	r3, s16
 800f8c0:	2b01      	cmp	r3, #1
 800f8c2:	bf38      	it	cc
 800f8c4:	2301      	movcc	r3, #1
 800f8c6:	ee08 3a10 	vmov	s16, r3
 800f8ca:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800f8ce:	f1b8 0f00 	cmp.w	r8, #0
 800f8d2:	d111      	bne.n	800f8f8 <_strtod_l+0xad0>
 800f8d4:	eeb1 7b48 	vneg.f64	d7, d8
 800f8d8:	ec53 2b17 	vmov	r2, r3, d7
 800f8dc:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800f8e0:	1bcb      	subs	r3, r1, r7
 800f8e2:	eeb0 0b49 	vmov.f64	d0, d9
 800f8e6:	ec43 2b1a 	vmov	d10, r2, r3
 800f8ea:	f7ff f947 	bl	800eb7c <__ulp>
 800f8ee:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800f8f2:	ec5b ab19 	vmov	sl, fp, d9
 800f8f6:	e7aa      	b.n	800f84e <_strtod_l+0xa26>
 800f8f8:	eeb0 7b48 	vmov.f64	d7, d8
 800f8fc:	e7ec      	b.n	800f8d8 <_strtod_l+0xab0>
 800f8fe:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800f940 <_strtod_l+0xb18>
 800f902:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f90a:	f57f af6f 	bpl.w	800f7ec <_strtod_l+0x9c4>
 800f90e:	e4b0      	b.n	800f272 <_strtod_l+0x44a>
 800f910:	2300      	movs	r3, #0
 800f912:	9308      	str	r3, [sp, #32]
 800f914:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f916:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f918:	6013      	str	r3, [r2, #0]
 800f91a:	f7ff bac4 	b.w	800eea6 <_strtod_l+0x7e>
 800f91e:	2a65      	cmp	r2, #101	@ 0x65
 800f920:	f43f abbf 	beq.w	800f0a2 <_strtod_l+0x27a>
 800f924:	2a45      	cmp	r2, #69	@ 0x45
 800f926:	f43f abbc 	beq.w	800f0a2 <_strtod_l+0x27a>
 800f92a:	2101      	movs	r1, #1
 800f92c:	f7ff bbf4 	b.w	800f118 <_strtod_l+0x2f0>
 800f930:	94a03595 	.word	0x94a03595
 800f934:	3fdfffff 	.word	0x3fdfffff
 800f938:	35afe535 	.word	0x35afe535
 800f93c:	3fe00000 	.word	0x3fe00000
 800f940:	94a03595 	.word	0x94a03595
 800f944:	3fcfffff 	.word	0x3fcfffff
 800f948:	000fffff 	.word	0x000fffff
 800f94c:	7ff00000 	.word	0x7ff00000
 800f950:	7fefffff 	.word	0x7fefffff
 800f954:	7fe00000 	.word	0x7fe00000
 800f958:	7c9fffff 	.word	0x7c9fffff

0800f95c <_strtod_r>:
 800f95c:	4b01      	ldr	r3, [pc, #4]	@ (800f964 <_strtod_r+0x8>)
 800f95e:	f7ff ba63 	b.w	800ee28 <_strtod_l>
 800f962:	bf00      	nop
 800f964:	24000078 	.word	0x24000078

0800f968 <_strtol_l.isra.0>:
 800f968:	2b24      	cmp	r3, #36	@ 0x24
 800f96a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f96e:	4686      	mov	lr, r0
 800f970:	4690      	mov	r8, r2
 800f972:	d801      	bhi.n	800f978 <_strtol_l.isra.0+0x10>
 800f974:	2b01      	cmp	r3, #1
 800f976:	d106      	bne.n	800f986 <_strtol_l.isra.0+0x1e>
 800f978:	f7fd fe78 	bl	800d66c <__errno>
 800f97c:	2316      	movs	r3, #22
 800f97e:	6003      	str	r3, [r0, #0]
 800f980:	2000      	movs	r0, #0
 800f982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f986:	4834      	ldr	r0, [pc, #208]	@ (800fa58 <_strtol_l.isra.0+0xf0>)
 800f988:	460d      	mov	r5, r1
 800f98a:	462a      	mov	r2, r5
 800f98c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f990:	5d06      	ldrb	r6, [r0, r4]
 800f992:	f016 0608 	ands.w	r6, r6, #8
 800f996:	d1f8      	bne.n	800f98a <_strtol_l.isra.0+0x22>
 800f998:	2c2d      	cmp	r4, #45	@ 0x2d
 800f99a:	d110      	bne.n	800f9be <_strtol_l.isra.0+0x56>
 800f99c:	782c      	ldrb	r4, [r5, #0]
 800f99e:	2601      	movs	r6, #1
 800f9a0:	1c95      	adds	r5, r2, #2
 800f9a2:	f033 0210 	bics.w	r2, r3, #16
 800f9a6:	d115      	bne.n	800f9d4 <_strtol_l.isra.0+0x6c>
 800f9a8:	2c30      	cmp	r4, #48	@ 0x30
 800f9aa:	d10d      	bne.n	800f9c8 <_strtol_l.isra.0+0x60>
 800f9ac:	782a      	ldrb	r2, [r5, #0]
 800f9ae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f9b2:	2a58      	cmp	r2, #88	@ 0x58
 800f9b4:	d108      	bne.n	800f9c8 <_strtol_l.isra.0+0x60>
 800f9b6:	786c      	ldrb	r4, [r5, #1]
 800f9b8:	3502      	adds	r5, #2
 800f9ba:	2310      	movs	r3, #16
 800f9bc:	e00a      	b.n	800f9d4 <_strtol_l.isra.0+0x6c>
 800f9be:	2c2b      	cmp	r4, #43	@ 0x2b
 800f9c0:	bf04      	itt	eq
 800f9c2:	782c      	ldrbeq	r4, [r5, #0]
 800f9c4:	1c95      	addeq	r5, r2, #2
 800f9c6:	e7ec      	b.n	800f9a2 <_strtol_l.isra.0+0x3a>
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d1f6      	bne.n	800f9ba <_strtol_l.isra.0+0x52>
 800f9cc:	2c30      	cmp	r4, #48	@ 0x30
 800f9ce:	bf14      	ite	ne
 800f9d0:	230a      	movne	r3, #10
 800f9d2:	2308      	moveq	r3, #8
 800f9d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f9d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f9dc:	2200      	movs	r2, #0
 800f9de:	fbbc f9f3 	udiv	r9, ip, r3
 800f9e2:	4610      	mov	r0, r2
 800f9e4:	fb03 ca19 	mls	sl, r3, r9, ip
 800f9e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f9ec:	2f09      	cmp	r7, #9
 800f9ee:	d80f      	bhi.n	800fa10 <_strtol_l.isra.0+0xa8>
 800f9f0:	463c      	mov	r4, r7
 800f9f2:	42a3      	cmp	r3, r4
 800f9f4:	dd1b      	ble.n	800fa2e <_strtol_l.isra.0+0xc6>
 800f9f6:	1c57      	adds	r7, r2, #1
 800f9f8:	d007      	beq.n	800fa0a <_strtol_l.isra.0+0xa2>
 800f9fa:	4581      	cmp	r9, r0
 800f9fc:	d314      	bcc.n	800fa28 <_strtol_l.isra.0+0xc0>
 800f9fe:	d101      	bne.n	800fa04 <_strtol_l.isra.0+0x9c>
 800fa00:	45a2      	cmp	sl, r4
 800fa02:	db11      	blt.n	800fa28 <_strtol_l.isra.0+0xc0>
 800fa04:	fb00 4003 	mla	r0, r0, r3, r4
 800fa08:	2201      	movs	r2, #1
 800fa0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fa0e:	e7eb      	b.n	800f9e8 <_strtol_l.isra.0+0x80>
 800fa10:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fa14:	2f19      	cmp	r7, #25
 800fa16:	d801      	bhi.n	800fa1c <_strtol_l.isra.0+0xb4>
 800fa18:	3c37      	subs	r4, #55	@ 0x37
 800fa1a:	e7ea      	b.n	800f9f2 <_strtol_l.isra.0+0x8a>
 800fa1c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fa20:	2f19      	cmp	r7, #25
 800fa22:	d804      	bhi.n	800fa2e <_strtol_l.isra.0+0xc6>
 800fa24:	3c57      	subs	r4, #87	@ 0x57
 800fa26:	e7e4      	b.n	800f9f2 <_strtol_l.isra.0+0x8a>
 800fa28:	f04f 32ff 	mov.w	r2, #4294967295
 800fa2c:	e7ed      	b.n	800fa0a <_strtol_l.isra.0+0xa2>
 800fa2e:	1c53      	adds	r3, r2, #1
 800fa30:	d108      	bne.n	800fa44 <_strtol_l.isra.0+0xdc>
 800fa32:	2322      	movs	r3, #34	@ 0x22
 800fa34:	f8ce 3000 	str.w	r3, [lr]
 800fa38:	4660      	mov	r0, ip
 800fa3a:	f1b8 0f00 	cmp.w	r8, #0
 800fa3e:	d0a0      	beq.n	800f982 <_strtol_l.isra.0+0x1a>
 800fa40:	1e69      	subs	r1, r5, #1
 800fa42:	e006      	b.n	800fa52 <_strtol_l.isra.0+0xea>
 800fa44:	b106      	cbz	r6, 800fa48 <_strtol_l.isra.0+0xe0>
 800fa46:	4240      	negs	r0, r0
 800fa48:	f1b8 0f00 	cmp.w	r8, #0
 800fa4c:	d099      	beq.n	800f982 <_strtol_l.isra.0+0x1a>
 800fa4e:	2a00      	cmp	r2, #0
 800fa50:	d1f6      	bne.n	800fa40 <_strtol_l.isra.0+0xd8>
 800fa52:	f8c8 1000 	str.w	r1, [r8]
 800fa56:	e794      	b.n	800f982 <_strtol_l.isra.0+0x1a>
 800fa58:	080121f1 	.word	0x080121f1

0800fa5c <_strtol_r>:
 800fa5c:	f7ff bf84 	b.w	800f968 <_strtol_l.isra.0>

0800fa60 <__ssputs_r>:
 800fa60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa64:	688e      	ldr	r6, [r1, #8]
 800fa66:	461f      	mov	r7, r3
 800fa68:	42be      	cmp	r6, r7
 800fa6a:	680b      	ldr	r3, [r1, #0]
 800fa6c:	4682      	mov	sl, r0
 800fa6e:	460c      	mov	r4, r1
 800fa70:	4690      	mov	r8, r2
 800fa72:	d82d      	bhi.n	800fad0 <__ssputs_r+0x70>
 800fa74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fa78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fa7c:	d026      	beq.n	800facc <__ssputs_r+0x6c>
 800fa7e:	6965      	ldr	r5, [r4, #20]
 800fa80:	6909      	ldr	r1, [r1, #16]
 800fa82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fa86:	eba3 0901 	sub.w	r9, r3, r1
 800fa8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fa8e:	1c7b      	adds	r3, r7, #1
 800fa90:	444b      	add	r3, r9
 800fa92:	106d      	asrs	r5, r5, #1
 800fa94:	429d      	cmp	r5, r3
 800fa96:	bf38      	it	cc
 800fa98:	461d      	movcc	r5, r3
 800fa9a:	0553      	lsls	r3, r2, #21
 800fa9c:	d527      	bpl.n	800faee <__ssputs_r+0x8e>
 800fa9e:	4629      	mov	r1, r5
 800faa0:	f7fe fc74 	bl	800e38c <_malloc_r>
 800faa4:	4606      	mov	r6, r0
 800faa6:	b360      	cbz	r0, 800fb02 <__ssputs_r+0xa2>
 800faa8:	6921      	ldr	r1, [r4, #16]
 800faaa:	464a      	mov	r2, r9
 800faac:	f000 fbde 	bl	801026c <memcpy>
 800fab0:	89a3      	ldrh	r3, [r4, #12]
 800fab2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fab6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800faba:	81a3      	strh	r3, [r4, #12]
 800fabc:	6126      	str	r6, [r4, #16]
 800fabe:	6165      	str	r5, [r4, #20]
 800fac0:	444e      	add	r6, r9
 800fac2:	eba5 0509 	sub.w	r5, r5, r9
 800fac6:	6026      	str	r6, [r4, #0]
 800fac8:	60a5      	str	r5, [r4, #8]
 800faca:	463e      	mov	r6, r7
 800facc:	42be      	cmp	r6, r7
 800face:	d900      	bls.n	800fad2 <__ssputs_r+0x72>
 800fad0:	463e      	mov	r6, r7
 800fad2:	6820      	ldr	r0, [r4, #0]
 800fad4:	4632      	mov	r2, r6
 800fad6:	4641      	mov	r1, r8
 800fad8:	f000 fb6a 	bl	80101b0 <memmove>
 800fadc:	68a3      	ldr	r3, [r4, #8]
 800fade:	1b9b      	subs	r3, r3, r6
 800fae0:	60a3      	str	r3, [r4, #8]
 800fae2:	6823      	ldr	r3, [r4, #0]
 800fae4:	4433      	add	r3, r6
 800fae6:	6023      	str	r3, [r4, #0]
 800fae8:	2000      	movs	r0, #0
 800faea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800faee:	462a      	mov	r2, r5
 800faf0:	f000 ff4f 	bl	8010992 <_realloc_r>
 800faf4:	4606      	mov	r6, r0
 800faf6:	2800      	cmp	r0, #0
 800faf8:	d1e0      	bne.n	800fabc <__ssputs_r+0x5c>
 800fafa:	6921      	ldr	r1, [r4, #16]
 800fafc:	4650      	mov	r0, sl
 800fafe:	f7fe fbd1 	bl	800e2a4 <_free_r>
 800fb02:	230c      	movs	r3, #12
 800fb04:	f8ca 3000 	str.w	r3, [sl]
 800fb08:	89a3      	ldrh	r3, [r4, #12]
 800fb0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb0e:	81a3      	strh	r3, [r4, #12]
 800fb10:	f04f 30ff 	mov.w	r0, #4294967295
 800fb14:	e7e9      	b.n	800faea <__ssputs_r+0x8a>
	...

0800fb18 <_svfiprintf_r>:
 800fb18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb1c:	4698      	mov	r8, r3
 800fb1e:	898b      	ldrh	r3, [r1, #12]
 800fb20:	061b      	lsls	r3, r3, #24
 800fb22:	b09d      	sub	sp, #116	@ 0x74
 800fb24:	4607      	mov	r7, r0
 800fb26:	460d      	mov	r5, r1
 800fb28:	4614      	mov	r4, r2
 800fb2a:	d510      	bpl.n	800fb4e <_svfiprintf_r+0x36>
 800fb2c:	690b      	ldr	r3, [r1, #16]
 800fb2e:	b973      	cbnz	r3, 800fb4e <_svfiprintf_r+0x36>
 800fb30:	2140      	movs	r1, #64	@ 0x40
 800fb32:	f7fe fc2b 	bl	800e38c <_malloc_r>
 800fb36:	6028      	str	r0, [r5, #0]
 800fb38:	6128      	str	r0, [r5, #16]
 800fb3a:	b930      	cbnz	r0, 800fb4a <_svfiprintf_r+0x32>
 800fb3c:	230c      	movs	r3, #12
 800fb3e:	603b      	str	r3, [r7, #0]
 800fb40:	f04f 30ff 	mov.w	r0, #4294967295
 800fb44:	b01d      	add	sp, #116	@ 0x74
 800fb46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb4a:	2340      	movs	r3, #64	@ 0x40
 800fb4c:	616b      	str	r3, [r5, #20]
 800fb4e:	2300      	movs	r3, #0
 800fb50:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb52:	2320      	movs	r3, #32
 800fb54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fb58:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb5c:	2330      	movs	r3, #48	@ 0x30
 800fb5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fcfc <_svfiprintf_r+0x1e4>
 800fb62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fb66:	f04f 0901 	mov.w	r9, #1
 800fb6a:	4623      	mov	r3, r4
 800fb6c:	469a      	mov	sl, r3
 800fb6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb72:	b10a      	cbz	r2, 800fb78 <_svfiprintf_r+0x60>
 800fb74:	2a25      	cmp	r2, #37	@ 0x25
 800fb76:	d1f9      	bne.n	800fb6c <_svfiprintf_r+0x54>
 800fb78:	ebba 0b04 	subs.w	fp, sl, r4
 800fb7c:	d00b      	beq.n	800fb96 <_svfiprintf_r+0x7e>
 800fb7e:	465b      	mov	r3, fp
 800fb80:	4622      	mov	r2, r4
 800fb82:	4629      	mov	r1, r5
 800fb84:	4638      	mov	r0, r7
 800fb86:	f7ff ff6b 	bl	800fa60 <__ssputs_r>
 800fb8a:	3001      	adds	r0, #1
 800fb8c:	f000 80a7 	beq.w	800fcde <_svfiprintf_r+0x1c6>
 800fb90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb92:	445a      	add	r2, fp
 800fb94:	9209      	str	r2, [sp, #36]	@ 0x24
 800fb96:	f89a 3000 	ldrb.w	r3, [sl]
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	f000 809f 	beq.w	800fcde <_svfiprintf_r+0x1c6>
 800fba0:	2300      	movs	r3, #0
 800fba2:	f04f 32ff 	mov.w	r2, #4294967295
 800fba6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fbaa:	f10a 0a01 	add.w	sl, sl, #1
 800fbae:	9304      	str	r3, [sp, #16]
 800fbb0:	9307      	str	r3, [sp, #28]
 800fbb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fbb6:	931a      	str	r3, [sp, #104]	@ 0x68
 800fbb8:	4654      	mov	r4, sl
 800fbba:	2205      	movs	r2, #5
 800fbbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbc0:	484e      	ldr	r0, [pc, #312]	@ (800fcfc <_svfiprintf_r+0x1e4>)
 800fbc2:	f7f0 fba5 	bl	8000310 <memchr>
 800fbc6:	9a04      	ldr	r2, [sp, #16]
 800fbc8:	b9d8      	cbnz	r0, 800fc02 <_svfiprintf_r+0xea>
 800fbca:	06d0      	lsls	r0, r2, #27
 800fbcc:	bf44      	itt	mi
 800fbce:	2320      	movmi	r3, #32
 800fbd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fbd4:	0711      	lsls	r1, r2, #28
 800fbd6:	bf44      	itt	mi
 800fbd8:	232b      	movmi	r3, #43	@ 0x2b
 800fbda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fbde:	f89a 3000 	ldrb.w	r3, [sl]
 800fbe2:	2b2a      	cmp	r3, #42	@ 0x2a
 800fbe4:	d015      	beq.n	800fc12 <_svfiprintf_r+0xfa>
 800fbe6:	9a07      	ldr	r2, [sp, #28]
 800fbe8:	4654      	mov	r4, sl
 800fbea:	2000      	movs	r0, #0
 800fbec:	f04f 0c0a 	mov.w	ip, #10
 800fbf0:	4621      	mov	r1, r4
 800fbf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fbf6:	3b30      	subs	r3, #48	@ 0x30
 800fbf8:	2b09      	cmp	r3, #9
 800fbfa:	d94b      	bls.n	800fc94 <_svfiprintf_r+0x17c>
 800fbfc:	b1b0      	cbz	r0, 800fc2c <_svfiprintf_r+0x114>
 800fbfe:	9207      	str	r2, [sp, #28]
 800fc00:	e014      	b.n	800fc2c <_svfiprintf_r+0x114>
 800fc02:	eba0 0308 	sub.w	r3, r0, r8
 800fc06:	fa09 f303 	lsl.w	r3, r9, r3
 800fc0a:	4313      	orrs	r3, r2
 800fc0c:	9304      	str	r3, [sp, #16]
 800fc0e:	46a2      	mov	sl, r4
 800fc10:	e7d2      	b.n	800fbb8 <_svfiprintf_r+0xa0>
 800fc12:	9b03      	ldr	r3, [sp, #12]
 800fc14:	1d19      	adds	r1, r3, #4
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	9103      	str	r1, [sp, #12]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	bfbb      	ittet	lt
 800fc1e:	425b      	neglt	r3, r3
 800fc20:	f042 0202 	orrlt.w	r2, r2, #2
 800fc24:	9307      	strge	r3, [sp, #28]
 800fc26:	9307      	strlt	r3, [sp, #28]
 800fc28:	bfb8      	it	lt
 800fc2a:	9204      	strlt	r2, [sp, #16]
 800fc2c:	7823      	ldrb	r3, [r4, #0]
 800fc2e:	2b2e      	cmp	r3, #46	@ 0x2e
 800fc30:	d10a      	bne.n	800fc48 <_svfiprintf_r+0x130>
 800fc32:	7863      	ldrb	r3, [r4, #1]
 800fc34:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc36:	d132      	bne.n	800fc9e <_svfiprintf_r+0x186>
 800fc38:	9b03      	ldr	r3, [sp, #12]
 800fc3a:	1d1a      	adds	r2, r3, #4
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	9203      	str	r2, [sp, #12]
 800fc40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fc44:	3402      	adds	r4, #2
 800fc46:	9305      	str	r3, [sp, #20]
 800fc48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fd0c <_svfiprintf_r+0x1f4>
 800fc4c:	7821      	ldrb	r1, [r4, #0]
 800fc4e:	2203      	movs	r2, #3
 800fc50:	4650      	mov	r0, sl
 800fc52:	f7f0 fb5d 	bl	8000310 <memchr>
 800fc56:	b138      	cbz	r0, 800fc68 <_svfiprintf_r+0x150>
 800fc58:	9b04      	ldr	r3, [sp, #16]
 800fc5a:	eba0 000a 	sub.w	r0, r0, sl
 800fc5e:	2240      	movs	r2, #64	@ 0x40
 800fc60:	4082      	lsls	r2, r0
 800fc62:	4313      	orrs	r3, r2
 800fc64:	3401      	adds	r4, #1
 800fc66:	9304      	str	r3, [sp, #16]
 800fc68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc6c:	4824      	ldr	r0, [pc, #144]	@ (800fd00 <_svfiprintf_r+0x1e8>)
 800fc6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fc72:	2206      	movs	r2, #6
 800fc74:	f7f0 fb4c 	bl	8000310 <memchr>
 800fc78:	2800      	cmp	r0, #0
 800fc7a:	d036      	beq.n	800fcea <_svfiprintf_r+0x1d2>
 800fc7c:	4b21      	ldr	r3, [pc, #132]	@ (800fd04 <_svfiprintf_r+0x1ec>)
 800fc7e:	bb1b      	cbnz	r3, 800fcc8 <_svfiprintf_r+0x1b0>
 800fc80:	9b03      	ldr	r3, [sp, #12]
 800fc82:	3307      	adds	r3, #7
 800fc84:	f023 0307 	bic.w	r3, r3, #7
 800fc88:	3308      	adds	r3, #8
 800fc8a:	9303      	str	r3, [sp, #12]
 800fc8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc8e:	4433      	add	r3, r6
 800fc90:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc92:	e76a      	b.n	800fb6a <_svfiprintf_r+0x52>
 800fc94:	fb0c 3202 	mla	r2, ip, r2, r3
 800fc98:	460c      	mov	r4, r1
 800fc9a:	2001      	movs	r0, #1
 800fc9c:	e7a8      	b.n	800fbf0 <_svfiprintf_r+0xd8>
 800fc9e:	2300      	movs	r3, #0
 800fca0:	3401      	adds	r4, #1
 800fca2:	9305      	str	r3, [sp, #20]
 800fca4:	4619      	mov	r1, r3
 800fca6:	f04f 0c0a 	mov.w	ip, #10
 800fcaa:	4620      	mov	r0, r4
 800fcac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fcb0:	3a30      	subs	r2, #48	@ 0x30
 800fcb2:	2a09      	cmp	r2, #9
 800fcb4:	d903      	bls.n	800fcbe <_svfiprintf_r+0x1a6>
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d0c6      	beq.n	800fc48 <_svfiprintf_r+0x130>
 800fcba:	9105      	str	r1, [sp, #20]
 800fcbc:	e7c4      	b.n	800fc48 <_svfiprintf_r+0x130>
 800fcbe:	fb0c 2101 	mla	r1, ip, r1, r2
 800fcc2:	4604      	mov	r4, r0
 800fcc4:	2301      	movs	r3, #1
 800fcc6:	e7f0      	b.n	800fcaa <_svfiprintf_r+0x192>
 800fcc8:	ab03      	add	r3, sp, #12
 800fcca:	9300      	str	r3, [sp, #0]
 800fccc:	462a      	mov	r2, r5
 800fcce:	4b0e      	ldr	r3, [pc, #56]	@ (800fd08 <_svfiprintf_r+0x1f0>)
 800fcd0:	a904      	add	r1, sp, #16
 800fcd2:	4638      	mov	r0, r7
 800fcd4:	f7fc fc5c 	bl	800c590 <_printf_float>
 800fcd8:	1c42      	adds	r2, r0, #1
 800fcda:	4606      	mov	r6, r0
 800fcdc:	d1d6      	bne.n	800fc8c <_svfiprintf_r+0x174>
 800fcde:	89ab      	ldrh	r3, [r5, #12]
 800fce0:	065b      	lsls	r3, r3, #25
 800fce2:	f53f af2d 	bmi.w	800fb40 <_svfiprintf_r+0x28>
 800fce6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fce8:	e72c      	b.n	800fb44 <_svfiprintf_r+0x2c>
 800fcea:	ab03      	add	r3, sp, #12
 800fcec:	9300      	str	r3, [sp, #0]
 800fcee:	462a      	mov	r2, r5
 800fcf0:	4b05      	ldr	r3, [pc, #20]	@ (800fd08 <_svfiprintf_r+0x1f0>)
 800fcf2:	a904      	add	r1, sp, #16
 800fcf4:	4638      	mov	r0, r7
 800fcf6:	f7fc fed3 	bl	800caa0 <_printf_i>
 800fcfa:	e7ed      	b.n	800fcd8 <_svfiprintf_r+0x1c0>
 800fcfc:	08011fed 	.word	0x08011fed
 800fd00:	08011ff7 	.word	0x08011ff7
 800fd04:	0800c591 	.word	0x0800c591
 800fd08:	0800fa61 	.word	0x0800fa61
 800fd0c:	08011ff3 	.word	0x08011ff3

0800fd10 <__sfputc_r>:
 800fd10:	6893      	ldr	r3, [r2, #8]
 800fd12:	3b01      	subs	r3, #1
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	b410      	push	{r4}
 800fd18:	6093      	str	r3, [r2, #8]
 800fd1a:	da08      	bge.n	800fd2e <__sfputc_r+0x1e>
 800fd1c:	6994      	ldr	r4, [r2, #24]
 800fd1e:	42a3      	cmp	r3, r4
 800fd20:	db01      	blt.n	800fd26 <__sfputc_r+0x16>
 800fd22:	290a      	cmp	r1, #10
 800fd24:	d103      	bne.n	800fd2e <__sfputc_r+0x1e>
 800fd26:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd2a:	f7fd bb95 	b.w	800d458 <__swbuf_r>
 800fd2e:	6813      	ldr	r3, [r2, #0]
 800fd30:	1c58      	adds	r0, r3, #1
 800fd32:	6010      	str	r0, [r2, #0]
 800fd34:	7019      	strb	r1, [r3, #0]
 800fd36:	4608      	mov	r0, r1
 800fd38:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd3c:	4770      	bx	lr

0800fd3e <__sfputs_r>:
 800fd3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd40:	4606      	mov	r6, r0
 800fd42:	460f      	mov	r7, r1
 800fd44:	4614      	mov	r4, r2
 800fd46:	18d5      	adds	r5, r2, r3
 800fd48:	42ac      	cmp	r4, r5
 800fd4a:	d101      	bne.n	800fd50 <__sfputs_r+0x12>
 800fd4c:	2000      	movs	r0, #0
 800fd4e:	e007      	b.n	800fd60 <__sfputs_r+0x22>
 800fd50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd54:	463a      	mov	r2, r7
 800fd56:	4630      	mov	r0, r6
 800fd58:	f7ff ffda 	bl	800fd10 <__sfputc_r>
 800fd5c:	1c43      	adds	r3, r0, #1
 800fd5e:	d1f3      	bne.n	800fd48 <__sfputs_r+0xa>
 800fd60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fd64 <_vfiprintf_r>:
 800fd64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd68:	460d      	mov	r5, r1
 800fd6a:	b09d      	sub	sp, #116	@ 0x74
 800fd6c:	4614      	mov	r4, r2
 800fd6e:	4698      	mov	r8, r3
 800fd70:	4606      	mov	r6, r0
 800fd72:	b118      	cbz	r0, 800fd7c <_vfiprintf_r+0x18>
 800fd74:	6a03      	ldr	r3, [r0, #32]
 800fd76:	b90b      	cbnz	r3, 800fd7c <_vfiprintf_r+0x18>
 800fd78:	f7fd fa42 	bl	800d200 <__sinit>
 800fd7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fd7e:	07d9      	lsls	r1, r3, #31
 800fd80:	d405      	bmi.n	800fd8e <_vfiprintf_r+0x2a>
 800fd82:	89ab      	ldrh	r3, [r5, #12]
 800fd84:	059a      	lsls	r2, r3, #22
 800fd86:	d402      	bmi.n	800fd8e <_vfiprintf_r+0x2a>
 800fd88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fd8a:	f7fd fc9a 	bl	800d6c2 <__retarget_lock_acquire_recursive>
 800fd8e:	89ab      	ldrh	r3, [r5, #12]
 800fd90:	071b      	lsls	r3, r3, #28
 800fd92:	d501      	bpl.n	800fd98 <_vfiprintf_r+0x34>
 800fd94:	692b      	ldr	r3, [r5, #16]
 800fd96:	b99b      	cbnz	r3, 800fdc0 <_vfiprintf_r+0x5c>
 800fd98:	4629      	mov	r1, r5
 800fd9a:	4630      	mov	r0, r6
 800fd9c:	f7fd fb9a 	bl	800d4d4 <__swsetup_r>
 800fda0:	b170      	cbz	r0, 800fdc0 <_vfiprintf_r+0x5c>
 800fda2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fda4:	07dc      	lsls	r4, r3, #31
 800fda6:	d504      	bpl.n	800fdb2 <_vfiprintf_r+0x4e>
 800fda8:	f04f 30ff 	mov.w	r0, #4294967295
 800fdac:	b01d      	add	sp, #116	@ 0x74
 800fdae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdb2:	89ab      	ldrh	r3, [r5, #12]
 800fdb4:	0598      	lsls	r0, r3, #22
 800fdb6:	d4f7      	bmi.n	800fda8 <_vfiprintf_r+0x44>
 800fdb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fdba:	f7fd fc83 	bl	800d6c4 <__retarget_lock_release_recursive>
 800fdbe:	e7f3      	b.n	800fda8 <_vfiprintf_r+0x44>
 800fdc0:	2300      	movs	r3, #0
 800fdc2:	9309      	str	r3, [sp, #36]	@ 0x24
 800fdc4:	2320      	movs	r3, #32
 800fdc6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fdca:	f8cd 800c 	str.w	r8, [sp, #12]
 800fdce:	2330      	movs	r3, #48	@ 0x30
 800fdd0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ff80 <_vfiprintf_r+0x21c>
 800fdd4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fdd8:	f04f 0901 	mov.w	r9, #1
 800fddc:	4623      	mov	r3, r4
 800fdde:	469a      	mov	sl, r3
 800fde0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fde4:	b10a      	cbz	r2, 800fdea <_vfiprintf_r+0x86>
 800fde6:	2a25      	cmp	r2, #37	@ 0x25
 800fde8:	d1f9      	bne.n	800fdde <_vfiprintf_r+0x7a>
 800fdea:	ebba 0b04 	subs.w	fp, sl, r4
 800fdee:	d00b      	beq.n	800fe08 <_vfiprintf_r+0xa4>
 800fdf0:	465b      	mov	r3, fp
 800fdf2:	4622      	mov	r2, r4
 800fdf4:	4629      	mov	r1, r5
 800fdf6:	4630      	mov	r0, r6
 800fdf8:	f7ff ffa1 	bl	800fd3e <__sfputs_r>
 800fdfc:	3001      	adds	r0, #1
 800fdfe:	f000 80a7 	beq.w	800ff50 <_vfiprintf_r+0x1ec>
 800fe02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe04:	445a      	add	r2, fp
 800fe06:	9209      	str	r2, [sp, #36]	@ 0x24
 800fe08:	f89a 3000 	ldrb.w	r3, [sl]
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	f000 809f 	beq.w	800ff50 <_vfiprintf_r+0x1ec>
 800fe12:	2300      	movs	r3, #0
 800fe14:	f04f 32ff 	mov.w	r2, #4294967295
 800fe18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fe1c:	f10a 0a01 	add.w	sl, sl, #1
 800fe20:	9304      	str	r3, [sp, #16]
 800fe22:	9307      	str	r3, [sp, #28]
 800fe24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fe28:	931a      	str	r3, [sp, #104]	@ 0x68
 800fe2a:	4654      	mov	r4, sl
 800fe2c:	2205      	movs	r2, #5
 800fe2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe32:	4853      	ldr	r0, [pc, #332]	@ (800ff80 <_vfiprintf_r+0x21c>)
 800fe34:	f7f0 fa6c 	bl	8000310 <memchr>
 800fe38:	9a04      	ldr	r2, [sp, #16]
 800fe3a:	b9d8      	cbnz	r0, 800fe74 <_vfiprintf_r+0x110>
 800fe3c:	06d1      	lsls	r1, r2, #27
 800fe3e:	bf44      	itt	mi
 800fe40:	2320      	movmi	r3, #32
 800fe42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe46:	0713      	lsls	r3, r2, #28
 800fe48:	bf44      	itt	mi
 800fe4a:	232b      	movmi	r3, #43	@ 0x2b
 800fe4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe50:	f89a 3000 	ldrb.w	r3, [sl]
 800fe54:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe56:	d015      	beq.n	800fe84 <_vfiprintf_r+0x120>
 800fe58:	9a07      	ldr	r2, [sp, #28]
 800fe5a:	4654      	mov	r4, sl
 800fe5c:	2000      	movs	r0, #0
 800fe5e:	f04f 0c0a 	mov.w	ip, #10
 800fe62:	4621      	mov	r1, r4
 800fe64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe68:	3b30      	subs	r3, #48	@ 0x30
 800fe6a:	2b09      	cmp	r3, #9
 800fe6c:	d94b      	bls.n	800ff06 <_vfiprintf_r+0x1a2>
 800fe6e:	b1b0      	cbz	r0, 800fe9e <_vfiprintf_r+0x13a>
 800fe70:	9207      	str	r2, [sp, #28]
 800fe72:	e014      	b.n	800fe9e <_vfiprintf_r+0x13a>
 800fe74:	eba0 0308 	sub.w	r3, r0, r8
 800fe78:	fa09 f303 	lsl.w	r3, r9, r3
 800fe7c:	4313      	orrs	r3, r2
 800fe7e:	9304      	str	r3, [sp, #16]
 800fe80:	46a2      	mov	sl, r4
 800fe82:	e7d2      	b.n	800fe2a <_vfiprintf_r+0xc6>
 800fe84:	9b03      	ldr	r3, [sp, #12]
 800fe86:	1d19      	adds	r1, r3, #4
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	9103      	str	r1, [sp, #12]
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	bfbb      	ittet	lt
 800fe90:	425b      	neglt	r3, r3
 800fe92:	f042 0202 	orrlt.w	r2, r2, #2
 800fe96:	9307      	strge	r3, [sp, #28]
 800fe98:	9307      	strlt	r3, [sp, #28]
 800fe9a:	bfb8      	it	lt
 800fe9c:	9204      	strlt	r2, [sp, #16]
 800fe9e:	7823      	ldrb	r3, [r4, #0]
 800fea0:	2b2e      	cmp	r3, #46	@ 0x2e
 800fea2:	d10a      	bne.n	800feba <_vfiprintf_r+0x156>
 800fea4:	7863      	ldrb	r3, [r4, #1]
 800fea6:	2b2a      	cmp	r3, #42	@ 0x2a
 800fea8:	d132      	bne.n	800ff10 <_vfiprintf_r+0x1ac>
 800feaa:	9b03      	ldr	r3, [sp, #12]
 800feac:	1d1a      	adds	r2, r3, #4
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	9203      	str	r2, [sp, #12]
 800feb2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800feb6:	3402      	adds	r4, #2
 800feb8:	9305      	str	r3, [sp, #20]
 800feba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ff90 <_vfiprintf_r+0x22c>
 800febe:	7821      	ldrb	r1, [r4, #0]
 800fec0:	2203      	movs	r2, #3
 800fec2:	4650      	mov	r0, sl
 800fec4:	f7f0 fa24 	bl	8000310 <memchr>
 800fec8:	b138      	cbz	r0, 800feda <_vfiprintf_r+0x176>
 800feca:	9b04      	ldr	r3, [sp, #16]
 800fecc:	eba0 000a 	sub.w	r0, r0, sl
 800fed0:	2240      	movs	r2, #64	@ 0x40
 800fed2:	4082      	lsls	r2, r0
 800fed4:	4313      	orrs	r3, r2
 800fed6:	3401      	adds	r4, #1
 800fed8:	9304      	str	r3, [sp, #16]
 800feda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fede:	4829      	ldr	r0, [pc, #164]	@ (800ff84 <_vfiprintf_r+0x220>)
 800fee0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fee4:	2206      	movs	r2, #6
 800fee6:	f7f0 fa13 	bl	8000310 <memchr>
 800feea:	2800      	cmp	r0, #0
 800feec:	d03f      	beq.n	800ff6e <_vfiprintf_r+0x20a>
 800feee:	4b26      	ldr	r3, [pc, #152]	@ (800ff88 <_vfiprintf_r+0x224>)
 800fef0:	bb1b      	cbnz	r3, 800ff3a <_vfiprintf_r+0x1d6>
 800fef2:	9b03      	ldr	r3, [sp, #12]
 800fef4:	3307      	adds	r3, #7
 800fef6:	f023 0307 	bic.w	r3, r3, #7
 800fefa:	3308      	adds	r3, #8
 800fefc:	9303      	str	r3, [sp, #12]
 800fefe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff00:	443b      	add	r3, r7
 800ff02:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff04:	e76a      	b.n	800fddc <_vfiprintf_r+0x78>
 800ff06:	fb0c 3202 	mla	r2, ip, r2, r3
 800ff0a:	460c      	mov	r4, r1
 800ff0c:	2001      	movs	r0, #1
 800ff0e:	e7a8      	b.n	800fe62 <_vfiprintf_r+0xfe>
 800ff10:	2300      	movs	r3, #0
 800ff12:	3401      	adds	r4, #1
 800ff14:	9305      	str	r3, [sp, #20]
 800ff16:	4619      	mov	r1, r3
 800ff18:	f04f 0c0a 	mov.w	ip, #10
 800ff1c:	4620      	mov	r0, r4
 800ff1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ff22:	3a30      	subs	r2, #48	@ 0x30
 800ff24:	2a09      	cmp	r2, #9
 800ff26:	d903      	bls.n	800ff30 <_vfiprintf_r+0x1cc>
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d0c6      	beq.n	800feba <_vfiprintf_r+0x156>
 800ff2c:	9105      	str	r1, [sp, #20]
 800ff2e:	e7c4      	b.n	800feba <_vfiprintf_r+0x156>
 800ff30:	fb0c 2101 	mla	r1, ip, r1, r2
 800ff34:	4604      	mov	r4, r0
 800ff36:	2301      	movs	r3, #1
 800ff38:	e7f0      	b.n	800ff1c <_vfiprintf_r+0x1b8>
 800ff3a:	ab03      	add	r3, sp, #12
 800ff3c:	9300      	str	r3, [sp, #0]
 800ff3e:	462a      	mov	r2, r5
 800ff40:	4b12      	ldr	r3, [pc, #72]	@ (800ff8c <_vfiprintf_r+0x228>)
 800ff42:	a904      	add	r1, sp, #16
 800ff44:	4630      	mov	r0, r6
 800ff46:	f7fc fb23 	bl	800c590 <_printf_float>
 800ff4a:	4607      	mov	r7, r0
 800ff4c:	1c78      	adds	r0, r7, #1
 800ff4e:	d1d6      	bne.n	800fefe <_vfiprintf_r+0x19a>
 800ff50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ff52:	07d9      	lsls	r1, r3, #31
 800ff54:	d405      	bmi.n	800ff62 <_vfiprintf_r+0x1fe>
 800ff56:	89ab      	ldrh	r3, [r5, #12]
 800ff58:	059a      	lsls	r2, r3, #22
 800ff5a:	d402      	bmi.n	800ff62 <_vfiprintf_r+0x1fe>
 800ff5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ff5e:	f7fd fbb1 	bl	800d6c4 <__retarget_lock_release_recursive>
 800ff62:	89ab      	ldrh	r3, [r5, #12]
 800ff64:	065b      	lsls	r3, r3, #25
 800ff66:	f53f af1f 	bmi.w	800fda8 <_vfiprintf_r+0x44>
 800ff6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ff6c:	e71e      	b.n	800fdac <_vfiprintf_r+0x48>
 800ff6e:	ab03      	add	r3, sp, #12
 800ff70:	9300      	str	r3, [sp, #0]
 800ff72:	462a      	mov	r2, r5
 800ff74:	4b05      	ldr	r3, [pc, #20]	@ (800ff8c <_vfiprintf_r+0x228>)
 800ff76:	a904      	add	r1, sp, #16
 800ff78:	4630      	mov	r0, r6
 800ff7a:	f7fc fd91 	bl	800caa0 <_printf_i>
 800ff7e:	e7e4      	b.n	800ff4a <_vfiprintf_r+0x1e6>
 800ff80:	08011fed 	.word	0x08011fed
 800ff84:	08011ff7 	.word	0x08011ff7
 800ff88:	0800c591 	.word	0x0800c591
 800ff8c:	0800fd3f 	.word	0x0800fd3f
 800ff90:	08011ff3 	.word	0x08011ff3

0800ff94 <__sflush_r>:
 800ff94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff9c:	0716      	lsls	r6, r2, #28
 800ff9e:	4605      	mov	r5, r0
 800ffa0:	460c      	mov	r4, r1
 800ffa2:	d454      	bmi.n	801004e <__sflush_r+0xba>
 800ffa4:	684b      	ldr	r3, [r1, #4]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	dc02      	bgt.n	800ffb0 <__sflush_r+0x1c>
 800ffaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	dd48      	ble.n	8010042 <__sflush_r+0xae>
 800ffb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ffb2:	2e00      	cmp	r6, #0
 800ffb4:	d045      	beq.n	8010042 <__sflush_r+0xae>
 800ffb6:	2300      	movs	r3, #0
 800ffb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ffbc:	682f      	ldr	r7, [r5, #0]
 800ffbe:	6a21      	ldr	r1, [r4, #32]
 800ffc0:	602b      	str	r3, [r5, #0]
 800ffc2:	d030      	beq.n	8010026 <__sflush_r+0x92>
 800ffc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ffc6:	89a3      	ldrh	r3, [r4, #12]
 800ffc8:	0759      	lsls	r1, r3, #29
 800ffca:	d505      	bpl.n	800ffd8 <__sflush_r+0x44>
 800ffcc:	6863      	ldr	r3, [r4, #4]
 800ffce:	1ad2      	subs	r2, r2, r3
 800ffd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ffd2:	b10b      	cbz	r3, 800ffd8 <__sflush_r+0x44>
 800ffd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ffd6:	1ad2      	subs	r2, r2, r3
 800ffd8:	2300      	movs	r3, #0
 800ffda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ffdc:	6a21      	ldr	r1, [r4, #32]
 800ffde:	4628      	mov	r0, r5
 800ffe0:	47b0      	blx	r6
 800ffe2:	1c43      	adds	r3, r0, #1
 800ffe4:	89a3      	ldrh	r3, [r4, #12]
 800ffe6:	d106      	bne.n	800fff6 <__sflush_r+0x62>
 800ffe8:	6829      	ldr	r1, [r5, #0]
 800ffea:	291d      	cmp	r1, #29
 800ffec:	d82b      	bhi.n	8010046 <__sflush_r+0xb2>
 800ffee:	4a2a      	ldr	r2, [pc, #168]	@ (8010098 <__sflush_r+0x104>)
 800fff0:	40ca      	lsrs	r2, r1
 800fff2:	07d6      	lsls	r6, r2, #31
 800fff4:	d527      	bpl.n	8010046 <__sflush_r+0xb2>
 800fff6:	2200      	movs	r2, #0
 800fff8:	6062      	str	r2, [r4, #4]
 800fffa:	04d9      	lsls	r1, r3, #19
 800fffc:	6922      	ldr	r2, [r4, #16]
 800fffe:	6022      	str	r2, [r4, #0]
 8010000:	d504      	bpl.n	801000c <__sflush_r+0x78>
 8010002:	1c42      	adds	r2, r0, #1
 8010004:	d101      	bne.n	801000a <__sflush_r+0x76>
 8010006:	682b      	ldr	r3, [r5, #0]
 8010008:	b903      	cbnz	r3, 801000c <__sflush_r+0x78>
 801000a:	6560      	str	r0, [r4, #84]	@ 0x54
 801000c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801000e:	602f      	str	r7, [r5, #0]
 8010010:	b1b9      	cbz	r1, 8010042 <__sflush_r+0xae>
 8010012:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010016:	4299      	cmp	r1, r3
 8010018:	d002      	beq.n	8010020 <__sflush_r+0x8c>
 801001a:	4628      	mov	r0, r5
 801001c:	f7fe f942 	bl	800e2a4 <_free_r>
 8010020:	2300      	movs	r3, #0
 8010022:	6363      	str	r3, [r4, #52]	@ 0x34
 8010024:	e00d      	b.n	8010042 <__sflush_r+0xae>
 8010026:	2301      	movs	r3, #1
 8010028:	4628      	mov	r0, r5
 801002a:	47b0      	blx	r6
 801002c:	4602      	mov	r2, r0
 801002e:	1c50      	adds	r0, r2, #1
 8010030:	d1c9      	bne.n	800ffc6 <__sflush_r+0x32>
 8010032:	682b      	ldr	r3, [r5, #0]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d0c6      	beq.n	800ffc6 <__sflush_r+0x32>
 8010038:	2b1d      	cmp	r3, #29
 801003a:	d001      	beq.n	8010040 <__sflush_r+0xac>
 801003c:	2b16      	cmp	r3, #22
 801003e:	d11e      	bne.n	801007e <__sflush_r+0xea>
 8010040:	602f      	str	r7, [r5, #0]
 8010042:	2000      	movs	r0, #0
 8010044:	e022      	b.n	801008c <__sflush_r+0xf8>
 8010046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801004a:	b21b      	sxth	r3, r3
 801004c:	e01b      	b.n	8010086 <__sflush_r+0xf2>
 801004e:	690f      	ldr	r7, [r1, #16]
 8010050:	2f00      	cmp	r7, #0
 8010052:	d0f6      	beq.n	8010042 <__sflush_r+0xae>
 8010054:	0793      	lsls	r3, r2, #30
 8010056:	680e      	ldr	r6, [r1, #0]
 8010058:	bf08      	it	eq
 801005a:	694b      	ldreq	r3, [r1, #20]
 801005c:	600f      	str	r7, [r1, #0]
 801005e:	bf18      	it	ne
 8010060:	2300      	movne	r3, #0
 8010062:	eba6 0807 	sub.w	r8, r6, r7
 8010066:	608b      	str	r3, [r1, #8]
 8010068:	f1b8 0f00 	cmp.w	r8, #0
 801006c:	dde9      	ble.n	8010042 <__sflush_r+0xae>
 801006e:	6a21      	ldr	r1, [r4, #32]
 8010070:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010072:	4643      	mov	r3, r8
 8010074:	463a      	mov	r2, r7
 8010076:	4628      	mov	r0, r5
 8010078:	47b0      	blx	r6
 801007a:	2800      	cmp	r0, #0
 801007c:	dc08      	bgt.n	8010090 <__sflush_r+0xfc>
 801007e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010086:	81a3      	strh	r3, [r4, #12]
 8010088:	f04f 30ff 	mov.w	r0, #4294967295
 801008c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010090:	4407      	add	r7, r0
 8010092:	eba8 0800 	sub.w	r8, r8, r0
 8010096:	e7e7      	b.n	8010068 <__sflush_r+0xd4>
 8010098:	20400001 	.word	0x20400001

0801009c <_fflush_r>:
 801009c:	b538      	push	{r3, r4, r5, lr}
 801009e:	690b      	ldr	r3, [r1, #16]
 80100a0:	4605      	mov	r5, r0
 80100a2:	460c      	mov	r4, r1
 80100a4:	b913      	cbnz	r3, 80100ac <_fflush_r+0x10>
 80100a6:	2500      	movs	r5, #0
 80100a8:	4628      	mov	r0, r5
 80100aa:	bd38      	pop	{r3, r4, r5, pc}
 80100ac:	b118      	cbz	r0, 80100b6 <_fflush_r+0x1a>
 80100ae:	6a03      	ldr	r3, [r0, #32]
 80100b0:	b90b      	cbnz	r3, 80100b6 <_fflush_r+0x1a>
 80100b2:	f7fd f8a5 	bl	800d200 <__sinit>
 80100b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d0f3      	beq.n	80100a6 <_fflush_r+0xa>
 80100be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80100c0:	07d0      	lsls	r0, r2, #31
 80100c2:	d404      	bmi.n	80100ce <_fflush_r+0x32>
 80100c4:	0599      	lsls	r1, r3, #22
 80100c6:	d402      	bmi.n	80100ce <_fflush_r+0x32>
 80100c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80100ca:	f7fd fafa 	bl	800d6c2 <__retarget_lock_acquire_recursive>
 80100ce:	4628      	mov	r0, r5
 80100d0:	4621      	mov	r1, r4
 80100d2:	f7ff ff5f 	bl	800ff94 <__sflush_r>
 80100d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80100d8:	07da      	lsls	r2, r3, #31
 80100da:	4605      	mov	r5, r0
 80100dc:	d4e4      	bmi.n	80100a8 <_fflush_r+0xc>
 80100de:	89a3      	ldrh	r3, [r4, #12]
 80100e0:	059b      	lsls	r3, r3, #22
 80100e2:	d4e1      	bmi.n	80100a8 <_fflush_r+0xc>
 80100e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80100e6:	f7fd faed 	bl	800d6c4 <__retarget_lock_release_recursive>
 80100ea:	e7dd      	b.n	80100a8 <_fflush_r+0xc>

080100ec <__swhatbuf_r>:
 80100ec:	b570      	push	{r4, r5, r6, lr}
 80100ee:	460c      	mov	r4, r1
 80100f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100f4:	2900      	cmp	r1, #0
 80100f6:	b096      	sub	sp, #88	@ 0x58
 80100f8:	4615      	mov	r5, r2
 80100fa:	461e      	mov	r6, r3
 80100fc:	da0d      	bge.n	801011a <__swhatbuf_r+0x2e>
 80100fe:	89a3      	ldrh	r3, [r4, #12]
 8010100:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010104:	f04f 0100 	mov.w	r1, #0
 8010108:	bf14      	ite	ne
 801010a:	2340      	movne	r3, #64	@ 0x40
 801010c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010110:	2000      	movs	r0, #0
 8010112:	6031      	str	r1, [r6, #0]
 8010114:	602b      	str	r3, [r5, #0]
 8010116:	b016      	add	sp, #88	@ 0x58
 8010118:	bd70      	pop	{r4, r5, r6, pc}
 801011a:	466a      	mov	r2, sp
 801011c:	f000 f874 	bl	8010208 <_fstat_r>
 8010120:	2800      	cmp	r0, #0
 8010122:	dbec      	blt.n	80100fe <__swhatbuf_r+0x12>
 8010124:	9901      	ldr	r1, [sp, #4]
 8010126:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801012a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801012e:	4259      	negs	r1, r3
 8010130:	4159      	adcs	r1, r3
 8010132:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010136:	e7eb      	b.n	8010110 <__swhatbuf_r+0x24>

08010138 <__smakebuf_r>:
 8010138:	898b      	ldrh	r3, [r1, #12]
 801013a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801013c:	079d      	lsls	r5, r3, #30
 801013e:	4606      	mov	r6, r0
 8010140:	460c      	mov	r4, r1
 8010142:	d507      	bpl.n	8010154 <__smakebuf_r+0x1c>
 8010144:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010148:	6023      	str	r3, [r4, #0]
 801014a:	6123      	str	r3, [r4, #16]
 801014c:	2301      	movs	r3, #1
 801014e:	6163      	str	r3, [r4, #20]
 8010150:	b003      	add	sp, #12
 8010152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010154:	ab01      	add	r3, sp, #4
 8010156:	466a      	mov	r2, sp
 8010158:	f7ff ffc8 	bl	80100ec <__swhatbuf_r>
 801015c:	9f00      	ldr	r7, [sp, #0]
 801015e:	4605      	mov	r5, r0
 8010160:	4639      	mov	r1, r7
 8010162:	4630      	mov	r0, r6
 8010164:	f7fe f912 	bl	800e38c <_malloc_r>
 8010168:	b948      	cbnz	r0, 801017e <__smakebuf_r+0x46>
 801016a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801016e:	059a      	lsls	r2, r3, #22
 8010170:	d4ee      	bmi.n	8010150 <__smakebuf_r+0x18>
 8010172:	f023 0303 	bic.w	r3, r3, #3
 8010176:	f043 0302 	orr.w	r3, r3, #2
 801017a:	81a3      	strh	r3, [r4, #12]
 801017c:	e7e2      	b.n	8010144 <__smakebuf_r+0xc>
 801017e:	89a3      	ldrh	r3, [r4, #12]
 8010180:	6020      	str	r0, [r4, #0]
 8010182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010186:	81a3      	strh	r3, [r4, #12]
 8010188:	9b01      	ldr	r3, [sp, #4]
 801018a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801018e:	b15b      	cbz	r3, 80101a8 <__smakebuf_r+0x70>
 8010190:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010194:	4630      	mov	r0, r6
 8010196:	f000 f849 	bl	801022c <_isatty_r>
 801019a:	b128      	cbz	r0, 80101a8 <__smakebuf_r+0x70>
 801019c:	89a3      	ldrh	r3, [r4, #12]
 801019e:	f023 0303 	bic.w	r3, r3, #3
 80101a2:	f043 0301 	orr.w	r3, r3, #1
 80101a6:	81a3      	strh	r3, [r4, #12]
 80101a8:	89a3      	ldrh	r3, [r4, #12]
 80101aa:	431d      	orrs	r5, r3
 80101ac:	81a5      	strh	r5, [r4, #12]
 80101ae:	e7cf      	b.n	8010150 <__smakebuf_r+0x18>

080101b0 <memmove>:
 80101b0:	4288      	cmp	r0, r1
 80101b2:	b510      	push	{r4, lr}
 80101b4:	eb01 0402 	add.w	r4, r1, r2
 80101b8:	d902      	bls.n	80101c0 <memmove+0x10>
 80101ba:	4284      	cmp	r4, r0
 80101bc:	4623      	mov	r3, r4
 80101be:	d807      	bhi.n	80101d0 <memmove+0x20>
 80101c0:	1e43      	subs	r3, r0, #1
 80101c2:	42a1      	cmp	r1, r4
 80101c4:	d008      	beq.n	80101d8 <memmove+0x28>
 80101c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80101ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80101ce:	e7f8      	b.n	80101c2 <memmove+0x12>
 80101d0:	4402      	add	r2, r0
 80101d2:	4601      	mov	r1, r0
 80101d4:	428a      	cmp	r2, r1
 80101d6:	d100      	bne.n	80101da <memmove+0x2a>
 80101d8:	bd10      	pop	{r4, pc}
 80101da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80101de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80101e2:	e7f7      	b.n	80101d4 <memmove+0x24>

080101e4 <strncmp>:
 80101e4:	b510      	push	{r4, lr}
 80101e6:	b16a      	cbz	r2, 8010204 <strncmp+0x20>
 80101e8:	3901      	subs	r1, #1
 80101ea:	1884      	adds	r4, r0, r2
 80101ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101f0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80101f4:	429a      	cmp	r2, r3
 80101f6:	d103      	bne.n	8010200 <strncmp+0x1c>
 80101f8:	42a0      	cmp	r0, r4
 80101fa:	d001      	beq.n	8010200 <strncmp+0x1c>
 80101fc:	2a00      	cmp	r2, #0
 80101fe:	d1f5      	bne.n	80101ec <strncmp+0x8>
 8010200:	1ad0      	subs	r0, r2, r3
 8010202:	bd10      	pop	{r4, pc}
 8010204:	4610      	mov	r0, r2
 8010206:	e7fc      	b.n	8010202 <strncmp+0x1e>

08010208 <_fstat_r>:
 8010208:	b538      	push	{r3, r4, r5, lr}
 801020a:	4d07      	ldr	r5, [pc, #28]	@ (8010228 <_fstat_r+0x20>)
 801020c:	2300      	movs	r3, #0
 801020e:	4604      	mov	r4, r0
 8010210:	4608      	mov	r0, r1
 8010212:	4611      	mov	r1, r2
 8010214:	602b      	str	r3, [r5, #0]
 8010216:	f7f2 f8b7 	bl	8002388 <_fstat>
 801021a:	1c43      	adds	r3, r0, #1
 801021c:	d102      	bne.n	8010224 <_fstat_r+0x1c>
 801021e:	682b      	ldr	r3, [r5, #0]
 8010220:	b103      	cbz	r3, 8010224 <_fstat_r+0x1c>
 8010222:	6023      	str	r3, [r4, #0]
 8010224:	bd38      	pop	{r3, r4, r5, pc}
 8010226:	bf00      	nop
 8010228:	240006cc 	.word	0x240006cc

0801022c <_isatty_r>:
 801022c:	b538      	push	{r3, r4, r5, lr}
 801022e:	4d06      	ldr	r5, [pc, #24]	@ (8010248 <_isatty_r+0x1c>)
 8010230:	2300      	movs	r3, #0
 8010232:	4604      	mov	r4, r0
 8010234:	4608      	mov	r0, r1
 8010236:	602b      	str	r3, [r5, #0]
 8010238:	f7f2 f8b6 	bl	80023a8 <_isatty>
 801023c:	1c43      	adds	r3, r0, #1
 801023e:	d102      	bne.n	8010246 <_isatty_r+0x1a>
 8010240:	682b      	ldr	r3, [r5, #0]
 8010242:	b103      	cbz	r3, 8010246 <_isatty_r+0x1a>
 8010244:	6023      	str	r3, [r4, #0]
 8010246:	bd38      	pop	{r3, r4, r5, pc}
 8010248:	240006cc 	.word	0x240006cc

0801024c <_sbrk_r>:
 801024c:	b538      	push	{r3, r4, r5, lr}
 801024e:	4d06      	ldr	r5, [pc, #24]	@ (8010268 <_sbrk_r+0x1c>)
 8010250:	2300      	movs	r3, #0
 8010252:	4604      	mov	r4, r0
 8010254:	4608      	mov	r0, r1
 8010256:	602b      	str	r3, [r5, #0]
 8010258:	f7f2 f8be 	bl	80023d8 <_sbrk>
 801025c:	1c43      	adds	r3, r0, #1
 801025e:	d102      	bne.n	8010266 <_sbrk_r+0x1a>
 8010260:	682b      	ldr	r3, [r5, #0]
 8010262:	b103      	cbz	r3, 8010266 <_sbrk_r+0x1a>
 8010264:	6023      	str	r3, [r4, #0]
 8010266:	bd38      	pop	{r3, r4, r5, pc}
 8010268:	240006cc 	.word	0x240006cc

0801026c <memcpy>:
 801026c:	440a      	add	r2, r1
 801026e:	4291      	cmp	r1, r2
 8010270:	f100 33ff 	add.w	r3, r0, #4294967295
 8010274:	d100      	bne.n	8010278 <memcpy+0xc>
 8010276:	4770      	bx	lr
 8010278:	b510      	push	{r4, lr}
 801027a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801027e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010282:	4291      	cmp	r1, r2
 8010284:	d1f9      	bne.n	801027a <memcpy+0xe>
 8010286:	bd10      	pop	{r4, pc}

08010288 <nan>:
 8010288:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010290 <nan+0x8>
 801028c:	4770      	bx	lr
 801028e:	bf00      	nop
 8010290:	00000000 	.word	0x00000000
 8010294:	7ff80000 	.word	0x7ff80000

08010298 <__assert_func>:
 8010298:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801029a:	4614      	mov	r4, r2
 801029c:	461a      	mov	r2, r3
 801029e:	4b09      	ldr	r3, [pc, #36]	@ (80102c4 <__assert_func+0x2c>)
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	4605      	mov	r5, r0
 80102a4:	68d8      	ldr	r0, [r3, #12]
 80102a6:	b14c      	cbz	r4, 80102bc <__assert_func+0x24>
 80102a8:	4b07      	ldr	r3, [pc, #28]	@ (80102c8 <__assert_func+0x30>)
 80102aa:	9100      	str	r1, [sp, #0]
 80102ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80102b0:	4906      	ldr	r1, [pc, #24]	@ (80102cc <__assert_func+0x34>)
 80102b2:	462b      	mov	r3, r5
 80102b4:	f000 fba8 	bl	8010a08 <fiprintf>
 80102b8:	f000 fbb8 	bl	8010a2c <abort>
 80102bc:	4b04      	ldr	r3, [pc, #16]	@ (80102d0 <__assert_func+0x38>)
 80102be:	461c      	mov	r4, r3
 80102c0:	e7f3      	b.n	80102aa <__assert_func+0x12>
 80102c2:	bf00      	nop
 80102c4:	24000028 	.word	0x24000028
 80102c8:	08012006 	.word	0x08012006
 80102cc:	08012013 	.word	0x08012013
 80102d0:	08012041 	.word	0x08012041

080102d4 <_calloc_r>:
 80102d4:	b570      	push	{r4, r5, r6, lr}
 80102d6:	fba1 5402 	umull	r5, r4, r1, r2
 80102da:	b934      	cbnz	r4, 80102ea <_calloc_r+0x16>
 80102dc:	4629      	mov	r1, r5
 80102de:	f7fe f855 	bl	800e38c <_malloc_r>
 80102e2:	4606      	mov	r6, r0
 80102e4:	b928      	cbnz	r0, 80102f2 <_calloc_r+0x1e>
 80102e6:	4630      	mov	r0, r6
 80102e8:	bd70      	pop	{r4, r5, r6, pc}
 80102ea:	220c      	movs	r2, #12
 80102ec:	6002      	str	r2, [r0, #0]
 80102ee:	2600      	movs	r6, #0
 80102f0:	e7f9      	b.n	80102e6 <_calloc_r+0x12>
 80102f2:	462a      	mov	r2, r5
 80102f4:	4621      	mov	r1, r4
 80102f6:	f7fd f943 	bl	800d580 <memset>
 80102fa:	e7f4      	b.n	80102e6 <_calloc_r+0x12>

080102fc <rshift>:
 80102fc:	6903      	ldr	r3, [r0, #16]
 80102fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010302:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010306:	ea4f 1261 	mov.w	r2, r1, asr #5
 801030a:	f100 0414 	add.w	r4, r0, #20
 801030e:	dd45      	ble.n	801039c <rshift+0xa0>
 8010310:	f011 011f 	ands.w	r1, r1, #31
 8010314:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010318:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801031c:	d10c      	bne.n	8010338 <rshift+0x3c>
 801031e:	f100 0710 	add.w	r7, r0, #16
 8010322:	4629      	mov	r1, r5
 8010324:	42b1      	cmp	r1, r6
 8010326:	d334      	bcc.n	8010392 <rshift+0x96>
 8010328:	1a9b      	subs	r3, r3, r2
 801032a:	009b      	lsls	r3, r3, #2
 801032c:	1eea      	subs	r2, r5, #3
 801032e:	4296      	cmp	r6, r2
 8010330:	bf38      	it	cc
 8010332:	2300      	movcc	r3, #0
 8010334:	4423      	add	r3, r4
 8010336:	e015      	b.n	8010364 <rshift+0x68>
 8010338:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801033c:	f1c1 0820 	rsb	r8, r1, #32
 8010340:	40cf      	lsrs	r7, r1
 8010342:	f105 0e04 	add.w	lr, r5, #4
 8010346:	46a1      	mov	r9, r4
 8010348:	4576      	cmp	r6, lr
 801034a:	46f4      	mov	ip, lr
 801034c:	d815      	bhi.n	801037a <rshift+0x7e>
 801034e:	1a9a      	subs	r2, r3, r2
 8010350:	0092      	lsls	r2, r2, #2
 8010352:	3a04      	subs	r2, #4
 8010354:	3501      	adds	r5, #1
 8010356:	42ae      	cmp	r6, r5
 8010358:	bf38      	it	cc
 801035a:	2200      	movcc	r2, #0
 801035c:	18a3      	adds	r3, r4, r2
 801035e:	50a7      	str	r7, [r4, r2]
 8010360:	b107      	cbz	r7, 8010364 <rshift+0x68>
 8010362:	3304      	adds	r3, #4
 8010364:	1b1a      	subs	r2, r3, r4
 8010366:	42a3      	cmp	r3, r4
 8010368:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801036c:	bf08      	it	eq
 801036e:	2300      	moveq	r3, #0
 8010370:	6102      	str	r2, [r0, #16]
 8010372:	bf08      	it	eq
 8010374:	6143      	streq	r3, [r0, #20]
 8010376:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801037a:	f8dc c000 	ldr.w	ip, [ip]
 801037e:	fa0c fc08 	lsl.w	ip, ip, r8
 8010382:	ea4c 0707 	orr.w	r7, ip, r7
 8010386:	f849 7b04 	str.w	r7, [r9], #4
 801038a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801038e:	40cf      	lsrs	r7, r1
 8010390:	e7da      	b.n	8010348 <rshift+0x4c>
 8010392:	f851 cb04 	ldr.w	ip, [r1], #4
 8010396:	f847 cf04 	str.w	ip, [r7, #4]!
 801039a:	e7c3      	b.n	8010324 <rshift+0x28>
 801039c:	4623      	mov	r3, r4
 801039e:	e7e1      	b.n	8010364 <rshift+0x68>

080103a0 <__hexdig_fun>:
 80103a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80103a4:	2b09      	cmp	r3, #9
 80103a6:	d802      	bhi.n	80103ae <__hexdig_fun+0xe>
 80103a8:	3820      	subs	r0, #32
 80103aa:	b2c0      	uxtb	r0, r0
 80103ac:	4770      	bx	lr
 80103ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80103b2:	2b05      	cmp	r3, #5
 80103b4:	d801      	bhi.n	80103ba <__hexdig_fun+0x1a>
 80103b6:	3847      	subs	r0, #71	@ 0x47
 80103b8:	e7f7      	b.n	80103aa <__hexdig_fun+0xa>
 80103ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80103be:	2b05      	cmp	r3, #5
 80103c0:	d801      	bhi.n	80103c6 <__hexdig_fun+0x26>
 80103c2:	3827      	subs	r0, #39	@ 0x27
 80103c4:	e7f1      	b.n	80103aa <__hexdig_fun+0xa>
 80103c6:	2000      	movs	r0, #0
 80103c8:	4770      	bx	lr
	...

080103cc <__gethex>:
 80103cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103d0:	b085      	sub	sp, #20
 80103d2:	468a      	mov	sl, r1
 80103d4:	9302      	str	r3, [sp, #8]
 80103d6:	680b      	ldr	r3, [r1, #0]
 80103d8:	9001      	str	r0, [sp, #4]
 80103da:	4690      	mov	r8, r2
 80103dc:	1c9c      	adds	r4, r3, #2
 80103de:	46a1      	mov	r9, r4
 80103e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80103e4:	2830      	cmp	r0, #48	@ 0x30
 80103e6:	d0fa      	beq.n	80103de <__gethex+0x12>
 80103e8:	eba9 0303 	sub.w	r3, r9, r3
 80103ec:	f1a3 0b02 	sub.w	fp, r3, #2
 80103f0:	f7ff ffd6 	bl	80103a0 <__hexdig_fun>
 80103f4:	4605      	mov	r5, r0
 80103f6:	2800      	cmp	r0, #0
 80103f8:	d168      	bne.n	80104cc <__gethex+0x100>
 80103fa:	49a0      	ldr	r1, [pc, #640]	@ (801067c <__gethex+0x2b0>)
 80103fc:	2201      	movs	r2, #1
 80103fe:	4648      	mov	r0, r9
 8010400:	f7ff fef0 	bl	80101e4 <strncmp>
 8010404:	4607      	mov	r7, r0
 8010406:	2800      	cmp	r0, #0
 8010408:	d167      	bne.n	80104da <__gethex+0x10e>
 801040a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801040e:	4626      	mov	r6, r4
 8010410:	f7ff ffc6 	bl	80103a0 <__hexdig_fun>
 8010414:	2800      	cmp	r0, #0
 8010416:	d062      	beq.n	80104de <__gethex+0x112>
 8010418:	4623      	mov	r3, r4
 801041a:	7818      	ldrb	r0, [r3, #0]
 801041c:	2830      	cmp	r0, #48	@ 0x30
 801041e:	4699      	mov	r9, r3
 8010420:	f103 0301 	add.w	r3, r3, #1
 8010424:	d0f9      	beq.n	801041a <__gethex+0x4e>
 8010426:	f7ff ffbb 	bl	80103a0 <__hexdig_fun>
 801042a:	fab0 f580 	clz	r5, r0
 801042e:	096d      	lsrs	r5, r5, #5
 8010430:	f04f 0b01 	mov.w	fp, #1
 8010434:	464a      	mov	r2, r9
 8010436:	4616      	mov	r6, r2
 8010438:	3201      	adds	r2, #1
 801043a:	7830      	ldrb	r0, [r6, #0]
 801043c:	f7ff ffb0 	bl	80103a0 <__hexdig_fun>
 8010440:	2800      	cmp	r0, #0
 8010442:	d1f8      	bne.n	8010436 <__gethex+0x6a>
 8010444:	498d      	ldr	r1, [pc, #564]	@ (801067c <__gethex+0x2b0>)
 8010446:	2201      	movs	r2, #1
 8010448:	4630      	mov	r0, r6
 801044a:	f7ff fecb 	bl	80101e4 <strncmp>
 801044e:	2800      	cmp	r0, #0
 8010450:	d13f      	bne.n	80104d2 <__gethex+0x106>
 8010452:	b944      	cbnz	r4, 8010466 <__gethex+0x9a>
 8010454:	1c74      	adds	r4, r6, #1
 8010456:	4622      	mov	r2, r4
 8010458:	4616      	mov	r6, r2
 801045a:	3201      	adds	r2, #1
 801045c:	7830      	ldrb	r0, [r6, #0]
 801045e:	f7ff ff9f 	bl	80103a0 <__hexdig_fun>
 8010462:	2800      	cmp	r0, #0
 8010464:	d1f8      	bne.n	8010458 <__gethex+0x8c>
 8010466:	1ba4      	subs	r4, r4, r6
 8010468:	00a7      	lsls	r7, r4, #2
 801046a:	7833      	ldrb	r3, [r6, #0]
 801046c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010470:	2b50      	cmp	r3, #80	@ 0x50
 8010472:	d13e      	bne.n	80104f2 <__gethex+0x126>
 8010474:	7873      	ldrb	r3, [r6, #1]
 8010476:	2b2b      	cmp	r3, #43	@ 0x2b
 8010478:	d033      	beq.n	80104e2 <__gethex+0x116>
 801047a:	2b2d      	cmp	r3, #45	@ 0x2d
 801047c:	d034      	beq.n	80104e8 <__gethex+0x11c>
 801047e:	1c71      	adds	r1, r6, #1
 8010480:	2400      	movs	r4, #0
 8010482:	7808      	ldrb	r0, [r1, #0]
 8010484:	f7ff ff8c 	bl	80103a0 <__hexdig_fun>
 8010488:	1e43      	subs	r3, r0, #1
 801048a:	b2db      	uxtb	r3, r3
 801048c:	2b18      	cmp	r3, #24
 801048e:	d830      	bhi.n	80104f2 <__gethex+0x126>
 8010490:	f1a0 0210 	sub.w	r2, r0, #16
 8010494:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010498:	f7ff ff82 	bl	80103a0 <__hexdig_fun>
 801049c:	f100 3cff 	add.w	ip, r0, #4294967295
 80104a0:	fa5f fc8c 	uxtb.w	ip, ip
 80104a4:	f1bc 0f18 	cmp.w	ip, #24
 80104a8:	f04f 030a 	mov.w	r3, #10
 80104ac:	d91e      	bls.n	80104ec <__gethex+0x120>
 80104ae:	b104      	cbz	r4, 80104b2 <__gethex+0xe6>
 80104b0:	4252      	negs	r2, r2
 80104b2:	4417      	add	r7, r2
 80104b4:	f8ca 1000 	str.w	r1, [sl]
 80104b8:	b1ed      	cbz	r5, 80104f6 <__gethex+0x12a>
 80104ba:	f1bb 0f00 	cmp.w	fp, #0
 80104be:	bf0c      	ite	eq
 80104c0:	2506      	moveq	r5, #6
 80104c2:	2500      	movne	r5, #0
 80104c4:	4628      	mov	r0, r5
 80104c6:	b005      	add	sp, #20
 80104c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104cc:	2500      	movs	r5, #0
 80104ce:	462c      	mov	r4, r5
 80104d0:	e7b0      	b.n	8010434 <__gethex+0x68>
 80104d2:	2c00      	cmp	r4, #0
 80104d4:	d1c7      	bne.n	8010466 <__gethex+0x9a>
 80104d6:	4627      	mov	r7, r4
 80104d8:	e7c7      	b.n	801046a <__gethex+0x9e>
 80104da:	464e      	mov	r6, r9
 80104dc:	462f      	mov	r7, r5
 80104de:	2501      	movs	r5, #1
 80104e0:	e7c3      	b.n	801046a <__gethex+0x9e>
 80104e2:	2400      	movs	r4, #0
 80104e4:	1cb1      	adds	r1, r6, #2
 80104e6:	e7cc      	b.n	8010482 <__gethex+0xb6>
 80104e8:	2401      	movs	r4, #1
 80104ea:	e7fb      	b.n	80104e4 <__gethex+0x118>
 80104ec:	fb03 0002 	mla	r0, r3, r2, r0
 80104f0:	e7ce      	b.n	8010490 <__gethex+0xc4>
 80104f2:	4631      	mov	r1, r6
 80104f4:	e7de      	b.n	80104b4 <__gethex+0xe8>
 80104f6:	eba6 0309 	sub.w	r3, r6, r9
 80104fa:	3b01      	subs	r3, #1
 80104fc:	4629      	mov	r1, r5
 80104fe:	2b07      	cmp	r3, #7
 8010500:	dc0a      	bgt.n	8010518 <__gethex+0x14c>
 8010502:	9801      	ldr	r0, [sp, #4]
 8010504:	f7fd ffce 	bl	800e4a4 <_Balloc>
 8010508:	4604      	mov	r4, r0
 801050a:	b940      	cbnz	r0, 801051e <__gethex+0x152>
 801050c:	4b5c      	ldr	r3, [pc, #368]	@ (8010680 <__gethex+0x2b4>)
 801050e:	4602      	mov	r2, r0
 8010510:	21e4      	movs	r1, #228	@ 0xe4
 8010512:	485c      	ldr	r0, [pc, #368]	@ (8010684 <__gethex+0x2b8>)
 8010514:	f7ff fec0 	bl	8010298 <__assert_func>
 8010518:	3101      	adds	r1, #1
 801051a:	105b      	asrs	r3, r3, #1
 801051c:	e7ef      	b.n	80104fe <__gethex+0x132>
 801051e:	f100 0a14 	add.w	sl, r0, #20
 8010522:	2300      	movs	r3, #0
 8010524:	4655      	mov	r5, sl
 8010526:	469b      	mov	fp, r3
 8010528:	45b1      	cmp	r9, r6
 801052a:	d337      	bcc.n	801059c <__gethex+0x1d0>
 801052c:	f845 bb04 	str.w	fp, [r5], #4
 8010530:	eba5 050a 	sub.w	r5, r5, sl
 8010534:	10ad      	asrs	r5, r5, #2
 8010536:	6125      	str	r5, [r4, #16]
 8010538:	4658      	mov	r0, fp
 801053a:	f7fe f8a5 	bl	800e688 <__hi0bits>
 801053e:	016d      	lsls	r5, r5, #5
 8010540:	f8d8 6000 	ldr.w	r6, [r8]
 8010544:	1a2d      	subs	r5, r5, r0
 8010546:	42b5      	cmp	r5, r6
 8010548:	dd54      	ble.n	80105f4 <__gethex+0x228>
 801054a:	1bad      	subs	r5, r5, r6
 801054c:	4629      	mov	r1, r5
 801054e:	4620      	mov	r0, r4
 8010550:	f7fe fc2e 	bl	800edb0 <__any_on>
 8010554:	4681      	mov	r9, r0
 8010556:	b178      	cbz	r0, 8010578 <__gethex+0x1ac>
 8010558:	1e6b      	subs	r3, r5, #1
 801055a:	1159      	asrs	r1, r3, #5
 801055c:	f003 021f 	and.w	r2, r3, #31
 8010560:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010564:	f04f 0901 	mov.w	r9, #1
 8010568:	fa09 f202 	lsl.w	r2, r9, r2
 801056c:	420a      	tst	r2, r1
 801056e:	d003      	beq.n	8010578 <__gethex+0x1ac>
 8010570:	454b      	cmp	r3, r9
 8010572:	dc36      	bgt.n	80105e2 <__gethex+0x216>
 8010574:	f04f 0902 	mov.w	r9, #2
 8010578:	4629      	mov	r1, r5
 801057a:	4620      	mov	r0, r4
 801057c:	f7ff febe 	bl	80102fc <rshift>
 8010580:	442f      	add	r7, r5
 8010582:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010586:	42bb      	cmp	r3, r7
 8010588:	da42      	bge.n	8010610 <__gethex+0x244>
 801058a:	9801      	ldr	r0, [sp, #4]
 801058c:	4621      	mov	r1, r4
 801058e:	f7fd ffc9 	bl	800e524 <_Bfree>
 8010592:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010594:	2300      	movs	r3, #0
 8010596:	6013      	str	r3, [r2, #0]
 8010598:	25a3      	movs	r5, #163	@ 0xa3
 801059a:	e793      	b.n	80104c4 <__gethex+0xf8>
 801059c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80105a0:	2a2e      	cmp	r2, #46	@ 0x2e
 80105a2:	d012      	beq.n	80105ca <__gethex+0x1fe>
 80105a4:	2b20      	cmp	r3, #32
 80105a6:	d104      	bne.n	80105b2 <__gethex+0x1e6>
 80105a8:	f845 bb04 	str.w	fp, [r5], #4
 80105ac:	f04f 0b00 	mov.w	fp, #0
 80105b0:	465b      	mov	r3, fp
 80105b2:	7830      	ldrb	r0, [r6, #0]
 80105b4:	9303      	str	r3, [sp, #12]
 80105b6:	f7ff fef3 	bl	80103a0 <__hexdig_fun>
 80105ba:	9b03      	ldr	r3, [sp, #12]
 80105bc:	f000 000f 	and.w	r0, r0, #15
 80105c0:	4098      	lsls	r0, r3
 80105c2:	ea4b 0b00 	orr.w	fp, fp, r0
 80105c6:	3304      	adds	r3, #4
 80105c8:	e7ae      	b.n	8010528 <__gethex+0x15c>
 80105ca:	45b1      	cmp	r9, r6
 80105cc:	d8ea      	bhi.n	80105a4 <__gethex+0x1d8>
 80105ce:	492b      	ldr	r1, [pc, #172]	@ (801067c <__gethex+0x2b0>)
 80105d0:	9303      	str	r3, [sp, #12]
 80105d2:	2201      	movs	r2, #1
 80105d4:	4630      	mov	r0, r6
 80105d6:	f7ff fe05 	bl	80101e4 <strncmp>
 80105da:	9b03      	ldr	r3, [sp, #12]
 80105dc:	2800      	cmp	r0, #0
 80105de:	d1e1      	bne.n	80105a4 <__gethex+0x1d8>
 80105e0:	e7a2      	b.n	8010528 <__gethex+0x15c>
 80105e2:	1ea9      	subs	r1, r5, #2
 80105e4:	4620      	mov	r0, r4
 80105e6:	f7fe fbe3 	bl	800edb0 <__any_on>
 80105ea:	2800      	cmp	r0, #0
 80105ec:	d0c2      	beq.n	8010574 <__gethex+0x1a8>
 80105ee:	f04f 0903 	mov.w	r9, #3
 80105f2:	e7c1      	b.n	8010578 <__gethex+0x1ac>
 80105f4:	da09      	bge.n	801060a <__gethex+0x23e>
 80105f6:	1b75      	subs	r5, r6, r5
 80105f8:	4621      	mov	r1, r4
 80105fa:	9801      	ldr	r0, [sp, #4]
 80105fc:	462a      	mov	r2, r5
 80105fe:	f7fe f9a1 	bl	800e944 <__lshift>
 8010602:	1b7f      	subs	r7, r7, r5
 8010604:	4604      	mov	r4, r0
 8010606:	f100 0a14 	add.w	sl, r0, #20
 801060a:	f04f 0900 	mov.w	r9, #0
 801060e:	e7b8      	b.n	8010582 <__gethex+0x1b6>
 8010610:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010614:	42bd      	cmp	r5, r7
 8010616:	dd6f      	ble.n	80106f8 <__gethex+0x32c>
 8010618:	1bed      	subs	r5, r5, r7
 801061a:	42ae      	cmp	r6, r5
 801061c:	dc34      	bgt.n	8010688 <__gethex+0x2bc>
 801061e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010622:	2b02      	cmp	r3, #2
 8010624:	d022      	beq.n	801066c <__gethex+0x2a0>
 8010626:	2b03      	cmp	r3, #3
 8010628:	d024      	beq.n	8010674 <__gethex+0x2a8>
 801062a:	2b01      	cmp	r3, #1
 801062c:	d115      	bne.n	801065a <__gethex+0x28e>
 801062e:	42ae      	cmp	r6, r5
 8010630:	d113      	bne.n	801065a <__gethex+0x28e>
 8010632:	2e01      	cmp	r6, #1
 8010634:	d10b      	bne.n	801064e <__gethex+0x282>
 8010636:	9a02      	ldr	r2, [sp, #8]
 8010638:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801063c:	6013      	str	r3, [r2, #0]
 801063e:	2301      	movs	r3, #1
 8010640:	6123      	str	r3, [r4, #16]
 8010642:	f8ca 3000 	str.w	r3, [sl]
 8010646:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010648:	2562      	movs	r5, #98	@ 0x62
 801064a:	601c      	str	r4, [r3, #0]
 801064c:	e73a      	b.n	80104c4 <__gethex+0xf8>
 801064e:	1e71      	subs	r1, r6, #1
 8010650:	4620      	mov	r0, r4
 8010652:	f7fe fbad 	bl	800edb0 <__any_on>
 8010656:	2800      	cmp	r0, #0
 8010658:	d1ed      	bne.n	8010636 <__gethex+0x26a>
 801065a:	9801      	ldr	r0, [sp, #4]
 801065c:	4621      	mov	r1, r4
 801065e:	f7fd ff61 	bl	800e524 <_Bfree>
 8010662:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010664:	2300      	movs	r3, #0
 8010666:	6013      	str	r3, [r2, #0]
 8010668:	2550      	movs	r5, #80	@ 0x50
 801066a:	e72b      	b.n	80104c4 <__gethex+0xf8>
 801066c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801066e:	2b00      	cmp	r3, #0
 8010670:	d1f3      	bne.n	801065a <__gethex+0x28e>
 8010672:	e7e0      	b.n	8010636 <__gethex+0x26a>
 8010674:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010676:	2b00      	cmp	r3, #0
 8010678:	d1dd      	bne.n	8010636 <__gethex+0x26a>
 801067a:	e7ee      	b.n	801065a <__gethex+0x28e>
 801067c:	08011feb 	.word	0x08011feb
 8010680:	08011f81 	.word	0x08011f81
 8010684:	08012042 	.word	0x08012042
 8010688:	1e6f      	subs	r7, r5, #1
 801068a:	f1b9 0f00 	cmp.w	r9, #0
 801068e:	d130      	bne.n	80106f2 <__gethex+0x326>
 8010690:	b127      	cbz	r7, 801069c <__gethex+0x2d0>
 8010692:	4639      	mov	r1, r7
 8010694:	4620      	mov	r0, r4
 8010696:	f7fe fb8b 	bl	800edb0 <__any_on>
 801069a:	4681      	mov	r9, r0
 801069c:	117a      	asrs	r2, r7, #5
 801069e:	2301      	movs	r3, #1
 80106a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80106a4:	f007 071f 	and.w	r7, r7, #31
 80106a8:	40bb      	lsls	r3, r7
 80106aa:	4213      	tst	r3, r2
 80106ac:	4629      	mov	r1, r5
 80106ae:	4620      	mov	r0, r4
 80106b0:	bf18      	it	ne
 80106b2:	f049 0902 	orrne.w	r9, r9, #2
 80106b6:	f7ff fe21 	bl	80102fc <rshift>
 80106ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80106be:	1b76      	subs	r6, r6, r5
 80106c0:	2502      	movs	r5, #2
 80106c2:	f1b9 0f00 	cmp.w	r9, #0
 80106c6:	d047      	beq.n	8010758 <__gethex+0x38c>
 80106c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80106cc:	2b02      	cmp	r3, #2
 80106ce:	d015      	beq.n	80106fc <__gethex+0x330>
 80106d0:	2b03      	cmp	r3, #3
 80106d2:	d017      	beq.n	8010704 <__gethex+0x338>
 80106d4:	2b01      	cmp	r3, #1
 80106d6:	d109      	bne.n	80106ec <__gethex+0x320>
 80106d8:	f019 0f02 	tst.w	r9, #2
 80106dc:	d006      	beq.n	80106ec <__gethex+0x320>
 80106de:	f8da 3000 	ldr.w	r3, [sl]
 80106e2:	ea49 0903 	orr.w	r9, r9, r3
 80106e6:	f019 0f01 	tst.w	r9, #1
 80106ea:	d10e      	bne.n	801070a <__gethex+0x33e>
 80106ec:	f045 0510 	orr.w	r5, r5, #16
 80106f0:	e032      	b.n	8010758 <__gethex+0x38c>
 80106f2:	f04f 0901 	mov.w	r9, #1
 80106f6:	e7d1      	b.n	801069c <__gethex+0x2d0>
 80106f8:	2501      	movs	r5, #1
 80106fa:	e7e2      	b.n	80106c2 <__gethex+0x2f6>
 80106fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80106fe:	f1c3 0301 	rsb	r3, r3, #1
 8010702:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010706:	2b00      	cmp	r3, #0
 8010708:	d0f0      	beq.n	80106ec <__gethex+0x320>
 801070a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801070e:	f104 0314 	add.w	r3, r4, #20
 8010712:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010716:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801071a:	f04f 0c00 	mov.w	ip, #0
 801071e:	4618      	mov	r0, r3
 8010720:	f853 2b04 	ldr.w	r2, [r3], #4
 8010724:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010728:	d01b      	beq.n	8010762 <__gethex+0x396>
 801072a:	3201      	adds	r2, #1
 801072c:	6002      	str	r2, [r0, #0]
 801072e:	2d02      	cmp	r5, #2
 8010730:	f104 0314 	add.w	r3, r4, #20
 8010734:	d13c      	bne.n	80107b0 <__gethex+0x3e4>
 8010736:	f8d8 2000 	ldr.w	r2, [r8]
 801073a:	3a01      	subs	r2, #1
 801073c:	42b2      	cmp	r2, r6
 801073e:	d109      	bne.n	8010754 <__gethex+0x388>
 8010740:	1171      	asrs	r1, r6, #5
 8010742:	2201      	movs	r2, #1
 8010744:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010748:	f006 061f 	and.w	r6, r6, #31
 801074c:	fa02 f606 	lsl.w	r6, r2, r6
 8010750:	421e      	tst	r6, r3
 8010752:	d13a      	bne.n	80107ca <__gethex+0x3fe>
 8010754:	f045 0520 	orr.w	r5, r5, #32
 8010758:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801075a:	601c      	str	r4, [r3, #0]
 801075c:	9b02      	ldr	r3, [sp, #8]
 801075e:	601f      	str	r7, [r3, #0]
 8010760:	e6b0      	b.n	80104c4 <__gethex+0xf8>
 8010762:	4299      	cmp	r1, r3
 8010764:	f843 cc04 	str.w	ip, [r3, #-4]
 8010768:	d8d9      	bhi.n	801071e <__gethex+0x352>
 801076a:	68a3      	ldr	r3, [r4, #8]
 801076c:	459b      	cmp	fp, r3
 801076e:	db17      	blt.n	80107a0 <__gethex+0x3d4>
 8010770:	6861      	ldr	r1, [r4, #4]
 8010772:	9801      	ldr	r0, [sp, #4]
 8010774:	3101      	adds	r1, #1
 8010776:	f7fd fe95 	bl	800e4a4 <_Balloc>
 801077a:	4681      	mov	r9, r0
 801077c:	b918      	cbnz	r0, 8010786 <__gethex+0x3ba>
 801077e:	4b1a      	ldr	r3, [pc, #104]	@ (80107e8 <__gethex+0x41c>)
 8010780:	4602      	mov	r2, r0
 8010782:	2184      	movs	r1, #132	@ 0x84
 8010784:	e6c5      	b.n	8010512 <__gethex+0x146>
 8010786:	6922      	ldr	r2, [r4, #16]
 8010788:	3202      	adds	r2, #2
 801078a:	f104 010c 	add.w	r1, r4, #12
 801078e:	0092      	lsls	r2, r2, #2
 8010790:	300c      	adds	r0, #12
 8010792:	f7ff fd6b 	bl	801026c <memcpy>
 8010796:	4621      	mov	r1, r4
 8010798:	9801      	ldr	r0, [sp, #4]
 801079a:	f7fd fec3 	bl	800e524 <_Bfree>
 801079e:	464c      	mov	r4, r9
 80107a0:	6923      	ldr	r3, [r4, #16]
 80107a2:	1c5a      	adds	r2, r3, #1
 80107a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80107a8:	6122      	str	r2, [r4, #16]
 80107aa:	2201      	movs	r2, #1
 80107ac:	615a      	str	r2, [r3, #20]
 80107ae:	e7be      	b.n	801072e <__gethex+0x362>
 80107b0:	6922      	ldr	r2, [r4, #16]
 80107b2:	455a      	cmp	r2, fp
 80107b4:	dd0b      	ble.n	80107ce <__gethex+0x402>
 80107b6:	2101      	movs	r1, #1
 80107b8:	4620      	mov	r0, r4
 80107ba:	f7ff fd9f 	bl	80102fc <rshift>
 80107be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80107c2:	3701      	adds	r7, #1
 80107c4:	42bb      	cmp	r3, r7
 80107c6:	f6ff aee0 	blt.w	801058a <__gethex+0x1be>
 80107ca:	2501      	movs	r5, #1
 80107cc:	e7c2      	b.n	8010754 <__gethex+0x388>
 80107ce:	f016 061f 	ands.w	r6, r6, #31
 80107d2:	d0fa      	beq.n	80107ca <__gethex+0x3fe>
 80107d4:	4453      	add	r3, sl
 80107d6:	f1c6 0620 	rsb	r6, r6, #32
 80107da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80107de:	f7fd ff53 	bl	800e688 <__hi0bits>
 80107e2:	42b0      	cmp	r0, r6
 80107e4:	dbe7      	blt.n	80107b6 <__gethex+0x3ea>
 80107e6:	e7f0      	b.n	80107ca <__gethex+0x3fe>
 80107e8:	08011f81 	.word	0x08011f81

080107ec <L_shift>:
 80107ec:	f1c2 0208 	rsb	r2, r2, #8
 80107f0:	0092      	lsls	r2, r2, #2
 80107f2:	b570      	push	{r4, r5, r6, lr}
 80107f4:	f1c2 0620 	rsb	r6, r2, #32
 80107f8:	6843      	ldr	r3, [r0, #4]
 80107fa:	6804      	ldr	r4, [r0, #0]
 80107fc:	fa03 f506 	lsl.w	r5, r3, r6
 8010800:	432c      	orrs	r4, r5
 8010802:	40d3      	lsrs	r3, r2
 8010804:	6004      	str	r4, [r0, #0]
 8010806:	f840 3f04 	str.w	r3, [r0, #4]!
 801080a:	4288      	cmp	r0, r1
 801080c:	d3f4      	bcc.n	80107f8 <L_shift+0xc>
 801080e:	bd70      	pop	{r4, r5, r6, pc}

08010810 <__match>:
 8010810:	b530      	push	{r4, r5, lr}
 8010812:	6803      	ldr	r3, [r0, #0]
 8010814:	3301      	adds	r3, #1
 8010816:	f811 4b01 	ldrb.w	r4, [r1], #1
 801081a:	b914      	cbnz	r4, 8010822 <__match+0x12>
 801081c:	6003      	str	r3, [r0, #0]
 801081e:	2001      	movs	r0, #1
 8010820:	bd30      	pop	{r4, r5, pc}
 8010822:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010826:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801082a:	2d19      	cmp	r5, #25
 801082c:	bf98      	it	ls
 801082e:	3220      	addls	r2, #32
 8010830:	42a2      	cmp	r2, r4
 8010832:	d0f0      	beq.n	8010816 <__match+0x6>
 8010834:	2000      	movs	r0, #0
 8010836:	e7f3      	b.n	8010820 <__match+0x10>

08010838 <__hexnan>:
 8010838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801083c:	680b      	ldr	r3, [r1, #0]
 801083e:	6801      	ldr	r1, [r0, #0]
 8010840:	115e      	asrs	r6, r3, #5
 8010842:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010846:	f013 031f 	ands.w	r3, r3, #31
 801084a:	b087      	sub	sp, #28
 801084c:	bf18      	it	ne
 801084e:	3604      	addne	r6, #4
 8010850:	2500      	movs	r5, #0
 8010852:	1f37      	subs	r7, r6, #4
 8010854:	4682      	mov	sl, r0
 8010856:	4690      	mov	r8, r2
 8010858:	9301      	str	r3, [sp, #4]
 801085a:	f846 5c04 	str.w	r5, [r6, #-4]
 801085e:	46b9      	mov	r9, r7
 8010860:	463c      	mov	r4, r7
 8010862:	9502      	str	r5, [sp, #8]
 8010864:	46ab      	mov	fp, r5
 8010866:	784a      	ldrb	r2, [r1, #1]
 8010868:	1c4b      	adds	r3, r1, #1
 801086a:	9303      	str	r3, [sp, #12]
 801086c:	b342      	cbz	r2, 80108c0 <__hexnan+0x88>
 801086e:	4610      	mov	r0, r2
 8010870:	9105      	str	r1, [sp, #20]
 8010872:	9204      	str	r2, [sp, #16]
 8010874:	f7ff fd94 	bl	80103a0 <__hexdig_fun>
 8010878:	2800      	cmp	r0, #0
 801087a:	d151      	bne.n	8010920 <__hexnan+0xe8>
 801087c:	9a04      	ldr	r2, [sp, #16]
 801087e:	9905      	ldr	r1, [sp, #20]
 8010880:	2a20      	cmp	r2, #32
 8010882:	d818      	bhi.n	80108b6 <__hexnan+0x7e>
 8010884:	9b02      	ldr	r3, [sp, #8]
 8010886:	459b      	cmp	fp, r3
 8010888:	dd13      	ble.n	80108b2 <__hexnan+0x7a>
 801088a:	454c      	cmp	r4, r9
 801088c:	d206      	bcs.n	801089c <__hexnan+0x64>
 801088e:	2d07      	cmp	r5, #7
 8010890:	dc04      	bgt.n	801089c <__hexnan+0x64>
 8010892:	462a      	mov	r2, r5
 8010894:	4649      	mov	r1, r9
 8010896:	4620      	mov	r0, r4
 8010898:	f7ff ffa8 	bl	80107ec <L_shift>
 801089c:	4544      	cmp	r4, r8
 801089e:	d952      	bls.n	8010946 <__hexnan+0x10e>
 80108a0:	2300      	movs	r3, #0
 80108a2:	f1a4 0904 	sub.w	r9, r4, #4
 80108a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80108aa:	f8cd b008 	str.w	fp, [sp, #8]
 80108ae:	464c      	mov	r4, r9
 80108b0:	461d      	mov	r5, r3
 80108b2:	9903      	ldr	r1, [sp, #12]
 80108b4:	e7d7      	b.n	8010866 <__hexnan+0x2e>
 80108b6:	2a29      	cmp	r2, #41	@ 0x29
 80108b8:	d157      	bne.n	801096a <__hexnan+0x132>
 80108ba:	3102      	adds	r1, #2
 80108bc:	f8ca 1000 	str.w	r1, [sl]
 80108c0:	f1bb 0f00 	cmp.w	fp, #0
 80108c4:	d051      	beq.n	801096a <__hexnan+0x132>
 80108c6:	454c      	cmp	r4, r9
 80108c8:	d206      	bcs.n	80108d8 <__hexnan+0xa0>
 80108ca:	2d07      	cmp	r5, #7
 80108cc:	dc04      	bgt.n	80108d8 <__hexnan+0xa0>
 80108ce:	462a      	mov	r2, r5
 80108d0:	4649      	mov	r1, r9
 80108d2:	4620      	mov	r0, r4
 80108d4:	f7ff ff8a 	bl	80107ec <L_shift>
 80108d8:	4544      	cmp	r4, r8
 80108da:	d936      	bls.n	801094a <__hexnan+0x112>
 80108dc:	f1a8 0204 	sub.w	r2, r8, #4
 80108e0:	4623      	mov	r3, r4
 80108e2:	f853 1b04 	ldr.w	r1, [r3], #4
 80108e6:	f842 1f04 	str.w	r1, [r2, #4]!
 80108ea:	429f      	cmp	r7, r3
 80108ec:	d2f9      	bcs.n	80108e2 <__hexnan+0xaa>
 80108ee:	1b3b      	subs	r3, r7, r4
 80108f0:	f023 0303 	bic.w	r3, r3, #3
 80108f4:	3304      	adds	r3, #4
 80108f6:	3401      	adds	r4, #1
 80108f8:	3e03      	subs	r6, #3
 80108fa:	42b4      	cmp	r4, r6
 80108fc:	bf88      	it	hi
 80108fe:	2304      	movhi	r3, #4
 8010900:	4443      	add	r3, r8
 8010902:	2200      	movs	r2, #0
 8010904:	f843 2b04 	str.w	r2, [r3], #4
 8010908:	429f      	cmp	r7, r3
 801090a:	d2fb      	bcs.n	8010904 <__hexnan+0xcc>
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	b91b      	cbnz	r3, 8010918 <__hexnan+0xe0>
 8010910:	4547      	cmp	r7, r8
 8010912:	d128      	bne.n	8010966 <__hexnan+0x12e>
 8010914:	2301      	movs	r3, #1
 8010916:	603b      	str	r3, [r7, #0]
 8010918:	2005      	movs	r0, #5
 801091a:	b007      	add	sp, #28
 801091c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010920:	3501      	adds	r5, #1
 8010922:	2d08      	cmp	r5, #8
 8010924:	f10b 0b01 	add.w	fp, fp, #1
 8010928:	dd06      	ble.n	8010938 <__hexnan+0x100>
 801092a:	4544      	cmp	r4, r8
 801092c:	d9c1      	bls.n	80108b2 <__hexnan+0x7a>
 801092e:	2300      	movs	r3, #0
 8010930:	f844 3c04 	str.w	r3, [r4, #-4]
 8010934:	2501      	movs	r5, #1
 8010936:	3c04      	subs	r4, #4
 8010938:	6822      	ldr	r2, [r4, #0]
 801093a:	f000 000f 	and.w	r0, r0, #15
 801093e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010942:	6020      	str	r0, [r4, #0]
 8010944:	e7b5      	b.n	80108b2 <__hexnan+0x7a>
 8010946:	2508      	movs	r5, #8
 8010948:	e7b3      	b.n	80108b2 <__hexnan+0x7a>
 801094a:	9b01      	ldr	r3, [sp, #4]
 801094c:	2b00      	cmp	r3, #0
 801094e:	d0dd      	beq.n	801090c <__hexnan+0xd4>
 8010950:	f1c3 0320 	rsb	r3, r3, #32
 8010954:	f04f 32ff 	mov.w	r2, #4294967295
 8010958:	40da      	lsrs	r2, r3
 801095a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801095e:	4013      	ands	r3, r2
 8010960:	f846 3c04 	str.w	r3, [r6, #-4]
 8010964:	e7d2      	b.n	801090c <__hexnan+0xd4>
 8010966:	3f04      	subs	r7, #4
 8010968:	e7d0      	b.n	801090c <__hexnan+0xd4>
 801096a:	2004      	movs	r0, #4
 801096c:	e7d5      	b.n	801091a <__hexnan+0xe2>

0801096e <__ascii_mbtowc>:
 801096e:	b082      	sub	sp, #8
 8010970:	b901      	cbnz	r1, 8010974 <__ascii_mbtowc+0x6>
 8010972:	a901      	add	r1, sp, #4
 8010974:	b142      	cbz	r2, 8010988 <__ascii_mbtowc+0x1a>
 8010976:	b14b      	cbz	r3, 801098c <__ascii_mbtowc+0x1e>
 8010978:	7813      	ldrb	r3, [r2, #0]
 801097a:	600b      	str	r3, [r1, #0]
 801097c:	7812      	ldrb	r2, [r2, #0]
 801097e:	1e10      	subs	r0, r2, #0
 8010980:	bf18      	it	ne
 8010982:	2001      	movne	r0, #1
 8010984:	b002      	add	sp, #8
 8010986:	4770      	bx	lr
 8010988:	4610      	mov	r0, r2
 801098a:	e7fb      	b.n	8010984 <__ascii_mbtowc+0x16>
 801098c:	f06f 0001 	mvn.w	r0, #1
 8010990:	e7f8      	b.n	8010984 <__ascii_mbtowc+0x16>

08010992 <_realloc_r>:
 8010992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010996:	4607      	mov	r7, r0
 8010998:	4614      	mov	r4, r2
 801099a:	460d      	mov	r5, r1
 801099c:	b921      	cbnz	r1, 80109a8 <_realloc_r+0x16>
 801099e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80109a2:	4611      	mov	r1, r2
 80109a4:	f7fd bcf2 	b.w	800e38c <_malloc_r>
 80109a8:	b92a      	cbnz	r2, 80109b6 <_realloc_r+0x24>
 80109aa:	f7fd fc7b 	bl	800e2a4 <_free_r>
 80109ae:	4625      	mov	r5, r4
 80109b0:	4628      	mov	r0, r5
 80109b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109b6:	f000 f840 	bl	8010a3a <_malloc_usable_size_r>
 80109ba:	4284      	cmp	r4, r0
 80109bc:	4606      	mov	r6, r0
 80109be:	d802      	bhi.n	80109c6 <_realloc_r+0x34>
 80109c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80109c4:	d8f4      	bhi.n	80109b0 <_realloc_r+0x1e>
 80109c6:	4621      	mov	r1, r4
 80109c8:	4638      	mov	r0, r7
 80109ca:	f7fd fcdf 	bl	800e38c <_malloc_r>
 80109ce:	4680      	mov	r8, r0
 80109d0:	b908      	cbnz	r0, 80109d6 <_realloc_r+0x44>
 80109d2:	4645      	mov	r5, r8
 80109d4:	e7ec      	b.n	80109b0 <_realloc_r+0x1e>
 80109d6:	42b4      	cmp	r4, r6
 80109d8:	4622      	mov	r2, r4
 80109da:	4629      	mov	r1, r5
 80109dc:	bf28      	it	cs
 80109de:	4632      	movcs	r2, r6
 80109e0:	f7ff fc44 	bl	801026c <memcpy>
 80109e4:	4629      	mov	r1, r5
 80109e6:	4638      	mov	r0, r7
 80109e8:	f7fd fc5c 	bl	800e2a4 <_free_r>
 80109ec:	e7f1      	b.n	80109d2 <_realloc_r+0x40>

080109ee <__ascii_wctomb>:
 80109ee:	4603      	mov	r3, r0
 80109f0:	4608      	mov	r0, r1
 80109f2:	b141      	cbz	r1, 8010a06 <__ascii_wctomb+0x18>
 80109f4:	2aff      	cmp	r2, #255	@ 0xff
 80109f6:	d904      	bls.n	8010a02 <__ascii_wctomb+0x14>
 80109f8:	228a      	movs	r2, #138	@ 0x8a
 80109fa:	601a      	str	r2, [r3, #0]
 80109fc:	f04f 30ff 	mov.w	r0, #4294967295
 8010a00:	4770      	bx	lr
 8010a02:	700a      	strb	r2, [r1, #0]
 8010a04:	2001      	movs	r0, #1
 8010a06:	4770      	bx	lr

08010a08 <fiprintf>:
 8010a08:	b40e      	push	{r1, r2, r3}
 8010a0a:	b503      	push	{r0, r1, lr}
 8010a0c:	4601      	mov	r1, r0
 8010a0e:	ab03      	add	r3, sp, #12
 8010a10:	4805      	ldr	r0, [pc, #20]	@ (8010a28 <fiprintf+0x20>)
 8010a12:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a16:	6800      	ldr	r0, [r0, #0]
 8010a18:	9301      	str	r3, [sp, #4]
 8010a1a:	f7ff f9a3 	bl	800fd64 <_vfiprintf_r>
 8010a1e:	b002      	add	sp, #8
 8010a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a24:	b003      	add	sp, #12
 8010a26:	4770      	bx	lr
 8010a28:	24000028 	.word	0x24000028

08010a2c <abort>:
 8010a2c:	b508      	push	{r3, lr}
 8010a2e:	2006      	movs	r0, #6
 8010a30:	f000 f834 	bl	8010a9c <raise>
 8010a34:	2001      	movs	r0, #1
 8010a36:	f7f1 fc54 	bl	80022e2 <_exit>

08010a3a <_malloc_usable_size_r>:
 8010a3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a3e:	1f18      	subs	r0, r3, #4
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	bfbc      	itt	lt
 8010a44:	580b      	ldrlt	r3, [r1, r0]
 8010a46:	18c0      	addlt	r0, r0, r3
 8010a48:	4770      	bx	lr

08010a4a <_raise_r>:
 8010a4a:	291f      	cmp	r1, #31
 8010a4c:	b538      	push	{r3, r4, r5, lr}
 8010a4e:	4605      	mov	r5, r0
 8010a50:	460c      	mov	r4, r1
 8010a52:	d904      	bls.n	8010a5e <_raise_r+0x14>
 8010a54:	2316      	movs	r3, #22
 8010a56:	6003      	str	r3, [r0, #0]
 8010a58:	f04f 30ff 	mov.w	r0, #4294967295
 8010a5c:	bd38      	pop	{r3, r4, r5, pc}
 8010a5e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010a60:	b112      	cbz	r2, 8010a68 <_raise_r+0x1e>
 8010a62:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010a66:	b94b      	cbnz	r3, 8010a7c <_raise_r+0x32>
 8010a68:	4628      	mov	r0, r5
 8010a6a:	f000 f831 	bl	8010ad0 <_getpid_r>
 8010a6e:	4622      	mov	r2, r4
 8010a70:	4601      	mov	r1, r0
 8010a72:	4628      	mov	r0, r5
 8010a74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a78:	f000 b818 	b.w	8010aac <_kill_r>
 8010a7c:	2b01      	cmp	r3, #1
 8010a7e:	d00a      	beq.n	8010a96 <_raise_r+0x4c>
 8010a80:	1c59      	adds	r1, r3, #1
 8010a82:	d103      	bne.n	8010a8c <_raise_r+0x42>
 8010a84:	2316      	movs	r3, #22
 8010a86:	6003      	str	r3, [r0, #0]
 8010a88:	2001      	movs	r0, #1
 8010a8a:	e7e7      	b.n	8010a5c <_raise_r+0x12>
 8010a8c:	2100      	movs	r1, #0
 8010a8e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010a92:	4620      	mov	r0, r4
 8010a94:	4798      	blx	r3
 8010a96:	2000      	movs	r0, #0
 8010a98:	e7e0      	b.n	8010a5c <_raise_r+0x12>
	...

08010a9c <raise>:
 8010a9c:	4b02      	ldr	r3, [pc, #8]	@ (8010aa8 <raise+0xc>)
 8010a9e:	4601      	mov	r1, r0
 8010aa0:	6818      	ldr	r0, [r3, #0]
 8010aa2:	f7ff bfd2 	b.w	8010a4a <_raise_r>
 8010aa6:	bf00      	nop
 8010aa8:	24000028 	.word	0x24000028

08010aac <_kill_r>:
 8010aac:	b538      	push	{r3, r4, r5, lr}
 8010aae:	4d07      	ldr	r5, [pc, #28]	@ (8010acc <_kill_r+0x20>)
 8010ab0:	2300      	movs	r3, #0
 8010ab2:	4604      	mov	r4, r0
 8010ab4:	4608      	mov	r0, r1
 8010ab6:	4611      	mov	r1, r2
 8010ab8:	602b      	str	r3, [r5, #0]
 8010aba:	f7f1 fc02 	bl	80022c2 <_kill>
 8010abe:	1c43      	adds	r3, r0, #1
 8010ac0:	d102      	bne.n	8010ac8 <_kill_r+0x1c>
 8010ac2:	682b      	ldr	r3, [r5, #0]
 8010ac4:	b103      	cbz	r3, 8010ac8 <_kill_r+0x1c>
 8010ac6:	6023      	str	r3, [r4, #0]
 8010ac8:	bd38      	pop	{r3, r4, r5, pc}
 8010aca:	bf00      	nop
 8010acc:	240006cc 	.word	0x240006cc

08010ad0 <_getpid_r>:
 8010ad0:	f7f1 bbef 	b.w	80022b2 <_getpid>

08010ad4 <_init>:
 8010ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ad6:	bf00      	nop
 8010ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ada:	bc08      	pop	{r3}
 8010adc:	469e      	mov	lr, r3
 8010ade:	4770      	bx	lr

08010ae0 <_fini>:
 8010ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ae2:	bf00      	nop
 8010ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ae6:	bc08      	pop	{r3}
 8010ae8:	469e      	mov	lr, r3
 8010aea:	4770      	bx	lr
