begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright 2015 Alexander Kabaev<kan@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * Ingenic JZ4780 OTG PHY clock driver.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/resource.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<mips/ingenic/jz4780_clk.h>
end_include

begin_include
include|#
directive|include
file|<mips/ingenic/jz4780_regs.h>
end_include

begin_comment
comment|/* JZ4780 OTG PHY clock */
end_comment

begin_function_decl
specifier|static
name|int
name|jz4780_clk_otg_init
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|jz4780_clk_otg_recalc_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|jz4780_clk_otg_set_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|,
name|int
modifier|*
name|stop
parameter_list|)
function_decl|;
end_function_decl

begin_struct
struct|struct
name|jz4780_clk_otg_sc
block|{
name|struct
name|mtx
modifier|*
name|clk_mtx
decl_stmt|;
name|struct
name|resource
modifier|*
name|clk_res
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/*  * JZ4780 OTG PHY clock methods  */
end_comment

begin_decl_stmt
specifier|static
name|clknode_method_t
name|jz4780_clk_otg_methods
index|[]
init|=
block|{
name|CLKNODEMETHOD
argument_list|(
name|clknode_init
argument_list|,
name|jz4780_clk_otg_init
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_recalc_freq
argument_list|,
name|jz4780_clk_otg_recalc_freq
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_set_freq
argument_list|,
name|jz4780_clk_otg_set_freq
argument_list|)
block|,
name|CLKNODEMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DEFINE_CLASS_1
argument_list|(
name|jz4780_clk_pll
argument_list|,
name|jz4780_clk_otg_class
argument_list|,
name|jz4780_clk_otg_methods
argument_list|,
sizeof|sizeof
argument_list|(
expr|struct
name|jz4780_clk_otg_sc
argument_list|)
argument_list|,
name|clknode_class
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
specifier|static
name|int
name|jz4780_clk_otg_init
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|jz4780_clk_otg_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|CLK_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Force the use fo the core clock */
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|JZ_USBPCR1
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|PCR_REFCLK_M
expr_stmt|;
name|reg
operator||=
name|PCR_REFCLK_CORE
expr_stmt|;
name|CLK_WR_4
argument_list|(
name|sc
argument_list|,
name|JZ_USBPCR1
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|CLK_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|clknode_init_parent_idx
argument_list|(
name|clk
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_struct
specifier|static
specifier|const
struct|struct
block|{
name|uint32_t
name|div_val
decl_stmt|;
name|uint32_t
name|freq
decl_stmt|;
block|}
name|otg_div_table
index|[]
init|=
block|{
block|{
name|PCR_CLK_12
block|,
literal|12000000
block|}
block|,
block|{
name|PCR_CLK_192
block|,
literal|19200000
block|}
block|,
block|{
name|PCR_CLK_24
block|,
literal|24000000
block|}
block|,
block|{
name|PCR_CLK_48
block|,
literal|48000000
block|}
block|}
struct|;
end_struct

begin_function
specifier|static
name|int
name|jz4780_clk_otg_recalc_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|struct
name|jz4780_clk_otg_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|int
name|i
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|JZ_USBPCR1
argument_list|)
expr_stmt|;
name|reg
operator|&=
name|PCR_CLK_M
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|nitems
argument_list|(
name|otg_div_table
argument_list|)
condition|;
name|i
operator|++
control|)
if|if
condition|(
name|otg_div_table
index|[
name|i
index|]
operator|.
name|div_val
operator|==
name|reg
condition|)
operator|*
name|freq
operator|=
name|otg_div_table
index|[
name|i
index|]
operator|.
name|freq
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|jz4780_clk_otg_set_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|,
name|int
modifier|*
name|stop
parameter_list|)
block|{
name|struct
name|jz4780_clk_otg_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|int
name|i
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|nitems
argument_list|(
name|otg_div_table
argument_list|)
operator|-
literal|1
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
operator|*
name|fout
operator|<
operator|(
name|otg_div_table
index|[
name|i
index|]
operator|.
name|freq
operator|+
name|otg_div_table
index|[
name|i
operator|+
literal|1
index|]
operator|.
name|freq
operator|)
operator|/
literal|2
condition|)
break|break;
block|}
operator|*
name|fout
operator|=
name|otg_div_table
index|[
name|i
index|]
operator|.
name|freq
expr_stmt|;
operator|*
name|stop
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|flags
operator|&
name|CLK_SET_DRYRUN
condition|)
return|return
operator|(
literal|0
operator|)
return|;
name|CLK_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|JZ_USBPCR1
argument_list|)
expr_stmt|;
comment|/* Set the calculated values */
name|reg
operator|&=
operator|~
name|PCR_CLK_M
expr_stmt|;
name|reg
operator||=
name|otg_div_table
index|[
name|i
index|]
operator|.
name|div_val
expr_stmt|;
comment|/* Initiate the change */
name|CLK_WR_4
argument_list|(
name|sc
argument_list|,
name|JZ_USBPCR1
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|CLK_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|jz4780_clk_otg_register
parameter_list|(
name|struct
name|clkdom
modifier|*
name|clkdom
parameter_list|,
name|struct
name|clknode_init_def
modifier|*
name|clkdef
parameter_list|,
name|struct
name|mtx
modifier|*
name|dev_mtx
parameter_list|,
name|struct
name|resource
modifier|*
name|mem_res
parameter_list|)
block|{
name|struct
name|clknode
modifier|*
name|clk
decl_stmt|;
name|struct
name|jz4780_clk_otg_sc
modifier|*
name|sc
decl_stmt|;
name|clk
operator|=
name|clknode_create
argument_list|(
name|clkdom
argument_list|,
operator|&
name|jz4780_clk_otg_class
argument_list|,
name|clkdef
argument_list|)
expr_stmt|;
if|if
condition|(
name|clk
operator|==
name|NULL
condition|)
return|return
operator|(
literal|1
operator|)
return|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|sc
operator|->
name|clk_mtx
operator|=
name|dev_mtx
expr_stmt|;
name|sc
operator|->
name|clk_res
operator|=
name|mem_res
expr_stmt|;
name|clknode_register
argument_list|(
name|clkdom
argument_list|,
name|clk
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

end_unit

