Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Aug 31 11:04:28 2022
| Host         : DESKTOP-T288I0O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.144        0.000                      0                 3273        0.046        0.000                      0                 3273        4.020        0.000                       0                  1204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.144        0.000                      0                 2953        0.046        0.000                      0                 2953        4.020        0.000                       0                  1204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.262        0.000                      0                  320        0.777        0.000                      0                  320  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 5.211ns (54.479%)  route 4.354ns (45.522%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.742     3.036    design_1_i/lab22_matbi_0/inst/u_bram0/s00_axi_aclk
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.490 r  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/DOBDO[1]
                         net (fo=17, routed)          1.562     7.053    design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1[10]
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.177 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.441     7.618    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_1_4[1]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.742 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     7.742    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry_1[1]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.292 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.292    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__0_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.520 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__1/CO[2]
                         net (fo=2, routed)           0.831     9.351    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__1_n_1
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.343     9.694 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry__1_i_11__1/O
                         net (fo=3, routed)           0.468    10.162    design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_2
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.327    10.489 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_i_3__1/O
                         net (fo=1, routed)           0.379    10.868    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[14]_0[0]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.375 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.375    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry__2/O[0]
                         net (fo=1, routed)           0.672    12.270    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult_reg[15]_0[0]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.332    12.602 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[15]_i_1__1/O
                         net (fo=1, routed)           0.000    12.602    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[15]_2[15]
    SLICE_X42Y86         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.474    12.653    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/s00_axi_aclk
    SLICE_X42Y86         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[15]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.118    12.746    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[15]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 5.013ns (53.022%)  route 4.442ns (46.978%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.752     3.046    design_1_i/lab22_matbi_0/inst/u_bram1/s00_axi_aclk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.500 r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3/DOBDO[2]
                         net (fo=16, routed)          1.512     7.013    design_1_i/lab22_matbi_0/inst/u_bram1/q0[29]
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__30_carry__0_i_3/O
                         net (fo=2, routed)           0.556     7.693    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3_2[1]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.817    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_7_1[1]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.397 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__30_carry__0/O[2]
                         net (fo=2, routed)           0.792     9.189    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__30_carry__0_n_5
    SLICE_X45Y88         LUT4 (Prop_lut4_I0_O)        0.302     9.491 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_15/O
                         net (fo=3, routed)           0.658    10.149    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_15_n_0
    SLICE_X49Y88         LUT4 (Prop_lut4_I3_O)        0.153    10.302 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__1_i_4/O
                         net (fo=1, routed)           0.355    10.656    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__1_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    11.385 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.385    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.607 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__2/O[0]
                         net (fo=1, routed)           0.569    12.176    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/O[0]
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.325    12.501 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[15]_i_2/O
                         net (fo=1, routed)           0.000    12.501    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/D[15]
    SLICE_X47Y89         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.476    12.655    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/s00_axi_aclk
    SLICE_X47Y89         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[15]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X47Y89         FDCE (Setup_fdce_C_D)        0.075    12.705    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[15]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 5.058ns (53.689%)  route 4.363ns (46.311%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.735     3.029    design_1_i/lab22_matbi_0/inst/u_bram1/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.483 r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/DOBDO[1]
                         net (fo=17, routed)          1.473     6.957    design_1_i/lab22_matbi_0/inst/u_bram1/q0[1]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.081 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.444     7.525    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0_3[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.649 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     7.649    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry_1[1]
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.199 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.199    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.421 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__1/O[0]
                         net (fo=2, routed)           0.603     9.023    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__1_n_7
    SLICE_X39Y78         LUT4 (Prop_lut4_I3_O)        0.293     9.316 f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_11__2/O
                         net (fo=4, routed)           0.476     9.792    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_11__2_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I2_O)        0.326    10.118 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_2__2/O
                         net (fo=1, routed)           0.608    10.726    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_2__2_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.124 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.124    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.363 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__1/O[2]
                         net (fo=1, routed)           0.759    12.122    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult_reg[14]_2[2]
    SLICE_X39Y79         LUT3 (Prop_lut3_I2_O)        0.328    12.450 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[13]_i_1__2/O
                         net (fo=1, routed)           0.000    12.450    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]_2[13]
    SLICE_X39Y79         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X39Y79         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[13]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X39Y79         FDCE (Setup_fdce_C_D)        0.075    12.697    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[13]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 5.015ns (53.299%)  route 4.394ns (46.701%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.742     3.036    design_1_i/lab22_matbi_0/inst/u_bram0/s00_axi_aclk
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.490 r  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/DOBDO[1]
                         net (fo=17, routed)          1.562     7.053    design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1[10]
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.177 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.441     7.618    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_1_4[1]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.742 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     7.742    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry_1[1]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.292 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.292    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__0_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.520 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__1/CO[2]
                         net (fo=2, routed)           0.831     9.351    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__1_n_1
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.343     9.694 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry__1_i_11__1/O
                         net (fo=3, routed)           0.468    10.162    design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_2
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.327    10.489 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_i_3__1/O
                         net (fo=1, routed)           0.379    10.868    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[14]_0[0]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.405 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry__1/O[2]
                         net (fo=1, routed)           0.712    12.118    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult_reg[14]_1[2]
    SLICE_X40Y84         LUT3 (Prop_lut3_I2_O)        0.328    12.446 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[13]_i_1__1/O
                         net (fo=1, routed)           0.000    12.446    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[15]_2[13]
    SLICE_X40Y84         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.473    12.652    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/s00_axi_aclk
    SLICE_X40Y84         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[13]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X40Y84         FDCE (Setup_fdce_C_D)        0.075    12.702    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[13]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 5.222ns (55.828%)  route 4.132ns (44.172%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.735     3.029    design_1_i/lab22_matbi_0/inst/u_bram1/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.483 r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/DOBDO[1]
                         net (fo=17, routed)          1.473     6.957    design_1_i/lab22_matbi_0/inst/u_bram1/q0[1]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.081 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.444     7.525    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0_3[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.649 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     7.649    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry_1[1]
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.199 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.199    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.427 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__1/CO[2]
                         net (fo=2, routed)           0.525     8.952    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__1_n_1
    SLICE_X39Y77         LUT4 (Prop_lut4_I3_O)        0.313     9.265 f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_13__2/O
                         net (fo=3, routed)           0.653     9.918    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_13__2_n_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.153    10.071 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__1_i_4__2/O
                         net (fo=1, routed)           0.467    10.538    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__1_i_4__2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    11.267 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.267    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__1_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.489 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__2/O[0]
                         net (fo=1, routed)           0.569    12.058    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult_reg[15]_1[0]
    SLICE_X39Y80         LUT3 (Prop_lut3_I2_O)        0.325    12.383 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[15]_i_1__2/O
                         net (fo=1, routed)           0.000    12.383    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]_2[15]
    SLICE_X39Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X39Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X39Y80         FDCE (Setup_fdce_C_D)        0.075    12.697    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 5.128ns (55.308%)  route 4.144ns (44.692%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.735     3.029    design_1_i/lab22_matbi_0/inst/u_bram1/s00_axi_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.483 r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/DOBDO[1]
                         net (fo=17, routed)          1.473     6.957    design_1_i/lab22_matbi_0/inst/u_bram1/q0[1]
    SLICE_X44Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.081 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_3__2/O
                         net (fo=2, routed)           0.444     7.525    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0_3[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.649 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     7.649    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry_1[1]
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.199 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.199    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.421 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__1/O[0]
                         net (fo=2, routed)           0.603     9.023    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__0_carry__1_n_7
    SLICE_X39Y78         LUT4 (Prop_lut4_I3_O)        0.293     9.316 f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_11__2/O
                         net (fo=4, routed)           0.476     9.792    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_11__2_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I2_O)        0.326    10.118 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_2__2/O
                         net (fo=1, routed)           0.608    10.726    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_i_2__2_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.124 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.124    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__0_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.458 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/w_mult__60_carry__1/O[1]
                         net (fo=1, routed)           0.540    11.998    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult_reg[14]_2[1]
    SLICE_X39Y79         LUT3 (Prop_lut3_I2_O)        0.303    12.301 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[12]_i_1__2/O
                         net (fo=1, routed)           0.000    12.301    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]_2[12]
    SLICE_X39Y79         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X39Y79         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[12]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X39Y79         FDCE (Setup_fdce_C_D)        0.029    12.651    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[12]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 4.943ns (52.863%)  route 4.408ns (47.137%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.742     3.036    design_1_i/lab22_matbi_0/inst/u_bram0/s00_axi_aclk
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     5.490 r  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/DOPBDOP[0]
                         net (fo=20, routed)          1.481     6.972    design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1[17]
    SLICE_X42Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.096 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__30_carry__0_i_4__0/O
                         net (fo=2, routed)           0.617     7.712    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_2_5[0]
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.836 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__30_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     7.836    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/w_mult__60_carry__0_i_7__0_1[0]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.368 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/w_mult__30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.368    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/w_mult__30_carry__0_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.702 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/w_mult__30_carry__1/O[1]
                         net (fo=5, routed)           0.588     9.290    design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_i_2__0_0[1]
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.303     9.593 f  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_i_10__0/O
                         net (fo=1, routed)           0.444    10.037    design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_i_10__0_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I2_O)        0.124    10.161 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_i_2__0/O
                         net (fo=1, routed)           0.624    10.785    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[14]_0[1]
    SLICE_X39Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.183 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/w_mult__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.183    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/w_mult__60_carry__1_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.405 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/w_mult__60_carry__2/O[0]
                         net (fo=1, routed)           0.654    12.059    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult_reg[15][0]
    SLICE_X36Y84         LUT3 (Prop_lut3_I2_O)        0.328    12.387 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[15]_i_1__0/O
                         net (fo=1, routed)           0.000    12.387    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[15]_2[15]
    SLICE_X36Y84         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.473    12.652    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/s00_axi_aclk
    SLICE_X36Y84         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[15]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X36Y84         FDCE (Setup_fdce_C_D)        0.118    12.745    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[15]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 5.052ns (54.292%)  route 4.253ns (45.708%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.742     3.036    design_1_i/lab22_matbi_0/inst/u_bram0/s00_axi_aclk
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.490 r  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/DOBDO[1]
                         net (fo=17, routed)          1.562     7.053    design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1[10]
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.177 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.441     7.618    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_1_4[1]
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.742 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     7.742    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry_1[1]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.292 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.292    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__0_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.520 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__1/CO[2]
                         net (fo=2, routed)           0.831     9.351    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__0_carry__1_n_1
    SLICE_X44Y85         LUT4 (Prop_lut4_I1_O)        0.343     9.694 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry__1_i_11__1/O
                         net (fo=3, routed)           0.468    10.162    design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_2
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.327    10.489 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__60_carry__1_i_3__1/O
                         net (fo=1, routed)           0.379    10.868    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[14]_0[0]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.464 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/w_mult__60_carry__1/O[3]
                         net (fo=1, routed)           0.571    12.036    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult_reg[14]_1[3]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.306    12.342 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[14]_i_1__1/O
                         net (fo=1, routed)           0.000    12.342    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[15]_2[14]
    SLICE_X42Y86         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.474    12.653    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/s00_axi_aclk
    SLICE_X42Y86         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[14]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.079    12.707    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_2/r_mult_reg[14]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 5.254ns (56.633%)  route 4.023ns (43.367%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.752     3.046    design_1_i/lab22_matbi_0/inst/u_bram1/s00_axi_aclk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.500 f  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3/DOBDO[0]
                         net (fo=16, routed)          1.343     6.843    design_1_i/lab22_matbi_0/inst/u_bram0/w_mult__60_carry__2[27]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.150     6.993 r  design_1_i/lab22_matbi_0/inst/u_bram0/w_mult__30_carry_i_8/O
                         net (fo=1, routed)           0.308     7.302    design_1_i/lab22_matbi_0/inst/u_bram0/w_mult__30_carry_i_8_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.326     7.628 r  design_1_i/lab22_matbi_0/inst/u_bram0/w_mult__30_carry_i_4/O
                         net (fo=1, routed)           0.000     7.628    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry_i_5_1[3]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.029 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__30_carry/CO[3]
                         net (fo=1, routed)           0.000     8.029    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__30_carry_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.363 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__30_carry__0/O[1]
                         net (fo=2, routed)           0.597     8.960    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__30_carry__0_n_6
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.329     9.289 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_10/O
                         net (fo=3, routed)           0.525     9.814    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_10_n_0
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.328    10.142 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_1/O
                         net (fo=1, routed)           0.476    10.617    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_1_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.002 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.002    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.224 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__1/O[0]
                         net (fo=1, routed)           0.774    11.999    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult_reg[14][0]
    SLICE_X43Y88         LUT3 (Prop_lut3_I2_O)        0.325    12.324 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[11]_i_1/O
                         net (fo=1, routed)           0.000    12.324    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/D[11]
    SLICE_X43Y88         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.476    12.655    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/s00_axi_aclk
    SLICE_X43Y88         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[11]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X43Y88         FDCE (Setup_fdce_C_D)        0.075    12.705    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[11]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 4.824ns (51.861%)  route 4.478ns (48.139%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.752     3.046    design_1_i/lab22_matbi_0/inst/u_bram1/s00_axi_aclk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.500 r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3/DOBDO[2]
                         net (fo=16, routed)          1.512     7.013    design_1_i/lab22_matbi_0/inst/u_bram1/q0[29]
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__30_carry__0_i_3/O
                         net (fo=2, routed)           0.556     7.693    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3_2[1]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  design_1_i/lab22_matbi_0/inst/u_bram1/w_mult__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.817    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_7_1[1]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.397 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__30_carry__0/O[2]
                         net (fo=2, routed)           0.792     9.189    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__30_carry__0_n_5
    SLICE_X45Y88         LUT4 (Prop_lut4_I0_O)        0.302     9.491 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_15/O
                         net (fo=3, routed)           0.658    10.149    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__0_i_15_n_0
    SLICE_X49Y88         LUT4 (Prop_lut4_I3_O)        0.153    10.302 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__1_i_4/O
                         net (fo=1, routed)           0.355    10.656    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__1_i_4_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.759    11.415 r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/w_mult__60_carry__1/O[2]
                         net (fo=1, routed)           0.605    12.020    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult_reg[14][2]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.328    12.348 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_mult[13]_i_1/O
                         net (fo=1, routed)           0.000    12.348    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/D[13]
    SLICE_X42Y88         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.476    12.655    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/s00_axi_aclk
    SLICE_X42Y88         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[13]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X42Y88         FDCE (Setup_fdce_C_D)        0.118    12.748    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[13]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem1_addr_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.098%)  route 0.179ns (55.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.551     0.887    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y81         FDCE                                         r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem1_addr_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem1_addr_cnt_reg[10]/Q
                         net (fo=5, routed)           0.179     1.206    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_3_10[10]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.860     1.226    design_1_i/lab22_matbi_0/inst/u_bram1/s00_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.281     0.945    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.128    design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.040%)  route 0.178ns (45.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=5, routed)           0.178     1.337    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.382 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_awaddr[2]
    SLICE_X31Y99         FDRE                                         r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.845     1.211    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.624%)  route 0.181ns (46.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/Q
                         net (fo=5, routed)           0.181     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/sel_first
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.385 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_awaddr[3]
    SLICE_X31Y99         FDRE                                         r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.845     1.211    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.137%)  route 0.298ns (67.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.596     0.932    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.298     1.370    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[19]
    SLICE_X27Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.070     1.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.639     0.975    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.172    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X39Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.975    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.075     1.050    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.825     1.191    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.893    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.075     0.968    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.572     0.908    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.183     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.840     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.003%)  route 0.203ns (58.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.556     0.892    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.203     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17  design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15  design_1_i/lab22_matbi_0/inst/u_bram1/ram_reg_0/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.580ns (11.280%)  route 4.562ns (88.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.963     8.089    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/p_0_in_0
    SLICE_X39Y80         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/s00_axi_aclk
    SLICE_X39Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[2]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[2]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.580ns (11.280%)  route 4.562ns (88.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.963     8.089    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/p_0_in_0
    SLICE_X39Y80         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/s00_axi_aclk
    SLICE_X39Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[3]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_1/r_mult_reg[3]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.580ns (11.280%)  route 4.562ns (88.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.963     8.089    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/p_0_in_0
    SLICE_X39Y80         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X39Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[14]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[14]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.580ns (11.280%)  route 4.562ns (88.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.963     8.089    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/p_0_in_0
    SLICE_X39Y80         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X39Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[15]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.580ns (11.592%)  route 4.423ns (88.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.825     7.950    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/p_0_in_0
    SLICE_X39Y79         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X39Y79         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[12]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X39Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[12]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.580ns (11.592%)  route 4.423ns (88.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.825     7.950    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/p_0_in_0
    SLICE_X39Y79         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X39Y79         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[13]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X39Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[13]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.580ns (11.811%)  route 4.331ns (88.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.732     7.858    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/p_0_in_0
    SLICE_X36Y80         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X36Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[11]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X36Y80         FDCE (Recov_fdce_C_CLR)     -0.361    12.395    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[11]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.580ns (11.811%)  route 4.331ns (88.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.732     7.858    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/p_0_in_0
    SLICE_X36Y80         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X36Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[5]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X36Y80         FDCE (Recov_fdce_C_CLR)     -0.361    12.395    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[5]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.580ns (11.811%)  route 4.331ns (88.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.732     7.858    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/p_0_in_0
    SLICE_X36Y80         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X36Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[7]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X36Y80         FDCE (Recov_fdce_C_CLR)     -0.361    12.395    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[7]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.580ns (11.811%)  route 4.331ns (88.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.599     4.002    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.126 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         3.732     7.858    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/p_0_in_0
    SLICE_X36Y80         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.468    12.647    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/s00_axi_aclk
    SLICE_X36Y80         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[9]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X36Y80         FDCE (Recov_fdce_C_CLR)     -0.361    12.395    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_3/r_mult_reg[9]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.656%)  route 0.539ns (74.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.341     1.618    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y94         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.824     1.190    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y94         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[28]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.656%)  route 0.539ns (74.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.341     1.618    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y94         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.824     1.190    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y94         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[29]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.656%)  route 0.539ns (74.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.341     1.618    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y94         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.824     1.190    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y94         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[30]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (23.004%)  route 0.623ns (76.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.425     1.701    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y93         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.824     1.190    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[24]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (23.004%)  route 0.623ns (76.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.425     1.701    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y93         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.824     1.190    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[25]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (23.004%)  route 0.623ns (76.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.425     1.701    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y93         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.824     1.190    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[26]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (23.004%)  route 0.623ns (76.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.425     1.701    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y93         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.824     1.190    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[27]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.841    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.323%)  route 0.686ns (78.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.489     1.765    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y92         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.823     1.189    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y92         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[20]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.323%)  route 0.686ns (78.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.489     1.765    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y92         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.823     1.189    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y92         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[21]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.323%)  route 0.686ns (78.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.231    design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X36Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=664, routed)         0.489     1.765    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/p_0_in_0
    SLICE_X36Y92         FDCE                                         f  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.823     1.189    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/s00_axi_aclk
    SLICE_X36Y92         FDCE                                         r  design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[22]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.925    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.789ns  (logic 0.124ns (6.932%)  route 1.665ns (93.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.665     1.665    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.789 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.789    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        1.480     2.659    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.045ns (6.449%)  route 0.653ns (93.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.653     0.653    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.698 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.698    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1204, routed)        0.825     1.191    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





