
output/utloader.elf:     file format elf32-littlearm


Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20010000 	andcs	r0, r1, r0
 8000004:	08000c2d 	stmdaeq	r0, {r0, r2, r3, r5, sl, fp}
 8000008:	080003a1 	stmdaeq	r0, {r0, r5, r7, r8, r9}
 800000c:	080003ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, r9}
 8000010:	080003b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, r9}
 8000014:	080003bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, r9}
 8000018:	080003c5 	stmdaeq	r0, {r0, r2, r6, r7, r8, r9}
	...
 800002c:	080003cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, r9}
 8000030:	080003d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, r9}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	080003e5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, r9}
 800003c:	080003f1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r8, r9}
 8000040:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000044:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000048:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 800004c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000050:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000054:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000058:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 800005c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000060:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000064:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000068:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 800006c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000070:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000074:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000078:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 800007c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000080:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000084:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000088:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 800008c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000090:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000094:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000098:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 800009c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000a0:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000a4:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000a8:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000ac:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000b0:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000b4:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000b8:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000bc:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000c0:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000c4:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000c8:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000cc:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000d0:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000d4:	08000321 	stmdaeq	r0, {r0, r5, r8, r9}
 80000d8:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000dc:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000e0:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000e4:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000e8:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000ec:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000f0:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000f4:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000f8:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000fc:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000100:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000104:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000108:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 800010c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000110:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000114:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000118:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 800011c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000120:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000124:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 8000128:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 800012c:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
	...
 80001e0:	f1e0f85f 			; <UNDEFINED> instruction: 0xf1e0f85f

Disassembly of section .text:

080001e4 <NVIC_Configuration>:
  * @brief  配置嵌套向量中断控制器NVIC
  * @param  无
  * @retval 无
  */
static void NVIC_Configuration(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b082      	sub	sp, #8
 80001e8:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;
  
  /* 嵌套向量中断控制器组选择 */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80001ea:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80001ee:	f000 fb49 	bl	8000884 <NVIC_PriorityGroupConfig>
  
  /* 配置USART为中断源 */
  NVIC_InitStructure.NVIC_IRQChannel = DEBUG_USART_IRQ;
 80001f2:	2325      	movs	r3, #37	; 0x25
 80001f4:	713b      	strb	r3, [r7, #4]
  /* 抢断优先级*/
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80001f6:	2301      	movs	r3, #1
 80001f8:	717b      	strb	r3, [r7, #5]
  /* 子优先级 */
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80001fa:	2301      	movs	r3, #1
 80001fc:	71bb      	strb	r3, [r7, #6]
  /* 使能中断 */
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80001fe:	2301      	movs	r3, #1
 8000200:	71fb      	strb	r3, [r7, #7]
  /* 初始化配置NVIC */
  NVIC_Init(&NVIC_InitStructure);
 8000202:	1d3b      	adds	r3, r7, #4
 8000204:	4618      	mov	r0, r3
 8000206:	f000 fb4f 	bl	80008a8 <NVIC_Init>
}
 800020a:	bf00      	nop
 800020c:	3708      	adds	r7, #8
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop

08000214 <USART_Config>:
  * @brief  USART GPIO 配置,工作参数配置
  * @param  无
  * @retval 无
  */
void USART_Config(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b086      	sub	sp, #24
 8000218:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;

	// 打开串口GPIO的时钟
	DEBUG_USART_GPIO_APBxClkCmd(DEBUG_USART_GPIO_CLK, ENABLE);
 800021a:	2101      	movs	r1, #1
 800021c:	2004      	movs	r0, #4
 800021e:	f000 fb13 	bl	8000848 <RCC_APB2PeriphClockCmd>
	
	// 打开串口外设的时钟
	DEBUG_USART_APBxClkCmd(DEBUG_USART_CLK, ENABLE);
 8000222:	2101      	movs	r1, #1
 8000224:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000228:	f000 fb0e 	bl	8000848 <RCC_APB2PeriphClockCmd>

	// 将USART Tx的GPIO配置为推挽复用模式
	GPIO_InitStructure.GPIO_Pin = DEBUG_USART_TX_GPIO_PIN;
 800022c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000230:	82bb      	strh	r3, [r7, #20]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000232:	2318      	movs	r3, #24
 8000234:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000236:	2303      	movs	r3, #3
 8000238:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(DEBUG_USART_TX_GPIO_PORT, &GPIO_InitStructure);
 800023a:	f107 0314 	add.w	r3, r7, #20
 800023e:	4619      	mov	r1, r3
 8000240:	4817      	ldr	r0, [pc, #92]	; (80002a0 <USART_Config+0x8c>)
 8000242:	f000 f995 	bl	8000570 <GPIO_Init>

  // 将USART Rx的GPIO配置为浮空输入模式
	GPIO_InitStructure.GPIO_Pin = DEBUG_USART_RX_GPIO_PIN;
 8000246:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800024a:	82bb      	strh	r3, [r7, #20]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800024c:	2304      	movs	r3, #4
 800024e:	75fb      	strb	r3, [r7, #23]
	GPIO_Init(DEBUG_USART_RX_GPIO_PORT, &GPIO_InitStructure);
 8000250:	f107 0314 	add.w	r3, r7, #20
 8000254:	4619      	mov	r1, r3
 8000256:	4812      	ldr	r0, [pc, #72]	; (80002a0 <USART_Config+0x8c>)
 8000258:	f000 f98a 	bl	8000570 <GPIO_Init>
	
	// 配置串口的工作参数
	// 配置波特率
	USART_InitStructure.USART_BaudRate = DEBUG_USART_BAUDRATE;
 800025c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000260:	607b      	str	r3, [r7, #4]
	// 配置 针数据字长
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000262:	2300      	movs	r3, #0
 8000264:	813b      	strh	r3, [r7, #8]
	// 配置停止位
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000266:	2300      	movs	r3, #0
 8000268:	817b      	strh	r3, [r7, #10]
	// 配置校验位
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 800026a:	2300      	movs	r3, #0
 800026c:	81bb      	strh	r3, [r7, #12]
	// 配置硬件流控制
	USART_InitStructure.USART_HardwareFlowControl = 
 800026e:	2300      	movs	r3, #0
 8000270:	823b      	strh	r3, [r7, #16]
	USART_HardwareFlowControl_None;
	// 配置工作模式，收发一起
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000272:	230c      	movs	r3, #12
 8000274:	81fb      	strh	r3, [r7, #14]
	// 完成串口的初始化配置
	USART_Init(DEBUG_USARTx, &USART_InitStructure);
 8000276:	1d3b      	adds	r3, r7, #4
 8000278:	4619      	mov	r1, r3
 800027a:	480a      	ldr	r0, [pc, #40]	; (80002a4 <USART_Config+0x90>)
 800027c:	f000 fb76 	bl	800096c <USART_Init>
	
	// 串口中断优先级配置
	NVIC_Configuration();
 8000280:	f7ff ffb0 	bl	80001e4 <NVIC_Configuration>
	
	// 使能串口接收中断
	USART_ITConfig(DEBUG_USARTx, USART_IT_RXNE, ENABLE);	
 8000284:	2201      	movs	r2, #1
 8000286:	f240 5125 	movw	r1, #1317	; 0x525
 800028a:	4806      	ldr	r0, [pc, #24]	; (80002a4 <USART_Config+0x90>)
 800028c:	f000 fc48 	bl	8000b20 <USART_ITConfig>
	
	// 使能串口
	USART_Cmd(DEBUG_USARTx, ENABLE);	    
 8000290:	2101      	movs	r1, #1
 8000292:	4804      	ldr	r0, [pc, #16]	; (80002a4 <USART_Config+0x90>)
 8000294:	f000 fc24 	bl	8000ae0 <USART_Cmd>
}
 8000298:	bf00      	nop
 800029a:	3718      	adds	r7, #24
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	40010800 	andmi	r0, r1, r0, lsl #16
 80002a4:	40013800 	andmi	r3, r1, r0, lsl #16

080002a8 <Usart_SendByte>:

/*****************  发送一个字节 **********************/
void Usart_SendByte( USART_TypeDef * pUSARTx, uint8_t ch)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	460b      	mov	r3, r1
 80002b2:	70fb      	strb	r3, [r7, #3]
	/* 发送一个字节数据到USART */
	USART_SendData(pUSARTx,ch);
 80002b4:	78fb      	ldrb	r3, [r7, #3]
 80002b6:	b29b      	uxth	r3, r3
 80002b8:	4619      	mov	r1, r3
 80002ba:	6878      	ldr	r0, [r7, #4]
 80002bc:	f000 fc78 	bl	8000bb0 <USART_SendData>
		
	/* 等待发送数据寄存器为空 */
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);	
 80002c0:	bf00      	nop
 80002c2:	2180      	movs	r1, #128	; 0x80
 80002c4:	6878      	ldr	r0, [r7, #4]
 80002c6:	f000 fc95 	bl	8000bf4 <USART_GetFlagStatus>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d0f8      	beq.n	80002c2 <Usart_SendByte+0x1a>
}
 80002d0:	bf00      	nop
 80002d2:	3708      	adds	r7, #8
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}

080002d8 <Usart_SendString>:
	while(USART_GetFlagStatus(pUSARTx,USART_FLAG_TC)==RESET);
}

/*****************  发送字符串 **********************/
void Usart_SendString( USART_TypeDef * pUSARTx, char *str)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b084      	sub	sp, #16
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
 80002e0:	6039      	str	r1, [r7, #0]
	unsigned int k=0;
 80002e2:	2300      	movs	r3, #0
 80002e4:	60fb      	str	r3, [r7, #12]
  do 
  {
      Usart_SendByte( pUSARTx, *(str + k) );
 80002e6:	683a      	ldr	r2, [r7, #0]
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	4413      	add	r3, r2
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	4619      	mov	r1, r3
 80002f0:	6878      	ldr	r0, [r7, #4]
 80002f2:	f7ff ffd9 	bl	80002a8 <Usart_SendByte>
      k++;
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	3301      	adds	r3, #1
 80002fa:	60fb      	str	r3, [r7, #12]
  } while(*(str + k)!='\0');
 80002fc:	683a      	ldr	r2, [r7, #0]
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	4413      	add	r3, r2
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d1ee      	bne.n	80002e6 <Usart_SendString+0xe>
  
  /* 等待发送完成 */
  while(USART_GetFlagStatus(pUSARTx,USART_FLAG_TC)==RESET)
 8000308:	bf00      	nop
 800030a:	2140      	movs	r1, #64	; 0x40
 800030c:	6878      	ldr	r0, [r7, #4]
 800030e:	f000 fc71 	bl	8000bf4 <USART_GetFlagStatus>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d0f8      	beq.n	800030a <Usart_SendString+0x32>
  {}
}
 8000318:	bf00      	nop
 800031a:	3710      	adds	r7, #16
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}

08000320 <USART1_IRQHandler>:
	USART_SendData(pUSARTx,temp_l);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);	
}

void DEBUG_USART_IRQHandler(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
	uint16_t data;
	data = USART_ReceiveData(DEBUG_USARTx);
 8000326:	4806      	ldr	r0, [pc, #24]	; (8000340 <USART1_IRQHandler+0x20>)
 8000328:	f000 fc54 	bl	8000bd4 <USART_ReceiveData>
 800032c:	4603      	mov	r3, r0
 800032e:	80fb      	strh	r3, [r7, #6]

	Usart_SendString( DEBUG_USARTx, "recv:\n");
 8000330:	4904      	ldr	r1, [pc, #16]	; (8000344 <USART1_IRQHandler+0x24>)
 8000332:	4803      	ldr	r0, [pc, #12]	; (8000340 <USART1_IRQHandler+0x20>)
 8000334:	f7ff ffd0 	bl	80002d8 <Usart_SendString>
}
 8000338:	bf00      	nop
 800033a:	3708      	adds	r7, #8
 800033c:	46bd      	mov	sp, r7
 800033e:	bd80      	pop	{r7, pc}
 8000340:	40013800 	andmi	r3, r1, r0, lsl #16
 8000344:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}

08000348 <main>:
#define RCC_BASE      (AHBPERIPH_BASE + 0x1000)
/*RCC的AHB1时钟使能寄存器地址,强制转换成指针*/
#define RCC_APB2ENR      *(unsigned int*)(RCC_BASE+0x18)

int main(void)
{	
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
        printf("%d %d \n", g_1, g_2);
    }   
#endif

    // 开启GPIOB 端口时钟
    RCC_APB2ENR |= (1<<3);
 800034c:	4a0f      	ldr	r2, [pc, #60]	; (800038c <main+0x44>)
 800034e:	4b0f      	ldr	r3, [pc, #60]	; (800038c <main+0x44>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	f043 0308 	orr.w	r3, r3, #8
 8000356:	6013      	str	r3, [r2, #0]

    //清空控制PB0的端口位
    GPIOB_CRL &= ~( 0x0F<< (4*0));  
 8000358:	4a0d      	ldr	r2, [pc, #52]	; (8000390 <main+0x48>)
 800035a:	4b0d      	ldr	r3, [pc, #52]	; (8000390 <main+0x48>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	f023 030f 	bic.w	r3, r3, #15
 8000362:	6013      	str	r3, [r2, #0]
    // 配置PB0为通用推挽输出，速度为10M
    GPIOB_CRL |= (1<<4*0);
 8000364:	4a0a      	ldr	r2, [pc, #40]	; (8000390 <main+0x48>)
 8000366:	4b0a      	ldr	r3, [pc, #40]	; (8000390 <main+0x48>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	f043 0301 	orr.w	r3, r3, #1
 800036e:	6013      	str	r3, [r2, #0]

    // PB0 输出 低电平
    GPIOB_ODR &= ~(1<<0);
 8000370:	4a08      	ldr	r2, [pc, #32]	; (8000394 <main+0x4c>)
 8000372:	4b08      	ldr	r3, [pc, #32]	; (8000394 <main+0x4c>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f023 0301 	bic.w	r3, r3, #1
 800037a:	6013      	str	r3, [r2, #0]
    
    USART_Config();
 800037c:	f7ff ff4a 	bl	8000214 <USART_Config>

    Usart_SendString( DEBUG_USARTx,"test1111111111\n");
 8000380:	4905      	ldr	r1, [pc, #20]	; (8000398 <main+0x50>)
 8000382:	4806      	ldr	r0, [pc, #24]	; (800039c <main+0x54>)
 8000384:	f7ff ffa8 	bl	80002d8 <Usart_SendString>

    while(1) {
        
    }
 8000388:	e7fe      	b.n	8000388 <main+0x40>
 800038a:	bf00      	nop
 800038c:	40021018 	andmi	r1, r2, r8, lsl r0
 8000390:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000394:	40010c0c 	andmi	r0, r1, ip, lsl #24
 8000398:	08000c90 	stmdaeq	r0, {r4, r7, sl, fp}
 800039c:	40013800 	andmi	r3, r1, r0, lsl #16

080003a0 <NMI_Handler>:
#include "stm32f10x_it.h" 


 
void NMI_Handler(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
}
 80003a4:	bf00      	nop
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bc80      	pop	{r7}
 80003aa:	4770      	bx	lr

080003ac <HardFault_Handler>:
 
void HardFault_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80003b0:	e7fe      	b.n	80003b0 <HardFault_Handler+0x4>
 80003b2:	bf00      	nop

080003b4 <MemManage_Handler>:
}
 
void MemManage_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80003b8:	e7fe      	b.n	80003b8 <MemManage_Handler+0x4>
 80003ba:	bf00      	nop

080003bc <BusFault_Handler>:
}

 
void BusFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80003c0:	e7fe      	b.n	80003c0 <BusFault_Handler+0x4>
 80003c2:	bf00      	nop

080003c4 <UsageFault_Handler>:
}
 
void UsageFault_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80003c8:	e7fe      	b.n	80003c8 <UsageFault_Handler+0x4>
 80003ca:	bf00      	nop

080003cc <SVC_Handler>:
}
 
void SVC_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bc80      	pop	{r7}
 80003d6:	4770      	bx	lr

080003d8 <DebugMon_Handler>:
 
void DebugMon_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
}
 80003dc:	bf00      	nop
 80003de:	46bd      	mov	sp, r7
 80003e0:	bc80      	pop	{r7}
 80003e2:	4770      	bx	lr

080003e4 <PendSV_Handler>:
 
void PendSV_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc80      	pop	{r7}
 80003ee:	4770      	bx	lr

080003f0 <SysTick_Handler>:
 
void SysTick_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
}
 80003f4:	bf00      	nop
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr

080003fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000400:	4a15      	ldr	r2, [pc, #84]	; (8000458 <SystemInit+0x5c>)
 8000402:	4b15      	ldr	r3, [pc, #84]	; (8000458 <SystemInit+0x5c>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	f043 0301 	orr.w	r3, r3, #1
 800040a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800040c:	4912      	ldr	r1, [pc, #72]	; (8000458 <SystemInit+0x5c>)
 800040e:	4b12      	ldr	r3, [pc, #72]	; (8000458 <SystemInit+0x5c>)
 8000410:	685a      	ldr	r2, [r3, #4]
 8000412:	4b12      	ldr	r3, [pc, #72]	; (800045c <SystemInit+0x60>)
 8000414:	4013      	ands	r3, r2
 8000416:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000418:	4a0f      	ldr	r2, [pc, #60]	; (8000458 <SystemInit+0x5c>)
 800041a:	4b0f      	ldr	r3, [pc, #60]	; (8000458 <SystemInit+0x5c>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000422:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000426:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000428:	4a0b      	ldr	r2, [pc, #44]	; (8000458 <SystemInit+0x5c>)
 800042a:	4b0b      	ldr	r3, [pc, #44]	; (8000458 <SystemInit+0x5c>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000432:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000434:	4a08      	ldr	r2, [pc, #32]	; (8000458 <SystemInit+0x5c>)
 8000436:	4b08      	ldr	r3, [pc, #32]	; (8000458 <SystemInit+0x5c>)
 8000438:	685b      	ldr	r3, [r3, #4]
 800043a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800043e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000440:	4b05      	ldr	r3, [pc, #20]	; (8000458 <SystemInit+0x5c>)
 8000442:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000446:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000448:	f000 f80c 	bl	8000464 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800044c:	4b04      	ldr	r3, [pc, #16]	; (8000460 <SystemInit+0x64>)
 800044e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000452:	609a      	str	r2, [r3, #8]
#endif 
}
 8000454:	bf00      	nop
 8000456:	bd80      	pop	{r7, pc}
 8000458:	40021000 	andmi	r1, r2, r0
 800045c:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000
 8000460:	e000ed00 	and	lr, r0, r0, lsl #26

08000464 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000468:	f000 f802 	bl	8000470 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 800046c:	bf00      	nop
 800046e:	bd80      	pop	{r7, pc}

08000470 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000470:	b480      	push	{r7}
 8000472:	b083      	sub	sp, #12
 8000474:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000476:	2300      	movs	r3, #0
 8000478:	607b      	str	r3, [r7, #4]
 800047a:	2300      	movs	r3, #0
 800047c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800047e:	4a3a      	ldr	r2, [pc, #232]	; (8000568 <SetSysClockTo72+0xf8>)
 8000480:	4b39      	ldr	r3, [pc, #228]	; (8000568 <SetSysClockTo72+0xf8>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000488:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800048a:	4b37      	ldr	r3, [pc, #220]	; (8000568 <SetSysClockTo72+0xf8>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000492:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	3301      	adds	r3, #1
 8000498:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d103      	bne.n	80004a8 <SetSysClockTo72+0x38>
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80004a6:	d1f0      	bne.n	800048a <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80004a8:	4b2f      	ldr	r3, [pc, #188]	; (8000568 <SetSysClockTo72+0xf8>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d002      	beq.n	80004ba <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80004b4:	2301      	movs	r3, #1
 80004b6:	603b      	str	r3, [r7, #0]
 80004b8:	e001      	b.n	80004be <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80004ba:	2300      	movs	r3, #0
 80004bc:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80004be:	683b      	ldr	r3, [r7, #0]
 80004c0:	2b01      	cmp	r3, #1
 80004c2:	d14b      	bne.n	800055c <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80004c4:	4a29      	ldr	r2, [pc, #164]	; (800056c <SetSysClockTo72+0xfc>)
 80004c6:	4b29      	ldr	r3, [pc, #164]	; (800056c <SetSysClockTo72+0xfc>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	f043 0310 	orr.w	r3, r3, #16
 80004ce:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80004d0:	4a26      	ldr	r2, [pc, #152]	; (800056c <SetSysClockTo72+0xfc>)
 80004d2:	4b26      	ldr	r3, [pc, #152]	; (800056c <SetSysClockTo72+0xfc>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f023 0303 	bic.w	r3, r3, #3
 80004da:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80004dc:	4a23      	ldr	r2, [pc, #140]	; (800056c <SetSysClockTo72+0xfc>)
 80004de:	4b23      	ldr	r3, [pc, #140]	; (800056c <SetSysClockTo72+0xfc>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	f043 0302 	orr.w	r3, r3, #2
 80004e6:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80004e8:	4a1f      	ldr	r2, [pc, #124]	; (8000568 <SetSysClockTo72+0xf8>)
 80004ea:	4b1f      	ldr	r3, [pc, #124]	; (8000568 <SetSysClockTo72+0xf8>)
 80004ec:	685b      	ldr	r3, [r3, #4]
 80004ee:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80004f0:	4a1d      	ldr	r2, [pc, #116]	; (8000568 <SetSysClockTo72+0xf8>)
 80004f2:	4b1d      	ldr	r3, [pc, #116]	; (8000568 <SetSysClockTo72+0xf8>)
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80004f8:	4a1b      	ldr	r2, [pc, #108]	; (8000568 <SetSysClockTo72+0xf8>)
 80004fa:	4b1b      	ldr	r3, [pc, #108]	; (8000568 <SetSysClockTo72+0xf8>)
 80004fc:	685b      	ldr	r3, [r3, #4]
 80004fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000502:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000504:	4a18      	ldr	r2, [pc, #96]	; (8000568 <SetSysClockTo72+0xf8>)
 8000506:	4b18      	ldr	r3, [pc, #96]	; (8000568 <SetSysClockTo72+0xf8>)
 8000508:	685b      	ldr	r3, [r3, #4]
 800050a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800050e:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000510:	4a15      	ldr	r2, [pc, #84]	; (8000568 <SetSysClockTo72+0xf8>)
 8000512:	4b15      	ldr	r3, [pc, #84]	; (8000568 <SetSysClockTo72+0xf8>)
 8000514:	685b      	ldr	r3, [r3, #4]
 8000516:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 800051a:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800051c:	4a12      	ldr	r2, [pc, #72]	; (8000568 <SetSysClockTo72+0xf8>)
 800051e:	4b12      	ldr	r3, [pc, #72]	; (8000568 <SetSysClockTo72+0xf8>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000526:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000528:	bf00      	nop
 800052a:	4b0f      	ldr	r3, [pc, #60]	; (8000568 <SetSysClockTo72+0xf8>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000532:	2b00      	cmp	r3, #0
 8000534:	d0f9      	beq.n	800052a <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000536:	4a0c      	ldr	r2, [pc, #48]	; (8000568 <SetSysClockTo72+0xf8>)
 8000538:	4b0b      	ldr	r3, [pc, #44]	; (8000568 <SetSysClockTo72+0xf8>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	f023 0303 	bic.w	r3, r3, #3
 8000540:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000542:	4a09      	ldr	r2, [pc, #36]	; (8000568 <SetSysClockTo72+0xf8>)
 8000544:	4b08      	ldr	r3, [pc, #32]	; (8000568 <SetSysClockTo72+0xf8>)
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	f043 0302 	orr.w	r3, r3, #2
 800054c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800054e:	bf00      	nop
 8000550:	4b05      	ldr	r3, [pc, #20]	; (8000568 <SetSysClockTo72+0xf8>)
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	f003 030c 	and.w	r3, r3, #12
 8000558:	2b08      	cmp	r3, #8
 800055a:	d1f9      	bne.n	8000550 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 800055c:	bf00      	nop
 800055e:	370c      	adds	r7, #12
 8000560:	46bd      	mov	sp, r7
 8000562:	bc80      	pop	{r7}
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	40021000 	andmi	r1, r2, r0
 800056c:	40022000 	andmi	r2, r2, r0

08000570 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000570:	b480      	push	{r7}
 8000572:	b089      	sub	sp, #36	; 0x24
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800057a:	2300      	movs	r3, #0
 800057c:	61fb      	str	r3, [r7, #28]
 800057e:	2300      	movs	r3, #0
 8000580:	613b      	str	r3, [r7, #16]
 8000582:	2300      	movs	r3, #0
 8000584:	61bb      	str	r3, [r7, #24]
 8000586:	2300      	movs	r3, #0
 8000588:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 800058a:	2300      	movs	r3, #0
 800058c:	617b      	str	r3, [r7, #20]
 800058e:	2300      	movs	r3, #0
 8000590:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	78db      	ldrb	r3, [r3, #3]
 8000596:	f003 030f 	and.w	r3, r3, #15
 800059a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	78db      	ldrb	r3, [r3, #3]
 80005a0:	f003 0310 	and.w	r3, r3, #16
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d005      	beq.n	80005b4 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	789b      	ldrb	r3, [r3, #2]
 80005ac:	461a      	mov	r2, r3
 80005ae:	69fb      	ldr	r3, [r7, #28]
 80005b0:	4313      	orrs	r3, r2
 80005b2:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	881b      	ldrh	r3, [r3, #0]
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d044      	beq.n	8000648 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80005c4:	2300      	movs	r3, #0
 80005c6:	61bb      	str	r3, [r7, #24]
 80005c8:	e038      	b.n	800063c <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80005ca:	2201      	movs	r2, #1
 80005cc:	69bb      	ldr	r3, [r7, #24]
 80005ce:	fa02 f303 	lsl.w	r3, r2, r3
 80005d2:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	881b      	ldrh	r3, [r3, #0]
 80005d8:	461a      	mov	r2, r3
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	4013      	ands	r3, r2
 80005de:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80005e0:	693a      	ldr	r2, [r7, #16]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d126      	bne.n	8000636 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80005e8:	69bb      	ldr	r3, [r7, #24]
 80005ea:	009b      	lsls	r3, r3, #2
 80005ec:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80005ee:	220f      	movs	r2, #15
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	fa02 f303 	lsl.w	r3, r2, r3
 80005f6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	43db      	mvns	r3, r3
 80005fc:	697a      	ldr	r2, [r7, #20]
 80005fe:	4013      	ands	r3, r2
 8000600:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000602:	69fa      	ldr	r2, [r7, #28]
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	fa02 f303 	lsl.w	r3, r2, r3
 800060a:	697a      	ldr	r2, [r7, #20]
 800060c:	4313      	orrs	r3, r2
 800060e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	78db      	ldrb	r3, [r3, #3]
 8000614:	2b28      	cmp	r3, #40	; 0x28
 8000616:	d105      	bne.n	8000624 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000618:	2201      	movs	r2, #1
 800061a:	69bb      	ldr	r3, [r7, #24]
 800061c:	409a      	lsls	r2, r3
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	615a      	str	r2, [r3, #20]
 8000622:	e008      	b.n	8000636 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	78db      	ldrb	r3, [r3, #3]
 8000628:	2b48      	cmp	r3, #72	; 0x48
 800062a:	d104      	bne.n	8000636 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 800062c:	2201      	movs	r2, #1
 800062e:	69bb      	ldr	r3, [r7, #24]
 8000630:	409a      	lsls	r2, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000636:	69bb      	ldr	r3, [r7, #24]
 8000638:	3301      	adds	r3, #1
 800063a:	61bb      	str	r3, [r7, #24]
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	2b07      	cmp	r3, #7
 8000640:	d9c3      	bls.n	80005ca <GPIO_Init+0x5a>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	697a      	ldr	r2, [r7, #20]
 8000646:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	881b      	ldrh	r3, [r3, #0]
 800064c:	2bff      	cmp	r3, #255	; 0xff
 800064e:	d946      	bls.n	80006de <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	685b      	ldr	r3, [r3, #4]
 8000654:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000656:	2300      	movs	r3, #0
 8000658:	61bb      	str	r3, [r7, #24]
 800065a:	e03a      	b.n	80006d2 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 800065c:	69bb      	ldr	r3, [r7, #24]
 800065e:	3308      	adds	r3, #8
 8000660:	2201      	movs	r2, #1
 8000662:	fa02 f303 	lsl.w	r3, r2, r3
 8000666:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	881b      	ldrh	r3, [r3, #0]
 800066c:	461a      	mov	r2, r3
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	4013      	ands	r3, r2
 8000672:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000674:	693a      	ldr	r2, [r7, #16]
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	429a      	cmp	r2, r3
 800067a:	d127      	bne.n	80006cc <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 800067c:	69bb      	ldr	r3, [r7, #24]
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000682:	220f      	movs	r2, #15
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	fa02 f303 	lsl.w	r3, r2, r3
 800068a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	43db      	mvns	r3, r3
 8000690:	697a      	ldr	r2, [r7, #20]
 8000692:	4013      	ands	r3, r2
 8000694:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000696:	69fa      	ldr	r2, [r7, #28]
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	fa02 f303 	lsl.w	r3, r2, r3
 800069e:	697a      	ldr	r2, [r7, #20]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	78db      	ldrb	r3, [r3, #3]
 80006a8:	2b28      	cmp	r3, #40	; 0x28
 80006aa:	d105      	bne.n	80006b8 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80006ac:	69bb      	ldr	r3, [r7, #24]
 80006ae:	3308      	adds	r3, #8
 80006b0:	2201      	movs	r2, #1
 80006b2:	409a      	lsls	r2, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	78db      	ldrb	r3, [r3, #3]
 80006bc:	2b48      	cmp	r3, #72	; 0x48
 80006be:	d105      	bne.n	80006cc <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80006c0:	69bb      	ldr	r3, [r7, #24]
 80006c2:	3308      	adds	r3, #8
 80006c4:	2201      	movs	r2, #1
 80006c6:	409a      	lsls	r2, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80006cc:	69bb      	ldr	r3, [r7, #24]
 80006ce:	3301      	adds	r3, #1
 80006d0:	61bb      	str	r3, [r7, #24]
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	2b07      	cmp	r3, #7
 80006d6:	d9c1      	bls.n	800065c <GPIO_Init+0xec>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	697a      	ldr	r2, [r7, #20]
 80006dc:	605a      	str	r2, [r3, #4]
  }
}
 80006de:	bf00      	nop
 80006e0:	3724      	adds	r7, #36	; 0x24
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr

080006e8 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b087      	sub	sp, #28
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]
 80006f4:	2300      	movs	r3, #0
 80006f6:	613b      	str	r3, [r7, #16]
 80006f8:	2300      	movs	r3, #0
 80006fa:	60fb      	str	r3, [r7, #12]
 80006fc:	2300      	movs	r3, #0
 80006fe:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000700:	4b4c      	ldr	r3, [pc, #304]	; (8000834 <RCC_GetClocksFreq+0x14c>)
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	f003 030c 	and.w	r3, r3, #12
 8000708:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 800070a:	697b      	ldr	r3, [r7, #20]
 800070c:	2b04      	cmp	r3, #4
 800070e:	d007      	beq.n	8000720 <RCC_GetClocksFreq+0x38>
 8000710:	2b08      	cmp	r3, #8
 8000712:	d009      	beq.n	8000728 <RCC_GetClocksFreq+0x40>
 8000714:	2b00      	cmp	r3, #0
 8000716:	d133      	bne.n	8000780 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	4a47      	ldr	r2, [pc, #284]	; (8000838 <RCC_GetClocksFreq+0x150>)
 800071c:	601a      	str	r2, [r3, #0]
      break;
 800071e:	e033      	b.n	8000788 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4a45      	ldr	r2, [pc, #276]	; (8000838 <RCC_GetClocksFreq+0x150>)
 8000724:	601a      	str	r2, [r3, #0]
      break;
 8000726:	e02f      	b.n	8000788 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000728:	4b42      	ldr	r3, [pc, #264]	; (8000834 <RCC_GetClocksFreq+0x14c>)
 800072a:	685b      	ldr	r3, [r3, #4]
 800072c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000730:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000732:	4b40      	ldr	r3, [pc, #256]	; (8000834 <RCC_GetClocksFreq+0x14c>)
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800073a:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	0c9b      	lsrs	r3, r3, #18
 8000740:	3302      	adds	r3, #2
 8000742:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d106      	bne.n	8000758 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800074a:	693b      	ldr	r3, [r7, #16]
 800074c:	4a3b      	ldr	r2, [pc, #236]	; (800083c <RCC_GetClocksFreq+0x154>)
 800074e:	fb02 f203 	mul.w	r2, r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000756:	e017      	b.n	8000788 <RCC_GetClocksFreq+0xa0>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000758:	4b36      	ldr	r3, [pc, #216]	; (8000834 <RCC_GetClocksFreq+0x14c>)
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000760:	2b00      	cmp	r3, #0
 8000762:	d006      	beq.n	8000772 <RCC_GetClocksFreq+0x8a>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000764:	693b      	ldr	r3, [r7, #16]
 8000766:	4a35      	ldr	r2, [pc, #212]	; (800083c <RCC_GetClocksFreq+0x154>)
 8000768:	fb02 f203 	mul.w	r2, r2, r3
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000770:	e00a      	b.n	8000788 <RCC_GetClocksFreq+0xa0>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000772:	693b      	ldr	r3, [r7, #16]
 8000774:	4a30      	ldr	r2, [pc, #192]	; (8000838 <RCC_GetClocksFreq+0x150>)
 8000776:	fb02 f203 	mul.w	r2, r2, r3
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800077e:	e003      	b.n	8000788 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4a2d      	ldr	r2, [pc, #180]	; (8000838 <RCC_GetClocksFreq+0x150>)
 8000784:	601a      	str	r2, [r3, #0]
      break;
 8000786:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000788:	4b2a      	ldr	r3, [pc, #168]	; (8000834 <RCC_GetClocksFreq+0x14c>)
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000790:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	091b      	lsrs	r3, r3, #4
 8000796:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000798:	4a29      	ldr	r2, [pc, #164]	; (8000840 <RCC_GetClocksFreq+0x158>)
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	4413      	add	r3, r2
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	40da      	lsrs	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80007b0:	4b20      	ldr	r3, [pc, #128]	; (8000834 <RCC_GetClocksFreq+0x14c>)
 80007b2:	685b      	ldr	r3, [r3, #4]
 80007b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80007b8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	0a1b      	lsrs	r3, r3, #8
 80007be:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80007c0:	4a1f      	ldr	r2, [pc, #124]	; (8000840 <RCC_GetClocksFreq+0x158>)
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	4413      	add	r3, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	685a      	ldr	r2, [r3, #4]
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	40da      	lsrs	r2, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80007d8:	4b16      	ldr	r3, [pc, #88]	; (8000834 <RCC_GetClocksFreq+0x14c>)
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80007e0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	0adb      	lsrs	r3, r3, #11
 80007e6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80007e8:	4a15      	ldr	r2, [pc, #84]	; (8000840 <RCC_GetClocksFreq+0x158>)
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	4413      	add	r3, r2
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	685a      	ldr	r2, [r3, #4]
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	40da      	lsrs	r2, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000800:	4b0c      	ldr	r3, [pc, #48]	; (8000834 <RCC_GetClocksFreq+0x14c>)
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000808:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	0b9b      	lsrs	r3, r3, #14
 800080e:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000810:	4a0c      	ldr	r2, [pc, #48]	; (8000844 <RCC_GetClocksFreq+0x15c>)
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	4413      	add	r3, r2
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b2db      	uxtb	r3, r3
 800081a:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	68da      	ldr	r2, [r3, #12]
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	fbb2 f2f3 	udiv	r2, r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	611a      	str	r2, [r3, #16]
}
 800082a:	bf00      	nop
 800082c:	371c      	adds	r7, #28
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr
 8000834:	40021000 	andmi	r1, r2, r0
 8000838:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 800083c:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8000840:	20000000 	andcs	r0, r0, r0
 8000844:	20000010 	andcs	r0, r0, r0, lsl r0

08000848 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	460b      	mov	r3, r1
 8000852:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000854:	78fb      	ldrb	r3, [r7, #3]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d006      	beq.n	8000868 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800085a:	4909      	ldr	r1, [pc, #36]	; (8000880 <RCC_APB2PeriphClockCmd+0x38>)
 800085c:	4b08      	ldr	r3, [pc, #32]	; (8000880 <RCC_APB2PeriphClockCmd+0x38>)
 800085e:	699a      	ldr	r2, [r3, #24]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	4313      	orrs	r3, r2
 8000864:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000866:	e006      	b.n	8000876 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000868:	4905      	ldr	r1, [pc, #20]	; (8000880 <RCC_APB2PeriphClockCmd+0x38>)
 800086a:	4b05      	ldr	r3, [pc, #20]	; (8000880 <RCC_APB2PeriphClockCmd+0x38>)
 800086c:	699a      	ldr	r2, [r3, #24]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	43db      	mvns	r3, r3
 8000872:	4013      	ands	r3, r2
 8000874:	618b      	str	r3, [r1, #24]
  }
}
 8000876:	bf00      	nop
 8000878:	370c      	adds	r7, #12
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr
 8000880:	40021000 	andmi	r1, r2, r0

08000884 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800088c:	4a05      	ldr	r2, [pc, #20]	; (80008a4 <NVIC_PriorityGroupConfig+0x20>)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000894:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000898:	60d3      	str	r3, [r2, #12]
}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr
 80008a4:	e000ed00 	and	lr, r0, r0, lsl #26

080008a8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b087      	sub	sp, #28
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
 80008b4:	2300      	movs	r3, #0
 80008b6:	613b      	str	r3, [r7, #16]
 80008b8:	230f      	movs	r3, #15
 80008ba:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	78db      	ldrb	r3, [r3, #3]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d03a      	beq.n	800093a <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80008c4:	4b27      	ldr	r3, [pc, #156]	; (8000964 <NVIC_Init+0xbc>)
 80008c6:	68db      	ldr	r3, [r3, #12]
 80008c8:	43db      	mvns	r3, r3
 80008ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80008ce:	0a1b      	lsrs	r3, r3, #8
 80008d0:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	f1c3 0304 	rsb	r3, r3, #4
 80008d8:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 80008da:	68fa      	ldr	r2, [r7, #12]
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	fa22 f303 	lsr.w	r3, r2, r3
 80008e2:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	785b      	ldrb	r3, [r3, #1]
 80008e8:	461a      	mov	r2, r3
 80008ea:	693b      	ldr	r3, [r7, #16]
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	789b      	ldrb	r3, [r3, #2]
 80008f6:	461a      	mov	r2, r3
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	4013      	ands	r3, r2
 80008fc:	697a      	ldr	r2, [r7, #20]
 80008fe:	4313      	orrs	r3, r2
 8000900:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	011b      	lsls	r3, r3, #4
 8000906:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000908:	4a17      	ldr	r2, [pc, #92]	; (8000968 <NVIC_Init+0xc0>)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	6979      	ldr	r1, [r7, #20]
 8000910:	b2c9      	uxtb	r1, r1
 8000912:	4413      	add	r3, r2
 8000914:	460a      	mov	r2, r1
 8000916:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800091a:	4a13      	ldr	r2, [pc, #76]	; (8000968 <NVIC_Init+0xc0>)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	095b      	lsrs	r3, r3, #5
 8000922:	b2db      	uxtb	r3, r3
 8000924:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	f003 031f 	and.w	r3, r3, #31
 800092e:	2101      	movs	r1, #1
 8000930:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000934:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000938:	e00f      	b.n	800095a <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800093a:	490b      	ldr	r1, [pc, #44]	; (8000968 <NVIC_Init+0xc0>)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	095b      	lsrs	r3, r3, #5
 8000942:	b2db      	uxtb	r3, r3
 8000944:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	f003 031f 	and.w	r3, r3, #31
 800094e:	2201      	movs	r2, #1
 8000950:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000952:	f100 0320 	add.w	r3, r0, #32
 8000956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800095a:	bf00      	nop
 800095c:	371c      	adds	r7, #28
 800095e:	46bd      	mov	sp, r7
 8000960:	bc80      	pop	{r7}
 8000962:	4770      	bx	lr
 8000964:	e000ed00 	and	lr, r0, r0, lsl #26
 8000968:	e000e100 	and	lr, r0, r0, lsl #2

0800096c <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b08c      	sub	sp, #48	; 0x30
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000976:	2300      	movs	r3, #0
 8000978:	62fb      	str	r3, [r7, #44]	; 0x2c
 800097a:	2300      	movs	r3, #0
 800097c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8000982:	2300      	movs	r3, #0
 8000984:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8000986:	2300      	movs	r3, #0
 8000988:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	8a1b      	ldrh	r3, [r3, #16]
 8000992:	b29b      	uxth	r3, r3
 8000994:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000996:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000998:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 800099c:	4013      	ands	r3, r2
 800099e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	88db      	ldrh	r3, [r3, #6]
 80009a4:	461a      	mov	r2, r3
 80009a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009a8:	4313      	orrs	r3, r2
 80009aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80009ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009ae:	b29a      	uxth	r2, r3
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	899b      	ldrh	r3, [r3, #12]
 80009b8:	b29b      	uxth	r3, r3
 80009ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80009bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80009be:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80009c2:	4013      	ands	r3, r2
 80009c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	889a      	ldrh	r2, [r3, #4]
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	891b      	ldrh	r3, [r3, #8]
 80009ce:	4313      	orrs	r3, r2
 80009d0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80009d6:	4313      	orrs	r3, r2
 80009d8:	b29b      	uxth	r3, r3
 80009da:	461a      	mov	r2, r3
 80009dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009de:	4313      	orrs	r3, r2
 80009e0:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80009e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009e4:	b29a      	uxth	r2, r3
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	8a9b      	ldrh	r3, [r3, #20]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80009f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80009f4:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80009f8:	4013      	ands	r3, r2
 80009fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	899b      	ldrh	r3, [r3, #12]
 8000a00:	461a      	mov	r2, r3
 8000a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a04:	4313      	orrs	r3, r2
 8000a06:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a0a:	b29a      	uxth	r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000a10:	f107 0308 	add.w	r3, r7, #8
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff fe67 	bl	80006e8 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	4a2e      	ldr	r2, [pc, #184]	; (8000ad8 <USART_Init+0x16c>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d102      	bne.n	8000a28 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a26:	e001      	b.n	8000a2c <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000a28:	693b      	ldr	r3, [r7, #16]
 8000a2a:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	899b      	ldrh	r3, [r3, #12]
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	b21b      	sxth	r3, r3
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	da0c      	bge.n	8000a52 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000a38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	4413      	add	r3, r2
 8000a40:	009a      	lsls	r2, r3, #2
 8000a42:	441a      	add	r2, r3
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4e:	627b      	str	r3, [r7, #36]	; 0x24
 8000a50:	e00b      	b.n	8000a6a <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000a52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a54:	4613      	mov	r3, r2
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	4413      	add	r3, r2
 8000a5a:	009a      	lsls	r2, r3, #2
 8000a5c:	441a      	add	r2, r3
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a68:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8000a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6c:	4a1b      	ldr	r2, [pc, #108]	; (8000adc <USART_Init+0x170>)
 8000a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a72:	095b      	lsrs	r3, r3, #5
 8000a74:	011b      	lsls	r3, r3, #4
 8000a76:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a7a:	091b      	lsrs	r3, r3, #4
 8000a7c:	2264      	movs	r2, #100	; 0x64
 8000a7e:	fb02 f303 	mul.w	r3, r2, r3
 8000a82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	899b      	ldrh	r3, [r3, #12]
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	b21b      	sxth	r3, r3
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	da0c      	bge.n	8000aae <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000a94:	6a3b      	ldr	r3, [r7, #32]
 8000a96:	00db      	lsls	r3, r3, #3
 8000a98:	3332      	adds	r3, #50	; 0x32
 8000a9a:	4a10      	ldr	r2, [pc, #64]	; (8000adc <USART_Init+0x170>)
 8000a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000aa0:	095b      	lsrs	r3, r3, #5
 8000aa2:	f003 0307 	and.w	r3, r3, #7
 8000aa6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000aac:	e00b      	b.n	8000ac6 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000aae:	6a3b      	ldr	r3, [r7, #32]
 8000ab0:	011b      	lsls	r3, r3, #4
 8000ab2:	3332      	adds	r3, #50	; 0x32
 8000ab4:	4a09      	ldr	r2, [pc, #36]	; (8000adc <USART_Init+0x170>)
 8000ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8000aba:	095b      	lsrs	r3, r3, #5
 8000abc:	f003 030f 	and.w	r3, r3, #15
 8000ac0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	811a      	strh	r2, [r3, #8]
}
 8000ace:	bf00      	nop
 8000ad0:	3730      	adds	r7, #48	; 0x30
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40013800 	andmi	r3, r1, r0, lsl #16
 8000adc:	51eb851f 	mvnpl	r8, pc, lsl r5

08000ae0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	460b      	mov	r3, r1
 8000aea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000aec:	78fb      	ldrb	r3, [r7, #3]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d008      	beq.n	8000b04 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	899b      	ldrh	r3, [r3, #12]
 8000af6:	b29b      	uxth	r3, r3
 8000af8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000afc:	b29a      	uxth	r2, r3
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8000b02:	e007      	b.n	8000b14 <USART_Cmd+0x34>
    USARTx->CR1 |= CR1_UE_Set;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	899b      	ldrh	r3, [r3, #12]
 8000b08:	b29b      	uxth	r3, r3
 8000b0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	819a      	strh	r2, [r3, #12]
  }
}
 8000b14:	bf00      	nop
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bc80      	pop	{r7}
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b087      	sub	sp, #28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	460b      	mov	r3, r1
 8000b2a:	807b      	strh	r3, [r7, #2]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000b30:	2300      	movs	r3, #0
 8000b32:	613b      	str	r3, [r7, #16]
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	2300      	movs	r3, #0
 8000b3a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000b44:	887b      	ldrh	r3, [r7, #2]
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	095b      	lsrs	r3, r3, #5
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8000b4e:	887b      	ldrh	r3, [r7, #2]
 8000b50:	f003 031f 	and.w	r3, r3, #31
 8000b54:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000b56:	2201      	movs	r2, #1
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d103      	bne.n	8000b6e <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	330c      	adds	r3, #12
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	e009      	b.n	8000b82 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	2b02      	cmp	r3, #2
 8000b72:	d103      	bne.n	8000b7c <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	3310      	adds	r3, #16
 8000b78:	617b      	str	r3, [r7, #20]
 8000b7a:	e002      	b.n	8000b82 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	3314      	adds	r3, #20
 8000b80:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000b82:	787b      	ldrb	r3, [r7, #1]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d006      	beq.n	8000b96 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	697a      	ldr	r2, [r7, #20]
 8000b8c:	6811      	ldr	r1, [r2, #0]
 8000b8e:	68ba      	ldr	r2, [r7, #8]
 8000b90:	430a      	orrs	r2, r1
 8000b92:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000b94:	e006      	b.n	8000ba4 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	697a      	ldr	r2, [r7, #20]
 8000b9a:	6811      	ldr	r1, [r2, #0]
 8000b9c:	68ba      	ldr	r2, [r7, #8]
 8000b9e:	43d2      	mvns	r2, r2
 8000ba0:	400a      	ands	r2, r1
 8000ba2:	601a      	str	r2, [r3, #0]
  }
}
 8000ba4:	bf00      	nop
 8000ba6:	371c      	adds	r7, #28
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bc80      	pop	{r7}
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	460b      	mov	r3, r1
 8000bba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000bbc:	887b      	ldrh	r3, [r7, #2]
 8000bbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000bc2:	b29a      	uxth	r2, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	809a      	strh	r2, [r3, #4]
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bc80      	pop	{r7}
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop

08000bd4 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	889b      	ldrh	r3, [r3, #4]
 8000be0:	b29b      	uxth	r3, r3
 8000be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000be6:	b29b      	uxth	r3, r3
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bc80      	pop	{r7}
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000c00:	2300      	movs	r3, #0
 8000c02:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	881b      	ldrh	r3, [r3, #0]
 8000c08:	b29a      	uxth	r2, r3
 8000c0a:	887b      	ldrh	r3, [r7, #2]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d002      	beq.n	8000c1a <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000c14:	2301      	movs	r3, #1
 8000c16:	73fb      	strb	r3, [r7, #15]
 8000c18:	e001      	b.n	8000c1e <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bc80      	pop	{r7}
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c2c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c2e:	e003      	b.n	8000c38 <LoopCopyDataInit>

08000c30 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c30:	4b0a      	ldr	r3, [pc, #40]	; (8000c5c <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 8000c32:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c34:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c36:	3104      	adds	r1, #4

08000c38 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c38:	4809      	ldr	r0, [pc, #36]	; (8000c60 <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	; (8000c64 <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 8000c3c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c3e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c40:	d3f6      	bcc.n	8000c30 <CopyDataInit>
  ldr  r2, =_sbss
 8000c42:	4a09      	ldr	r2, [pc, #36]	; (8000c68 <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 8000c44:	e002      	b.n	8000c4c <LoopFillZerobss>

08000c46 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c46:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c48:	f842 3b04 	str.w	r3, [r2], #4

08000c4c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c4c:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <LoopFillZerobss+0x20>)
  cmp  r2, r3
 8000c4e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c50:	d3f9      	bcc.n	8000c46 <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c52:	f7ff fbd3 	bl	80003fc <SystemInit>
/* Call the applications entry point.*/
  bl  main
 8000c56:	f7ff fb77 	bl	8000348 <main>
  bx  lr    
 8000c5a:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000c5c:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c60:	20000000 	andcs	r0, r0, r0
  ldr  r3, =_edata
 8000c64:	20000014 	andcs	r0, r0, r4, lsl r0
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000c68:	20000014 	andcs	r0, r0, r4, lsl r0
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c6c:	20000014 	andcs	r0, r0, r4, lsl r0

08000c70 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c70:	e7fe      	b.n	8000c70 <ADC1_2_IRQHandler>
 8000c72:	0000      	movs	r0, r0
 8000c74:	76636572 			; <UNDEFINED> instruction: 0x76636572
 8000c78:	00000a3a 	andeq	r0, r0, sl, lsr sl
 8000c7c:	5d73255b 	cfldr64pl	mvdx2, [r3, #-364]!	; 0xfffffe94
 8000c80:	5d73255b 	cfldr64pl	mvdx2, [r3, #-364]!	; 0xfffffe94
 8000c84:	5d64255b 	cfstr64pl	mvdx2, [r4, #-364]!	; 0xfffffe94
 8000c88:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
 8000c8c:	0000000a 	andeq	r0, r0, sl
 8000c90:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
 8000c94:	31313131 	teqcc	r1, r1, lsr r1
 8000c98:	31313131 	teqcc	r1, r1, lsr r1
 8000c9c:	000a3131 	andeq	r3, sl, r1, lsr r1

Disassembly of section .data:

20000000 <_sdata>:
20000000:	00000000 	andeq	r0, r0, r0
20000004:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
20000008:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
2000000c:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

20000010 <ADCPrescTable>:
20000010:	08060402 	stmdaeq	r6, {r1, sl}

Disassembly of section ._usrstack:

20000014 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
#include "usart.h"
#include "log.h"
#include "libc.h"

s32 _assert(const char *file_name, const char *func_name, u32 line_num, char *desc)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0b24>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
    PRINT_EMG("[%s][%s][%d]: %s\n", file_name, func_name, line_num, desc);
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
    while(1);
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	342e3520 	strtcc	r3, [lr], #-1312	; 0xfffffae0
  30:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  }
}
  34:	30363130 	eorscc	r3, r6, r0, lsr r1
  38:	20393139 	eorscs	r3, r9, r9, lsr r1
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
	USART_SendData(pUSARTx,temp_h);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);
	
	/* 发送低八位 */
	USART_SendData(pUSARTx,temp_l);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);	
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <BootRAM+0xe1efa9f>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
}
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	72622d35 	rsbvc	r2, r2, #3392	; 0xd40

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
  {
    bitstatus = SET;
  58:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  5c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  }
  else
  {
    bitstatus = RESET;
  60:	6f697369 	svcvs	0x00697369
  }

  /* Return the flag status */
  return bitstatus;
}
  64:	3432206e 	ldrtcc	r2, [r2], #-110	; 0xffffff92
  68:	36393430 			; <UNDEFINED> instruction: 0x36393430
  6c:	Address 0x0000006c is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
#include "usart.h"
#include "log.h"
#include "libc.h"

s32 _assert(const char *file_name, const char *func_name, u32 line_num, char *desc)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
    PRINT_EMG("[%s][%s][%d]: %s\n", file_name, func_name, line_num, desc);
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
    while(1);
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
  28:	1a011803 	bne	4603c <__Stack_Size+0x45e3c>
  2c:	22061e01 	andcs	r1, r6, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
#include "usart.h"
#include "log.h"
#include "libc.h"

s32 _assert(const char *file_name, const char *func_name, u32 line_num, char *desc)
{
   0:	00000054 	andeq	r0, r0, r4, asr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
    PRINT_EMG("[%s][%s][%d]: %s\n", file_name, func_name, line_num, desc);
  10:	080001e4 	stmdaeq	r0, {r2, r5, r6, r7, r8}
  14:	0000002e 	andeq	r0, r0, lr, lsr #32
  18:	08000214 	stmdaeq	r0, {r2, r4, r9}
  1c:	00000094 	muleq	r0, r4, r0
  20:	080002a8 	stmdaeq	r0, {r3, r5, r7, r9}
    while(1);
  24:	00000030 	andeq	r0, r0, r0, lsr r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	0000004c 	andeq	r0, r0, ip, asr #32
  30:	080002d8 	stmdaeq	r0, {r3, r4, r6, r7, r9}
  }
}
  34:	00000048 	andeq	r0, r0, r8, asr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000058 	andeq	r0, r0, r8, asr r0
	USART_SendData(pUSARTx,temp_h);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);
	
	/* 发送低八位 */
	USART_SendData(pUSARTx,temp_l);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);	
  40:	08000320 	stmdaeq	r0, {r5, r8, r9}
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000020 	andeq	r0, r0, r0, lsr #32
	...

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
  {
    bitstatus = SET;
  58:	00000024 	andeq	r0, r0, r4, lsr #32
  5c:	070c0002 	streq	r0, [ip, -r2]
  }
  else
  {
    bitstatus = RESET;
  60:	00040000 	andeq	r0, r4, r0
	...
  }

  /* Return the flag status */
  return bitstatus;
}
  6c:	00000028 	andeq	r0, r0, r8, lsr #32
  70:	08000348 	stmdaeq	r0, {r3, r6, r8, r9}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  74:	00000058 	andeq	r0, r0, r8, asr r0
	...
  }    
  else
  {
    if (USARTx == UART5)
  80:	0000005c 	andeq	r0, r0, ip, asr r0
  84:	093f0002 	ldmdbeq	pc!, {r1}	; <UNPREDICTABLE>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080003a0 	stmdaeq	r0, {r5, r7, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
  94:	0000000c 	andeq	r0, r0, ip
  98:	080003ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9}
    }
  }
}
  9c:	00000006 	andeq	r0, r0, r6
  a0:	080003b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9}
  a4:	00000006 	andeq	r0, r0, r6
  a8:	080003bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9}
  ac:	00000006 	andeq	r0, r0, r6
  b0:	080003c4 	stmdaeq	r0, {r2, r6, r7, r8, r9}
  b4:	00000006 	andeq	r0, r0, r6
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
  b8:	080003cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9}
}
  bc:	0000000c 	andeq	r0, r0, ip
  c0:	080003d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9}
  c4:	0000000c 	andeq	r0, r0, ip
  c8:	080003e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9}
  cc:	0000000c 	andeq	r0, r0, ip
  d0:	080003f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9}
  d4:	0000000c 	andeq	r0, r0, ip
	...
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    }
  }
}
  e0:	00000034 	andeq	r0, r0, r4, lsr r0
  e4:	0a5c0002 	beq	17000f4 <__Stack_Size+0x16ffef4>
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
  f4:	00000068 	andeq	r0, r0, r8, rrx
  f8:	00000000 	andeq	r0, r0, r0
  fc:	000000d8 	ldrdeq	r0, [r0], -r8
 100:	08000464 	stmdaeq	r0, {r2, r5, r6, sl}
 104:	0000000c 	andeq	r0, r0, ip
 108:	08000470 	stmdaeq	r0, {r4, r5, r6, sl}
 10c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
 118:	000000a4 	andeq	r0, r0, r4, lsr #1
 11c:	0ea70002 	cdpeq	0, 10, cr0, cr7, cr2, {0}
 120:	00040000 	andeq	r0, r4, r0
	...
 12c:	000000e4 	andeq	r0, r0, r4, ror #1
 130:	00000000 	andeq	r0, r0, r0
 134:	00000018 	andeq	r0, r0, r8, lsl r0
 138:	08000570 	stmdaeq	r0, {r4, r5, r6, r8, sl}
 13c:	00000178 	andeq	r0, r0, r8, ror r1
 140:	00000000 	andeq	r0, r0, r0
 144:	00000026 	andeq	r0, r0, r6, lsr #32
 148:	00000000 	andeq	r0, r0, r0
 14c:	00000032 	andeq	r0, r0, r2, lsr r0
 150:	00000000 	andeq	r0, r0, r0
 154:	00000018 	andeq	r0, r0, r8, lsl r0
 158:	00000000 	andeq	r0, r0, r0
 15c:	00000032 	andeq	r0, r0, r2, lsr r0
 160:	00000000 	andeq	r0, r0, r0
 164:	00000018 	andeq	r0, r0, r8, lsl r0
 168:	00000000 	andeq	r0, r0, r0
 16c:	0000001c 	andeq	r0, r0, ip, lsl r0
 170:	00000000 	andeq	r0, r0, r0
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	00000000 	andeq	r0, r0, r0
 17c:	0000002e 	andeq	r0, r0, lr, lsr #32
 180:	00000000 	andeq	r0, r0, r0
 184:	0000001c 	andeq	r0, r0, ip, lsl r0
 188:	00000000 	andeq	r0, r0, r0
 18c:	00000042 	andeq	r0, r0, r2, asr #32
 190:	00000000 	andeq	r0, r0, r0
 194:	0000004c 	andeq	r0, r0, ip, asr #32
 198:	00000000 	andeq	r0, r0, r0
 19c:	00000020 	andeq	r0, r0, r0, lsr #32
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	000000e0 	andeq	r0, r0, r0, ror #1
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000084 	andeq	r0, r0, r4, lsl #1
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 1c0:	00000114 	andeq	r0, r0, r4, lsl r1
 1c4:	158b0002 	strne	r0, [fp, #2]
 1c8:	00040000 	andeq	r0, r4, r0
	...
 1d4:	0000005c 	andeq	r0, r0, ip, asr r0
 1d8:	00000000 	andeq	r0, r0, r0
 1dc:	0000005c 	andeq	r0, r0, ip, asr r0
 1e0:	00000000 	andeq	r0, r0, r0
 1e4:	00000050 	andeq	r0, r0, r0, asr r0
 1e8:	00000000 	andeq	r0, r0, r0
 1ec:	0000003c 	andeq	r0, r0, ip, lsr r0
 1f0:	00000000 	andeq	r0, r0, r0
 1f4:	00000020 	andeq	r0, r0, r0, lsr #32
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	0000003c 	andeq	r0, r0, ip, lsr r0
 200:	00000000 	andeq	r0, r0, r0
 204:	00000020 	andeq	r0, r0, r0, lsr #32
 208:	00000000 	andeq	r0, r0, r0
 20c:	00000038 	andeq	r0, r0, r8, lsr r0
 210:	00000000 	andeq	r0, r0, r0
 214:	0000001c 	andeq	r0, r0, ip, lsl r0
 218:	00000000 	andeq	r0, r0, r0
 21c:	00000038 	andeq	r0, r0, r8, lsr r0
 220:	00000000 	andeq	r0, r0, r0
 224:	00000038 	andeq	r0, r0, r8, lsr r0
 228:	00000000 	andeq	r0, r0, r0
 22c:	00000038 	andeq	r0, r0, r8, lsr r0
 230:	00000000 	andeq	r0, r0, r0
 234:	0000004c 	andeq	r0, r0, ip, asr #32
 238:	00000000 	andeq	r0, r0, r0
 23c:	0000001c 	andeq	r0, r0, ip, lsl r0
 240:	00000000 	andeq	r0, r0, r0
 244:	00000038 	andeq	r0, r0, r8, lsr r0
 248:	00000000 	andeq	r0, r0, r0
 24c:	00000040 	andeq	r0, r0, r0, asr #32
 250:	00000000 	andeq	r0, r0, r0
 254:	00000020 	andeq	r0, r0, r0, lsr #32
 258:	00000000 	andeq	r0, r0, r0
 25c:	00000024 	andeq	r0, r0, r4, lsr #32
 260:	00000000 	andeq	r0, r0, r0
 264:	00000020 	andeq	r0, r0, r0, lsr #32
 268:	080006e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl}
 26c:	00000160 	andeq	r0, r0, r0, ror #2
 270:	00000000 	andeq	r0, r0, r0
 274:	0000003c 	andeq	r0, r0, ip, lsr r0
 278:	08000848 	stmdaeq	r0, {r3, r6, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	00000000 	andeq	r0, r0, r0
 284:	0000003c 	andeq	r0, r0, ip, lsr r0
 288:	00000000 	andeq	r0, r0, r0
 28c:	0000003c 	andeq	r0, r0, ip, lsr r0
 290:	00000000 	andeq	r0, r0, r0
 294:	0000003c 	andeq	r0, r0, ip, lsr r0
 298:	00000000 	andeq	r0, r0, r0
 29c:	00000020 	andeq	r0, r0, r0, lsr #32
 2a0:	00000000 	andeq	r0, r0, r0
 2a4:	00000020 	andeq	r0, r0, r0, lsr #32
 2a8:	00000000 	andeq	r0, r0, r0
 2ac:	00000020 	andeq	r0, r0, r0, lsr #32
 2b0:	00000000 	andeq	r0, r0, r0
 2b4:	00000074 	andeq	r0, r0, r4, ror r0
 2b8:	00000000 	andeq	r0, r0, r0
 2bc:	0000001c 	andeq	r0, r0, ip, lsl r0
 2c0:	00000000 	andeq	r0, r0, r0
 2c4:	00000034 	andeq	r0, r0, r4, lsr r0
 2c8:	00000000 	andeq	r0, r0, r0
 2cc:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 2d8:	0000003c 	andeq	r0, r0, ip, lsr r0
 2dc:	1e1c0002 	cdpne	0, 1, cr0, cr12, cr2, {0}
 2e0:	00040000 	andeq	r0, r4, r0
 2e4:	00000000 	andeq	r0, r0, r0
 2e8:	08000884 	stmdaeq	r0, {r2, r7, fp}
 2ec:	00000024 	andeq	r0, r0, r4, lsr #32
 2f0:	080008a8 	stmdaeq	r0, {r3, r5, r7, fp}
 2f4:	000000c4 	andeq	r0, r0, r4, asr #1
 2f8:	00000000 	andeq	r0, r0, r0
 2fc:	0000002c 	andeq	r0, r0, ip, lsr #32
 300:	00000000 	andeq	r0, r0, r0
 304:	00000040 	andeq	r0, r0, r0, asr #32
 308:	00000000 	andeq	r0, r0, r0
 30c:	00000038 	andeq	r0, r0, r8, lsr r0
	...
 318:	000000fc 	strdeq	r0, [r0], -ip
 31c:	23120002 	tstcs	r2, #2
 320:	00040000 	andeq	r0, r4, r0
	...
 32c:	000000b8 	strheq	r0, [r0], -r8
 330:	0800096c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp}
 334:	00000174 	andeq	r0, r0, r4, ror r1
 338:	00000000 	andeq	r0, r0, r0
 33c:	00000038 	andeq	r0, r0, r8, lsr r0
 340:	00000000 	andeq	r0, r0, r0
 344:	00000056 	andeq	r0, r0, r6, asr r0
 348:	00000000 	andeq	r0, r0, r0
 34c:	0000002a 	andeq	r0, r0, sl, lsr #32
 350:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
 354:	0000003e 	andeq	r0, r0, lr, lsr r0
 358:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 35c:	0000008e 	andeq	r0, r0, lr, lsl #1
 360:	00000000 	andeq	r0, r0, r0
 364:	00000046 	andeq	r0, r0, r6, asr #32
 368:	00000000 	andeq	r0, r0, r0
 36c:	00000038 	andeq	r0, r0, r8, lsr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000036 	andeq	r0, r0, r6, lsr r0
 378:	00000000 	andeq	r0, r0, r0
 37c:	0000003e 	andeq	r0, r0, lr, lsr r0
 380:	00000000 	andeq	r0, r0, r0
 384:	00000036 	andeq	r0, r0, r6, lsr r0
 388:	00000000 	andeq	r0, r0, r0
 38c:	0000003e 	andeq	r0, r0, lr, lsr r0
 390:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 394:	00000022 	andeq	r0, r0, r2, lsr #32
 398:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 39c:	0000001e 	andeq	r0, r0, lr, lsl r0
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	00000022 	andeq	r0, r0, r2, lsr #32
 3a8:	00000000 	andeq	r0, r0, r0
 3ac:	0000003a 	andeq	r0, r0, sl, lsr r0
 3b0:	00000000 	andeq	r0, r0, r0
 3b4:	00000038 	andeq	r0, r0, r8, lsr r0
 3b8:	00000000 	andeq	r0, r0, r0
 3bc:	0000003e 	andeq	r0, r0, lr, lsr r0
 3c0:	00000000 	andeq	r0, r0, r0
 3c4:	0000003e 	andeq	r0, r0, lr, lsr r0
 3c8:	00000000 	andeq	r0, r0, r0
 3cc:	0000003e 	andeq	r0, r0, lr, lsr r0
 3d0:	00000000 	andeq	r0, r0, r0
 3d4:	00000042 	andeq	r0, r0, r2, asr #32
 3d8:	00000000 	andeq	r0, r0, r0
 3dc:	0000003e 	andeq	r0, r0, lr, lsr r0
 3e0:	00000000 	andeq	r0, r0, r0
 3e4:	00000036 	andeq	r0, r0, r6, lsr r0
 3e8:	00000000 	andeq	r0, r0, r0
 3ec:	0000003e 	andeq	r0, r0, lr, lsr r0
 3f0:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 3f4:	00000036 	andeq	r0, r0, r6, lsr r0
 3f8:	00000000 	andeq	r0, r0, r0
 3fc:	00000020 	andeq	r0, r0, r0, lsr #32
 400:	00000000 	andeq	r0, r0, r0
 404:	000000b4 	strheq	r0, [r0], -r4
 408:	00000000 	andeq	r0, r0, r0
 40c:	00000038 	andeq	r0, r0, r8, lsr r0
	...
 418:	00000024 	andeq	r0, r0, r4, lsr #32
 41c:	2cf00002 	ldclcs	0, cr0, [r0], #8
 420:	00040000 	andeq	r0, r4, r0
 424:	00000000 	andeq	r0, r0, r0
 428:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 42c:	00000044 	andeq	r0, r0, r4, asr #32
 430:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 434:	00000002 	andeq	r0, r0, r2
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
#include "usart.h"
#include "log.h"
#include "libc.h"

s32 _assert(const char *file_name, const char *func_name, u32 line_num, char *desc)
{
       0:	00000708 	andeq	r0, r0, r8, lsl #14
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000004a2 	andeq	r0, r0, r2, lsr #9
    PRINT_EMG("[%s][%s][%d]: %s\n", file_name, func_name, line_num, desc);
      10:	0001720c 	andeq	r7, r1, ip, lsl #4
      14:	0003bc00 	andeq	fp, r3, r0, lsl #24
	...
    while(1);
      24:	00c40200 	sbceq	r0, r4, r0, lsl #4
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
      28:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
      2c:	04000001 	streq	r0, [r0], #-1
      30:	0001cea7 	andeq	ip, r1, r7, lsr #29
  }
}
      34:	05be0300 	ldreq	r0, [lr, #768]!	; 0x300
      38:	03720000 	cmneq	r2, #0
      3c:	000000fd 	strdeq	r0, [r0], -sp
      40:	03750374 	cmneq	r5, #116, 6	; 0xd0000001
      44:	03750000 	cmneq	r5, #0
      48:	0000066f 	andeq	r0, r0, pc, ror #12
      4c:	06d50376 			; <UNDEFINED> instruction: 0x06d50376
}
      50:	037b0000 	cmneq	fp, #0
      54:	0000065d 	andeq	r0, r0, sp, asr r6

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
  {
    bitstatus = SET;
      58:	00d8037c 	sbcseq	r0, r8, ip, ror r3
      5c:	037e0000 	cmneq	lr, #0
  }
  else
  {
    bitstatus = RESET;
      60:	00000636 	andeq	r0, r0, r6, lsr r6
  }

  /* Return the flag status */
  return bitstatus;
}
      64:	0349047f 	movteq	r0, #38015	; 0x947f
      68:	04000000 	streq	r0, [r0], #-0
      6c:	000003d8 	ldrdeq	r0, [r0], -r8
      70:	08100401 	ldmdaeq	r0, {r0, sl}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      74:	04020000 	streq	r0, [r2], #-0
      78:	0000051e 	andeq	r0, r0, lr, lsl r5
      7c:	00930403 	addseq	r0, r3, r3, lsl #8
  }    
  else
  {
    if (USARTx == UART5)
      80:	04040000 	streq	r0, [r4], #-0
      84:	000000ef 	andeq	r0, r0, pc, ror #1
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      88:	009e0405 	addseq	r0, lr, r5, lsl #8
      8c:	04060000 	streq	r0, [r6], #-0
      90:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      94:	02770407 	rsbseq	r0, r7, #117440512	; 0x7000000
      98:	04080000 	streq	r0, [r8], #-0
    }
  }
}
      9c:	0000078d 	andeq	r0, r0, sp, lsl #15
      a0:	039e0409 	orrseq	r0, lr, #150994944	; 0x9000000
      a4:	040a0000 	streq	r0, [sl], #-0
      a8:	00000309 	andeq	r0, r0, r9, lsl #6
      ac:	0066040b 	rsbeq	r0, r6, fp, lsl #8
      b0:	040c0000 	streq	r0, [ip], #-0
      b4:	0000040e 	andeq	r0, r0, lr, lsl #8
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
      b8:	019b040d 	orrseq	r0, fp, sp, lsl #8
}
      bc:	040e0000 	streq	r0, [lr], #-0
      c0:	0000072a 	andeq	r0, r0, sl, lsr #14
      c4:	02c6040f 	sbceq	r0, r6, #251658240	; 0xf000000
      c8:	04100000 	ldreq	r0, [r0], #-0
      cc:	0000003c 	andeq	r0, r0, ip, lsr r0
      d0:	07cf0411 	bfieq	r0, r1, #8, #8
      d4:	04120000 	ldreq	r0, [r2], #-0
      d8:	0000020b 	andeq	r0, r0, fp, lsl #4
      dc:	00000413 	andeq	r0, r0, r3, lsl r4
      e0:	04140000 	ldreq	r0, [r4], #-0
      e4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      e8:	002e0415 	eoreq	r0, lr, r5, lsl r4
      ec:	04160000 	ldreq	r0, [r6], #-0
      f0:	000006c8 	andeq	r0, r0, r8, asr #13
      f4:	01530417 	cmpeq	r3, r7, lsl r4
      f8:	04180000 	ldreq	r0, [r8], #-0
      fc:	00000465 	andeq	r0, r0, r5, ror #8
     100:	060a0419 			; <UNDEFINED> instruction: 0x060a0419
     104:	041a0000 	ldreq	r0, [sl], #-0
     108:	000005db 	ldrdeq	r0, [r0], -fp
     10c:	0653041b 			; <UNDEFINED> instruction: 0x0653041b
     110:	041c0000 	ldreq	r0, [ip], #-0
     114:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     118:	005c041d 	subseq	r0, ip, sp, lsl r4
     11c:	041e0000 	ldreq	r0, [lr], #-0
     120:	00000443 	andeq	r0, r0, r3, asr #8
     124:	0629041f 			; <UNDEFINED> instruction: 0x0629041f
     128:	04200000 	strteq	r0, [r0], #-0
     12c:	00000282 	andeq	r0, r0, r2, lsl #5
     130:	004f0421 	subeq	r0, pc, r1, lsr #8
     134:	04220000 	strteq	r0, [r2], #-0
     138:	00000187 	andeq	r0, r0, r7, lsl #3
     13c:	07160423 	ldreq	r0, [r6, -r3, lsr #8]
     140:	04240000 	strteq	r0, [r4], #-0
     144:	0000059a 	muleq	r0, sl, r5
     148:	021f0425 	andseq	r0, pc, #620756992	; 0x25000000
     14c:	04260000 	strteq	r0, [r6], #-0
     150:	00000804 	andeq	r0, r0, r4, lsl #16
     154:	00ba0427 	adcseq	r0, sl, r7, lsr #8
     158:	04280000 	strteq	r0, [r8], #-0
     15c:	00000821 	andeq	r0, r0, r1, lsr #16
     160:	032c0429 			; <UNDEFINED> instruction: 0x032c0429
     164:	042a0000 	strteq	r0, [sl], #-0
     168:	0000076c 	andeq	r0, r0, ip, ror #14
     16c:	0483042b 	streq	r0, [r3], #1067	; 0x42b
     170:	042c0000 	strteq	r0, [ip], #-0
     174:	00000421 	andeq	r0, r0, r1, lsr #8
     178:	05e8042d 	strbeq	r0, [r8, #1069]!	; 0x42d
     17c:	042e0000 	strteq	r0, [lr], #-0
     180:	0000012c 	andeq	r0, r0, ip, lsr #2
     184:	05f5042f 	ldrbeq	r0, [r5, #1071]!	; 0x42f
     188:	04300000 	ldrteq	r0, [r0], #-0
     18c:	0000001a 	andeq	r0, r0, sl, lsl r0
     190:	04040431 	streq	r0, [r4], #-1073	; 0xfffffbcf
     194:	04320000 	ldrteq	r0, [r2], #-0
     198:	000002a3 	andeq	r0, r0, r3, lsr #5
     19c:	00e40433 	rsceq	r0, r4, r3, lsr r4
     1a0:	04340000 	ldrteq	r0, [r4], #-0
     1a4:	000005a6 	andeq	r0, r0, r6, lsr #11
     1a8:	01910435 	orrseq	r0, r1, r5, lsr r4
     1ac:	04360000 	ldrteq	r0, [r6], #-0
     1b0:	00000720 	andeq	r0, r0, r0, lsr #14
     1b4:	02ec0437 	rsceq	r0, ip, #922746880	; 0x37000000
     1b8:	04380000 	ldrteq	r0, [r8], #-0
     1bc:	000007db 	ldrdeq	r0, [r0], -fp
     1c0:	03f10439 	mvnseq	r0, #956301312	; 0x39000000
     1c4:	043a0000 	ldrteq	r0, [sl], #-0
     1c8:	000007ba 			; <UNDEFINED> instruction: 0x000007ba
     1cc:	0105003b 	tsteq	r5, fp, lsr r0
     1d0:	00069206 	andeq	r9, r6, r6, lsl #4
     1d4:	07570600 	ldrbeq	r0, [r7, -r0, lsl #12]
     1d8:	1d020000 	stcne	0, cr0, [r2, #-0]
     1dc:	000001e0 	andeq	r0, r0, r0, ror #3
     1e0:	90080105 	andls	r0, r8, r5, lsl #2
     1e4:	05000006 	streq	r0, [r0, #-6]
     1e8:	05800502 	streq	r0, [r0, #1282]	; 0x502
     1ec:	c5060000 	strgt	r0, [r6, #-0]
     1f0:	02000001 	andeq	r0, r0, #1
     1f4:	0001f92b 	andeq	pc, r1, fp, lsr #18
     1f8:	07020500 	streq	r0, [r2, -r0, lsl #10]
     1fc:	0000077a 	andeq	r0, r0, sl, ror r7
     200:	40050405 	andmi	r0, r5, r5, lsl #8
     204:	06000003 	streq	r0, [r0], -r3
     208:	0000069e 	muleq	r0, lr, r6
     20c:	02124102 	andseq	r4, r2, #-2147483648	; 0x80000000
     210:	04050000 	streq	r0, [r5], #-0
     214:	0001b307 	andeq	fp, r1, r7, lsl #6
     218:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
     21c:	0000033b 	andeq	r0, r0, fp, lsr r3
     220:	ae070805 	cdpge	8, 0, cr0, cr7, cr5, {0}
     224:	07000001 	streq	r0, [r0, -r1]
     228:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     22c:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
     230:	0001b807 	andeq	fp, r1, r7, lsl #16
     234:	07590600 	ldrbeq	r0, [r9, -r0, lsl #12]
     238:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     23c:	000001d5 	ldrdeq	r0, [r0], -r5
     240:	0001c706 	andeq	ip, r1, r6, lsl #14
     244:	ee240300 	cdp	3, 2, cr0, cr4, cr0, {0}
     248:	06000001 	streq	r0, [r0], -r1
     24c:	000006a0 	andeq	r0, r0, r0, lsr #13
     250:	02073003 	andeq	r3, r7, #3
     254:	04050000 	streq	r0, [r5], #-0
     258:	00064a07 	andeq	r4, r6, r7, lsl #20
     25c:	024b0800 	subeq	r0, fp, #0, 16
     260:	40080000 	andmi	r0, r8, r0
     264:	09000002 	stmdbeq	r0, {r1}
     268:	0001e001 	andeq	lr, r1, r1
     26c:	020b0400 	andeq	r0, fp, #0, 8
     270:	00000281 	andeq	r0, r0, r1, lsl #5
     274:	000b1204 	andeq	r1, fp, r4, lsl #4
     278:	530a0000 	movwpl	r0, #40960	; 0xa000
     27c:	01005445 	tsteq	r0, r5, asr #8
     280:	e0010900 	and	r0, r1, r0, lsl #18
     284:	04000001 	streq	r0, [r0], #-1
     288:	029b020d 	addseq	r0, fp, #-805306368	; 0xd0000000
     28c:	ad040000 	stcge	0, cr0, [r4, #-0]
     290:	00000002 	andeq	r0, r0, r2
     294:	00064304 	andeq	r4, r6, r4, lsl #6
     298:	0b000100 	bleq	6a0 <__Stack_Size+0x4a0>
     29c:	00000083 	andeq	r0, r0, r3, lsl #1
     2a0:	81020d04 	tsthi	r2, r4, lsl #26
     2a4:	0c000002 	stceq	0, cr0, [r0], {2}
     2a8:	03ed041c 	mvneq	r0, #28, 8	; 0x1c000000
     2ac:	0000030c 	andeq	r0, r0, ip, lsl #6
     2b0:	4c52430d 	mrrcmi	3, 0, r4, r2, cr13
     2b4:	03ef0400 	mvneq	r0, #0, 8
     2b8:	0000025d 	andeq	r0, r0, sp, asr r2
     2bc:	52430d00 	subpl	r0, r3, #0, 26
     2c0:	f0040048 			; <UNDEFINED> instruction: 0xf0040048
     2c4:	00025d03 	andeq	r5, r2, r3, lsl #26
     2c8:	490d0400 	stmdbmi	sp, {sl}
     2cc:	04005244 	streq	r5, [r0], #-580	; 0xfffffdbc
     2d0:	025d03f1 	subseq	r0, sp, #-1006632957	; 0xc4000003
     2d4:	0d080000 	stceq	0, cr0, [r8, #-0]
     2d8:	0052444f 	subseq	r4, r2, pc, asr #8
     2dc:	5d03f204 	sfmpl	f7, 1, [r3, #-16]
     2e0:	0c000002 	stceq	0, cr0, [r0], {2}
     2e4:	0000150e 	andeq	r1, r0, lr, lsl #10
     2e8:	03f30400 	mvnseq	r0, #0, 8
     2ec:	0000025d 	andeq	r0, r0, sp, asr r2
     2f0:	52420d10 	subpl	r0, r2, #16, 26	; 0x400
     2f4:	f4040052 	vst4.16	{d0-d3}, [r4 :64], r2
     2f8:	00025d03 	andeq	r5, r2, r3, lsl #26
     2fc:	1c0e1400 	cfstrsne	mvf1, [lr], {-0}
     300:	04000008 	streq	r0, [r0], #-8
     304:	025d03f5 	subseq	r0, sp, #-738197501	; 0xd4000003
     308:	00180000 	andseq	r0, r8, r0
     30c:	00061c0b 	andeq	r1, r6, fp, lsl #24
     310:	03f60400 	mvnseq	r0, #0, 8
     314:	000002a7 	andeq	r0, r0, r7, lsr #5
     318:	d6041c0c 	strle	r1, [r4], -ip, lsl #24
     31c:	0003d604 	andeq	sp, r3, r4, lsl #12
     320:	52530d00 	subspl	r0, r3, #0, 26
     324:	04d80400 	ldrbeq	r0, [r8], #1024	; 0x400
     328:	00000262 	andeq	r0, r0, r2, ror #4
     32c:	053a0e00 	ldreq	r0, [sl, #-3584]!	; 0xfffff200
     330:	d9040000 	stmdble	r4, {}	; <UNPREDICTABLE>
     334:	00024004 	andeq	r4, r2, r4
     338:	440d0200 	strmi	r0, [sp], #-512	; 0xfffffe00
     33c:	da040052 	ble	10048c <__Stack_Size+0x10028c>
     340:	00026204 	andeq	r6, r2, r4, lsl #4
     344:	440e0400 	strmi	r0, [lr], #-1024	; 0xfffffc00
     348:	04000005 	streq	r0, [r0], #-5
     34c:	024004db 	subeq	r0, r0, #-620756992	; 0xdb000000
     350:	0d060000 	stceq	0, cr0, [r6, #-0]
     354:	00525242 	subseq	r5, r2, r2, asr #4
     358:	6204dc04 	andvs	sp, r4, #4, 24	; 0x400
     35c:	08000002 	stmdaeq	r0, {r1}
     360:	00054e0e 	andeq	r4, r5, lr, lsl #28
     364:	04dd0400 	ldrbeq	r0, [sp], #1024	; 0x400
     368:	00000240 	andeq	r0, r0, r0, asr #4
     36c:	52430d0a 	subpl	r0, r3, #640	; 0x280
     370:	de040031 	mcrle	0, 0, r0, cr4, cr1, {1}
     374:	00026204 	andeq	r6, r2, r4, lsl #4
     378:	580e0c00 	stmdapl	lr, {sl, fp}
     37c:	04000005 	streq	r0, [r0], #-5
     380:	024004df 	subeq	r0, r0, #-553648128	; 0xdf000000
     384:	0d0e0000 	stceq	0, cr0, [lr, #-0]
     388:	00325243 	eorseq	r5, r2, r3, asr #4
     38c:	6204e004 	andvs	lr, r4, #4
     390:	10000002 	andne	r0, r0, r2
     394:	0005620e 	andeq	r6, r5, lr, lsl #4
     398:	04e10400 	strbteq	r0, [r1], #1024	; 0x400
     39c:	00000240 	andeq	r0, r0, r0, asr #4
     3a0:	52430d12 	subpl	r0, r3, #1152	; 0x480
     3a4:	e2040033 	and	r0, r4, #51	; 0x33
     3a8:	00026204 	andeq	r6, r2, r4, lsl #4
     3ac:	6c0e1400 	cfstrsvs	mvf1, [lr], {-0}
     3b0:	04000005 	streq	r0, [r0], #-5
     3b4:	024004e3 	subeq	r0, r0, #-486539264	; 0xe3000000
     3b8:	0e160000 	cdpeq	0, 1, cr0, cr6, cr0, {0}
     3bc:	000000f8 	strdeq	r0, [r0], -r8
     3c0:	6204e404 	andvs	lr, r4, #4, 8	; 0x4000000
     3c4:	18000002 	stmdane	r0, {r1}
     3c8:	0005760e 	andeq	r7, r5, lr, lsl #12
     3cc:	04e50400 	strbteq	r0, [r5], #1024	; 0x400
     3d0:	00000240 	andeq	r0, r0, r0, asr #4
     3d4:	690b001a 	stmdbvs	fp, {r1, r3, r4}
     3d8:	04000002 	streq	r0, [r0], #-2
     3dc:	031804e6 	tsteq	r8, #-436207616	; 0xe6000000
     3e0:	010f0000 	mrseq	r0, CPSR
     3e4:	000001e0 	andeq	r0, r0, r0, ror #3
     3e8:	04013b05 	streq	r3, [r1], #-2821	; 0xfffff4fb
     3ec:	72040000 	andvc	r0, r4, #0
     3f0:	01000004 	tsteq	r0, r4
     3f4:	0006e104 	andeq	lr, r6, r4, lsl #2
     3f8:	b7040200 	strlt	r0, [r4, -r0, lsl #4]
     3fc:	03000006 	movweq	r0, #6
     400:	04900600 	ldreq	r0, [r0], #1536	; 0x600
     404:	3f050000 	svccc	0x00050000
     408:	000003e2 	andeq	r0, r0, r2, ror #7
     40c:	01e0010f 	mvneq	r0, pc, lsl #2
     410:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
     414:	00000449 	andeq	r0, r0, r9, asr #8
     418:	0006a904 	andeq	sl, r6, r4, lsl #18
     41c:	ee040000 	cdp	0, 0, cr0, cr4, cr0, {0}
     420:	04000007 	streq	r0, [r0], #-7
     424:	0001ef04 	andeq	lr, r1, r4, lsl #30
     428:	fd042800 	stc2	8, cr2, [r4, #-0]
     42c:	48000001 	stmdami	r0, {r0}
     430:	00024504 	andeq	r4, r2, r4, lsl #10
     434:	b5041400 	strlt	r1, [r4, #-1024]	; 0xfffffc00
     438:	10000002 	andne	r0, r0, r2
     43c:	00043304 	andeq	r3, r4, r4, lsl #6
     440:	8a041c00 	bhi	107448 <__Stack_Size+0x107248>
     444:	18000005 	stmdane	r0, {r0, r2}
     448:	00a90600 	adceq	r0, r9, r0, lsl #12
     44c:	50050000 	andpl	r0, r5, r0
     450:	0000040c 	andeq	r0, r0, ip, lsl #8
     454:	5b050410 	blpl	14149c <__Stack_Size+0x14129c>
     458:	00000481 	andeq	r0, r0, r1, lsl #9
     45c:	0005d211 	andeq	sp, r5, r1, lsl r2
     460:	405d0500 	subsmi	r0, sp, r0, lsl #10
     464:	00000002 	andeq	r0, r0, r2
     468:	00076111 	andeq	r6, r7, r1, lsl r1
     46c:	01600500 	cmneq	r0, r0, lsl #10
     470:	02000004 	andeq	r0, r0, #4
     474:	00002411 	andeq	r2, r0, r1, lsl r4
     478:	49630500 	stmdbmi	r3!, {r8, sl}^
     47c:	03000004 	movweq	r0, #4
     480:	067f0600 	ldrbteq	r0, [pc], -r0, lsl #12
     484:	65050000 	strvs	r0, [r5, #-0]
     488:	00000454 	andeq	r0, r0, r4, asr r4
     48c:	32061010 	andcc	r1, r6, #16
     490:	000004dd 	ldrdeq	r0, [r0], -sp
     494:	00013611 	andeq	r3, r1, r1, lsl r6
     498:	4b340600 	blmi	d01ca0 <__Stack_Size+0xd01aa0>
     49c:	00000002 	andeq	r0, r0, r2
     4a0:	0001de11 	andeq	sp, r1, r1, lsl lr
     4a4:	40390600 	eorsmi	r0, r9, r0, lsl #12
     4a8:	04000002 	streq	r0, [r0], #-2
     4ac:	0000c911 	andeq	ip, r0, r1, lsl r9
     4b0:	403c0600 	eorsmi	r0, ip, r0, lsl #12
     4b4:	06000002 	streq	r0, [r0], -r2
     4b8:	00073d11 	andeq	r3, r7, r1, lsl sp
     4bc:	403f0600 	eorsmi	r0, pc, r0, lsl #12
     4c0:	08000002 	stmdaeq	r0, {r1}
     4c4:	00032111 	andeq	r2, r3, r1, lsl r1
     4c8:	40460600 	submi	r0, r6, r0, lsl #12
     4cc:	0a000002 	beq	4dc <__Stack_Size+0x2dc>
     4d0:	00022b11 	andeq	r2, r2, r1, lsl fp
     4d4:	40490600 	submi	r0, r9, r0, lsl #12
     4d8:	0c000002 	stceq	0, cr0, [r0], {2}
     4dc:	07040600 	streq	r0, [r4, -r0, lsl #12]
     4e0:	4c060000 	stcmi	0, cr0, [r6], {-0}
     4e4:	0000048c 	andeq	r0, r0, ip, lsl #9
     4e8:	32070410 	andcc	r0, r7, #16, 8	; 0x10000000
     4ec:	00000521 	andeq	r0, r0, r1, lsr #10
     4f0:	0003e111 	andeq	lr, r3, r1, lsl r1
     4f4:	35340700 	ldrcc	r0, [r4, #-1792]!	; 0xfffff900
     4f8:	00000002 	andeq	r0, r0, r2
     4fc:	00079811 	andeq	r9, r7, r1, lsl r8
     500:	35390700 	ldrcc	r0, [r9, #-1792]!	; 0xfffff900
     504:	01000002 	tsteq	r0, r2
     508:	00038311 	andeq	r8, r3, r1, lsl r3
     50c:	353d0700 	ldrcc	r0, [sp, #-1792]!	; 0xfffff900
     510:	02000002 	andeq	r0, r0, #2
     514:	00025611 	andeq	r5, r2, r1, lsl r6
     518:	9b410700 	blls	1042120 <__Stack_Size+0x1041f20>
     51c:	03000002 	movweq	r0, #2
     520:	01610600 	cmneq	r1, r0, lsl #12
     524:	44070000 	strmi	r0, [r7], #-0
     528:	000004e8 	andeq	r0, r0, r8, ror #9
     52c:	05320412 	ldreq	r0, [r2, #-1042]!	; 0xfffffbee
     530:	01050000 	mrseq	r0, (UNDEF: 5)
     534:	00069908 	andeq	r9, r6, r8, lsl #18
     538:	06f11300 	ldrbteq	r1, [r1], r0, lsl #6
     53c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
     540:	080001e4 	stmdaeq	r0, {r2, r5, r6, r7, r8}
     544:	0000002e 	andeq	r0, r0, lr, lsr #32
     548:	055d9c01 	ldrbeq	r9, [sp, #-3073]	; 0xfffff3ff
     54c:	d9140000 	ldmdble	r4, {}	; <UNPREDICTABLE>
     550:	01000002 	tsteq	r0, r2
     554:	0005211b 	andeq	r2, r5, fp, lsl r1
     558:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     55c:	074a1500 	strbeq	r1, [sl, -r0, lsl #10]
     560:	31010000 	mrscc	r0, (UNDEF: 1)
     564:	08000214 	stmdaeq	r0, {r2, r4, r9}
     568:	00000094 	muleq	r0, r4, r0
     56c:	058f9c01 	streq	r9, [pc, #3073]	; 1175 <__Stack_Size+0xf75>
     570:	a9140000 	ldmdbge	r4, {}	; <UNPREDICTABLE>
     574:	01000003 	tsteq	r0, r3
     578:	00048133 	andeq	r8, r4, r3, lsr r1
     57c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     580:	00028f14 	andeq	r8, r2, r4, lsl pc
     584:	dd340100 	ldfles	f0, [r4, #-0]
     588:	02000004 	andeq	r0, r0, #4
     58c:	15006491 	strne	r6, [r0, #-1169]	; 0xfffffb6f
     590:	00000456 	andeq	r0, r0, r6, asr r4
     594:	02a86301 	adceq	r6, r8, #67108864	; 0x4000000
     598:	00300800 	eorseq	r0, r0, r0, lsl #16
     59c:	9c010000 	stcls	0, cr0, [r1], {-0}
     5a0:	000005c0 	andeq	r0, r0, r0, asr #11
     5a4:	00012416 	andeq	r2, r1, r6, lsl r4
     5a8:	c0630100 	rsbgt	r0, r3, r0, lsl #2
     5ac:	02000005 	andeq	r0, r0, #5
     5b0:	63177491 	tstvs	r7, #-1862270976	; 0x91000000
     5b4:	63010068 	movwvs	r0, #4200	; 0x1068
     5b8:	00000235 	andeq	r0, r0, r5, lsr r2
     5bc:	00739102 	rsbseq	r9, r3, r2, lsl #2
     5c0:	03d60412 	bicseq	r0, r6, #301989888	; 0x12000000
     5c4:	65150000 	ldrvs	r0, [r5, #-0]
     5c8:	01000003 	tsteq	r0, r3
     5cc:	0000006d 	andeq	r0, r0, sp, rrx
     5d0:	00004c00 	andeq	r4, r0, r0, lsl #24
     5d4:	129c0100 	addsne	r0, ip, #0, 2
     5d8:	16000006 	strne	r0, [r0], -r6
     5dc:	00000124 	andeq	r0, r0, r4, lsr #2
     5e0:	05c06d01 	strbeq	r6, [r0, #3329]	; 0xd01
     5e4:	91020000 	mrsls	r0, (UNDEF: 2)
     5e8:	0450166c 	ldrbeq	r1, [r0], #-1644	; 0xfffff994
     5ec:	6d010000 	stcvs	0, cr0, [r1, #-0]
     5f0:	00000612 	andeq	r0, r0, r2, lsl r6
     5f4:	17689102 	strbne	r9, [r8, -r2, lsl #2]!
     5f8:	006d756e 	rsbeq	r7, sp, lr, ror #10
     5fc:	02406d01 	subeq	r6, r0, #1, 26	; 0x40
     600:	91020000 	mrsls	r0, (UNDEF: 2)
     604:	00691866 	rsbeq	r1, r9, r6, ror #16
     608:	02356f01 	eorseq	r6, r5, #1, 30
     60c:	91020000 	mrsls	r0, (UNDEF: 2)
     610:	04120077 	ldreq	r0, [r2], #-119	; 0xffffff89
     614:	00000235 	andeq	r0, r0, r5, lsr r2
     618:	00011315 	andeq	r1, r1, r5, lsl r3
     61c:	d87c0100 	ldmdale	ip!, {r8}^
     620:	48080002 	stmdami	r8, {r1}
     624:	01000000 	mrseq	r0, (UNDEF: 0)
     628:	0006569c 	muleq	r6, ip, r6
     62c:	01241600 			; <UNDEFINED> instruction: 0x01241600
     630:	7c010000 	stcvc	0, cr0, [r1], {-0}
     634:	000005c0 	andeq	r0, r0, r0, asr #11
     638:	176c9102 	strbne	r9, [ip, -r2, lsl #2]!
     63c:	00727473 	rsbseq	r7, r2, r3, ror r4
     640:	052c7c01 	streq	r7, [ip, #-3073]!	; 0xfffff3ff
     644:	91020000 	mrsls	r0, (UNDEF: 2)
     648:	006b1868 	rsbeq	r1, fp, r8, ror #16
     64c:	022e7e01 	eoreq	r7, lr, #1, 28
     650:	91020000 	mrsls	r0, (UNDEF: 2)
     654:	27150074 			; <UNDEFINED> instruction: 0x27150074
     658:	01000005 	tsteq	r0, r5
     65c:	0000008b 	andeq	r0, r0, fp, lsl #1
     660:	00005800 	andeq	r5, r0, r0, lsl #16
     664:	a39c0100 	orrsge	r0, ip, #0, 2
     668:	16000006 	strne	r0, [r0], -r6
     66c:	00000124 	andeq	r0, r0, r4, lsr #2
     670:	05c08b01 	strbeq	r8, [r0, #2817]	; 0xb01
     674:	91020000 	mrsls	r0, (UNDEF: 2)
     678:	6863176c 	stmdavs	r3!, {r2, r3, r5, r6, r8, r9, sl, ip}^
     67c:	408b0100 	addmi	r0, fp, r0, lsl #2
     680:	02000002 	andeq	r0, r0, #2
     684:	45146a91 	ldrmi	r6, [r4, #-2705]	; 0xfffff56f
     688:	01000001 	tsteq	r0, r1
     68c:	0002358d 	andeq	r3, r2, sp, lsl #11
     690:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
     694:	00014c14 	andeq	r4, r1, r4, lsl ip
     698:	358d0100 	strcc	r0, [sp, #256]	; 0x100
     69c:	02000002 	andeq	r0, r0, #2
     6a0:	15007691 	strne	r7, [r0, #-1681]	; 0xfffff96f
     6a4:	00000353 	andeq	r0, r0, r3, asr r3
     6a8:	03209d01 			; <UNDEFINED> instruction: 0x03209d01
     6ac:	00280800 	eoreq	r0, r8, r0, lsl #16
     6b0:	9c010000 	stcls	0, cr0, [r1], {-0}
     6b4:	000006c7 	andeq	r0, r0, r7, asr #13
     6b8:	00031c14 	andeq	r1, r3, r4, lsl ip
     6bc:	409f0100 	addsmi	r0, pc, r0, lsl #2
     6c0:	02000002 	andeq	r0, r0, #2
     6c4:	19007691 	stmdbne	r0, {r0, r4, r7, r9, sl, ip, sp, lr}
     6c8:	00000079 	andeq	r0, r0, r9, ror r0
     6cc:	0227a601 	eoreq	sl, r7, #1048576	; 0x100000
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	00200000 	eoreq	r0, r0, r0
     6d8:	9c010000 	stcls	0, cr0, [r1], {-0}
     6dc:	000006ef 	andeq	r0, r0, pc, ror #13
     6e0:	72747317 	rsbsvc	r7, r4, #1543503872	; 0x5c000000
     6e4:	efa60100 	svc	0x00a60100
     6e8:	02000006 	andeq	r0, r0, #6
     6ec:	12007491 	andne	r7, r0, #-1862270976	; 0x91000000
     6f0:	0006f504 	andeq	pc, r6, r4, lsl #10
     6f4:	05321a00 	ldreq	r1, [r2, #-2560]!	; 0xfffff600
     6f8:	b11b0000 	tstlt	fp, r0
     6fc:	08000005 	stmdaeq	r0, {r0, r2}
     700:	070606ce 	streq	r0, [r6, -lr, asr #13]
     704:	27080000 	strcs	r0, [r8, -r0]
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000022f 	andeq	r0, r0, pc, lsr #4
     710:	01870004 	orreq	r0, r7, r4
     714:	01040000 	mrseq	r0, (UNDEF: 4)
     718:	000004a2 	andeq	r0, r0, r2, lsr #9
     71c:	00084e0c 	andeq	r4, r8, ip, lsl #28
     720:	0003bc00 	andeq	fp, r3, r0, lsl #24
     724:	00004800 	andeq	r4, r0, r0, lsl #16
     728:	00000000 	andeq	r0, r0, r0
     72c:	00023d00 	andeq	r3, r2, r0, lsl #26
     730:	06010200 	streq	r0, [r1], -r0, lsl #4
     734:	00000692 	muleq	r0, r2, r6
     738:	90080102 	andls	r0, r8, r2, lsl #2
     73c:	02000006 	andeq	r0, r0, #6
     740:	05800502 	streq	r0, [r0, #1282]	; 0x502
     744:	c5030000 	strgt	r0, [r3, #-0]
     748:	02000001 	andeq	r0, r0, #1
     74c:	0000452b 	andeq	r4, r0, fp, lsr #10
     750:	07020200 	streq	r0, [r2, -r0, lsl #4]
     754:	0000077a 	andeq	r0, r0, sl, ror r7
     758:	40050402 	andmi	r0, r5, r2, lsl #8
     75c:	02000003 	andeq	r0, r0, #3
     760:	01b30704 			; <UNDEFINED> instruction: 0x01b30704
     764:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     768:	00033b05 	andeq	r3, r3, r5, lsl #22
     76c:	07080200 	streq	r0, [r8, -r0, lsl #4]
     770:	000001ae 	andeq	r0, r0, lr, lsr #3
     774:	69050404 	stmdbvs	r5, {r2, sl}
     778:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     77c:	01b80704 			; <UNDEFINED> instruction: 0x01b80704
     780:	c7030000 	strgt	r0, [r3, -r0]
     784:	03000001 	movweq	r0, #1
     788:	00003a24 	andeq	r3, r0, r4, lsr #20
     78c:	07040200 	streq	r0, [r4, -r0, lsl #4]
     790:	0000064a 	andeq	r0, r0, sl, asr #12
     794:	00007605 	andeq	r7, r0, r5, lsl #12
     798:	041c0600 	ldreq	r0, [ip], #-1536	; 0xfffffa00
     79c:	014b04d6 	ldrdeq	r0, [fp, #-70]	; 0xffffffba
     7a0:	53070000 	movwpl	r0, #28672	; 0x7000
     7a4:	d8040052 	stmdale	r4, {r1, r4, r6}
     7a8:	00008804 	andeq	r8, r0, r4, lsl #16
     7ac:	3a080000 	bcc	2007b4 <__Stack_Size+0x2005b4>
     7b0:	04000005 	streq	r0, [r0], #-5
     7b4:	007604d9 	ldrsbteq	r0, [r6], #-73	; 0xffffffb7
     7b8:	07020000 	streq	r0, [r2, -r0]
     7bc:	04005244 	streq	r5, [r0], #-580	; 0xfffffdbc
     7c0:	008804da 	ldrdeq	r0, [r8], sl
     7c4:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
     7c8:	00000544 	andeq	r0, r0, r4, asr #10
     7cc:	7604db04 	strvc	sp, [r4], -r4, lsl #22
     7d0:	06000000 	streq	r0, [r0], -r0
     7d4:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
     7d8:	04dc0400 	ldrbeq	r0, [ip], #1024	; 0x400
     7dc:	00000088 	andeq	r0, r0, r8, lsl #1
     7e0:	054e0808 	strbeq	r0, [lr, #-2056]	; 0xfffff7f8
     7e4:	dd040000 	stcle	0, cr0, [r4, #-0]
     7e8:	00007604 	andeq	r7, r0, r4, lsl #12
     7ec:	43070a00 	movwmi	r0, #31232	; 0x7a00
     7f0:	04003152 	streq	r3, [r0], #-338	; 0xfffffeae
     7f4:	008804de 	ldrdeq	r0, [r8], lr
     7f8:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     7fc:	00000558 	andeq	r0, r0, r8, asr r5
     800:	7604df04 	strvc	sp, [r4], -r4, lsl #30
     804:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     808:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
     80c:	04e00400 	strbteq	r0, [r0], #1024	; 0x400
     810:	00000088 	andeq	r0, r0, r8, lsl #1
     814:	05620810 	strbeq	r0, [r2, #-2064]!	; 0xfffff7f0
     818:	e1040000 	mrs	r0, (UNDEF: 4)
     81c:	00007604 	andeq	r7, r0, r4, lsl #12
     820:	43071200 	movwmi	r1, #29184	; 0x7200
     824:	04003352 	streq	r3, [r0], #-850	; 0xfffffcae
     828:	008804e2 	addeq	r0, r8, r2, ror #9
     82c:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     830:	0000056c 	andeq	r0, r0, ip, ror #10
     834:	7604e304 	strvc	lr, [r4], -r4, lsl #6
     838:	16000000 	strne	r0, [r0], -r0
     83c:	0000f808 	andeq	pc, r0, r8, lsl #16
     840:	04e40400 	strbteq	r0, [r4], #1024	; 0x400
     844:	00000088 	andeq	r0, r0, r8, lsl #1
     848:	05760818 	ldrbeq	r0, [r6, #-2072]!	; 0xfffff7e8
     84c:	e5040000 	str	r0, [r4, #-0]
     850:	00007604 	andeq	r7, r0, r4, lsl #12
     854:	09001a00 	stmdbeq	r0, {r9, fp, ip}
     858:	00000269 	andeq	r0, r0, r9, ror #4
     85c:	8d04e604 	stchi	6, cr14, [r4, #-16]
     860:	0a000000 	beq	868 <__Stack_Size+0x668>
     864:	00323373 	eorseq	r3, r2, r3, ror r3
     868:	00680f05 	rsbeq	r0, r8, r5, lsl #30
     86c:	750a0000 	strvc	r0, [sl, #-0]
     870:	05003233 	streq	r3, [r0, #-563]	; 0xfffffdcd
     874:	00006f10 	andeq	r6, r0, r0, lsl pc
     878:	73040b00 	movwvc	r0, #19200	; 0x4b00
     87c:	02000001 	andeq	r0, r0, #1
     880:	06990801 	ldreq	r0, [r9], r1, lsl #16
     884:	6b0c0000 	blvs	30088c <__Stack_Size+0x30068c>
     888:	01000008 	tsteq	r0, r8
     88c:	0000002c 	andeq	r0, r0, ip, lsr #32
     890:	01af0606 			; <UNDEFINED> instruction: 0x01af0606
     894:	630d0000 	movwvs	r0, #53248	; 0xd000
     898:	00000008 	andeq	r0, r0, r8
     89c:	00083c0d 	andeq	r3, r8, sp, lsl #24
     8a0:	770d0100 	strvc	r0, [sp, -r0, lsl #2]
     8a4:	02000008 	andeq	r0, r0, #8
     8a8:	00089b0d 	andeq	r9, r8, sp, lsl #22
     8ac:	a40d0300 	strge	r0, [sp], #-768	; 0xfffffd00
     8b0:	04000008 	streq	r0, [r0], #-8
     8b4:	00082f0d 	andeq	r2, r8, sp, lsl #30
     8b8:	0e000500 	cfsh32eq	mvfx0, mvfx0, #0
     8bc:	00000893 	muleq	r0, r3, r8
     8c0:	01570601 	cmpeq	r7, r1, lsl #12
     8c4:	00000000 	andeq	r0, r0, r0
     8c8:	00280000 	eoreq	r0, r8, r0
     8cc:	9c010000 	stcls	0, cr0, [r1], {-0}
     8d0:	00000201 	andeq	r0, r0, r1, lsl #4
     8d4:	0008440f 	andeq	r4, r8, pc, lsl #8
     8d8:	01060100 	mrseq	r0, (UNDEF: 22)
     8dc:	02000002 	andeq	r0, r0, #2
     8e0:	800f7491 	mulhi	pc, r1, r4	; <UNPREDICTABLE>
     8e4:	01000008 	tsteq	r0, r8
     8e8:	00020106 	andeq	r0, r2, r6, lsl #2
     8ec:	70910200 	addsvc	r0, r1, r0, lsl #4
     8f0:	00088a0f 	andeq	r8, r8, pc, lsl #20
     8f4:	62060100 	andvs	r0, r6, #0, 2
     8f8:	02000001 	andeq	r0, r0, #1
     8fc:	370f6c91 			; <UNDEFINED> instruction: 0x370f6c91
     900:	01000008 	tsteq	r0, r8
     904:	00016d06 	andeq	r6, r1, r6, lsl #26
     908:	68910200 	ldmvs	r1, {r9}
     90c:	07040b00 	streq	r0, [r4, -r0, lsl #22]
     910:	10000002 	andne	r0, r0, r2
     914:	00000173 	andeq	r0, r0, r3, ror r1
     918:	00085e11 	andeq	r5, r8, r1, lsl lr
     91c:	68280100 	stmdavs	r8!, {r8}
     920:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     924:	58080003 	stmdapl	r8, {r0, r1}
     928:	01000000 	mrseq	r0, (UNDEF: 0)
     92c:	05b1129c 	ldreq	r1, [r1, #668]!	; 0x29c
     930:	ce070000 	cdpgt	0, 0, cr0, cr7, cr0, {0}
     934:	00022d06 	andeq	r2, r2, r6, lsl #26
     938:	00680500 	rsbeq	r0, r8, r0, lsl #10
     93c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     940:	04000001 	streq	r0, [r0], #-1
     944:	00028a00 	andeq	r8, r2, r0, lsl #20
     948:	a2010400 	andge	r0, r1, #0, 8
     94c:	0c000004 	stceq	0, cr0, [r0], {4}
     950:	000008ae 	andeq	r0, r0, lr, lsr #17
     954:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
     958:	00000060 	andeq	r0, r0, r0, rrx
     95c:	00000000 	andeq	r0, r0, r0
     960:	0000037d 	andeq	r0, r0, sp, ror r3
     964:	92060102 	andls	r0, r6, #-2147483648	; 0x80000000
     968:	02000006 	andeq	r0, r0, #6
     96c:	06900801 	ldreq	r0, [r0], r1, lsl #16
     970:	02020000 	andeq	r0, r2, #0
     974:	00058005 	andeq	r8, r5, r5
     978:	07020200 	streq	r0, [r2, -r0, lsl #4]
     97c:	0000077a 	andeq	r0, r0, sl, ror r7
     980:	40050402 	andmi	r0, r5, r2, lsl #8
     984:	02000003 	andeq	r0, r0, #3
     988:	01b30704 			; <UNDEFINED> instruction: 0x01b30704
     98c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     990:	00033b05 	andeq	r3, r3, r5, lsl #22
     994:	07080200 	streq	r0, [r8, -r0, lsl #4]
     998:	000001ae 	andeq	r0, r0, lr, lsr #3
     99c:	69050403 	stmdbvs	r5, {r0, r1, sl}
     9a0:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     9a4:	01b80704 			; <UNDEFINED> instruction: 0x01b80704
     9a8:	04020000 	streq	r0, [r2], #-0
     9ac:	00064a07 	andeq	r4, r6, r7, lsl #20
     9b0:	08fc0400 	ldmeq	ip!, {sl}^
     9b4:	1d010000 	stcne	0, cr0, [r1, #-0]
     9b8:	080003a0 	stmdaeq	r0, {r5, r7, r8, r9}
     9bc:	0000000c 	andeq	r0, r0, ip
     9c0:	ea049c01 	b	1279cc <__Stack_Size+0x1277cc>
     9c4:	01000008 	tsteq	r0, r8
     9c8:	0003ac21 	andeq	sl, r3, r1, lsr #24
     9cc:	00000608 	andeq	r0, r0, r8, lsl #12
     9d0:	049c0100 	ldreq	r0, [ip], #256	; 0x100
     9d4:	00000917 	andeq	r0, r0, r7, lsl r9
     9d8:	03b42901 			; <UNDEFINED> instruction: 0x03b42901
     9dc:	00060800 	andeq	r0, r6, r0, lsl #16
     9e0:	9c010000 	stcls	0, cr0, [r1], {-0}
     9e4:	0008d904 	andeq	sp, r8, r4, lsl #18
     9e8:	bc320100 	ldflts	f0, [r2], #-0
     9ec:	06080003 	streq	r0, [r8], -r3
     9f0:	01000000 	mrseq	r0, (UNDEF: 0)
     9f4:	08c6049c 	stmiaeq	r6, {r2, r3, r4, r7, sl}^
     9f8:	3a010000 	bcc	40a00 <__Stack_Size+0x40800>
     9fc:	080003c4 	stmdaeq	r0, {r2, r6, r7, r8, r9}
     a00:	00000006 	andeq	r0, r0, r6
     a04:	39049c01 	stmdbcc	r4, {r0, sl, fp, ip, pc}
     a08:	01000009 	tsteq	r0, r9
     a0c:	0003cc42 	andeq	ip, r3, r2, asr #24
     a10:	00000c08 	andeq	r0, r0, r8, lsl #24
     a14:	049c0100 	ldreq	r0, [ip], #256	; 0x100
     a18:	00000945 	andeq	r0, r0, r5, asr #18
     a1c:	03d84601 	bicseq	r4, r8, #1048576	; 0x100000
     a20:	000c0800 	andeq	r0, ip, r0, lsl #16
     a24:	9c010000 	stcls	0, cr0, [r1], {-0}
     a28:	00090804 	andeq	r0, r9, r4, lsl #16
     a2c:	e44a0100 	strb	r0, [sl], #-256	; 0xffffff00
     a30:	0c080003 	stceq	0, cr0, [r8], {3}
     a34:	01000000 	mrseq	r0, (UNDEF: 0)
     a38:	0929049c 	stmdbeq	r9!, {r2, r3, r4, r7, sl}
     a3c:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
     a40:	080003f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9}
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	b1059c01 	tstlt	r5, r1, lsl #24
     a4c:	02000005 	andeq	r0, r0, #5
     a50:	011706ce 	tsteq	r7, lr, asr #13
     a54:	5d060000 	stcpl	0, cr0, [r6, #-0]
     a58:	00000000 	andeq	r0, r0, r0
     a5c:	00000447 	andeq	r0, r0, r7, asr #8
     a60:	02e40004 	rsceq	r0, r4, #4
     a64:	01040000 	mrseq	r0, (UNDEF: 4)
     a68:	000004a2 	andeq	r0, r0, r2, lsr #9
     a6c:	000a1d0c 	andeq	r1, sl, ip, lsl #26
     a70:	0003bc00 	andeq	fp, r3, r0, lsl #24
     a74:	0000b000 	andeq	fp, r0, r0
     a78:	00000000 	andeq	r0, r0, r0
     a7c:	00046e00 	andeq	r6, r4, r0, lsl #28
     a80:	06010200 	streq	r0, [r1], -r0, lsl #4
     a84:	00000692 	muleq	r0, r2, r6
     a88:	00075703 	andeq	r5, r7, r3, lsl #14
     a8c:	371d0200 	ldrcc	r0, [sp, -r0, lsl #4]
     a90:	02000000 	andeq	r0, r0, #0
     a94:	06900801 	ldreq	r0, [r0], r1, lsl #16
     a98:	02020000 	andeq	r0, r2, #0
     a9c:	00058005 	andeq	r8, r5, r5
     aa0:	01c50300 	biceq	r0, r5, r0, lsl #6
     aa4:	2b020000 	blcs	80aac <__Stack_Size+0x808ac>
     aa8:	00000050 	andeq	r0, r0, r0, asr r0
     aac:	7a070202 	bvc	1c12bc <__Stack_Size+0x1c10bc>
     ab0:	02000007 	andeq	r0, r0, #7
     ab4:	03400504 	movteq	r0, #1284	; 0x504
     ab8:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
     abc:	02000006 	andeq	r0, r0, #6
     ac0:	00006941 	andeq	r6, r0, r1, asr #18
     ac4:	07040200 	streq	r0, [r4, -r0, lsl #4]
     ac8:	000001b3 			; <UNDEFINED> instruction: 0x000001b3
     acc:	3b050802 	blcc	142adc <__Stack_Size+0x1428dc>
     ad0:	02000003 	andeq	r0, r0, #3
     ad4:	01ae0708 			; <UNDEFINED> instruction: 0x01ae0708
     ad8:	04040000 	streq	r0, [r4], #-0
     adc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     ae0:	07040200 	streq	r0, [r4, -r0, lsl #4]
     ae4:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     ae8:	00075903 	andeq	r5, r7, r3, lsl #18
     aec:	2c180300 	ldccs	3, cr0, [r8], {-0}
     af0:	03000000 	movweq	r0, #0
     af4:	000001c7 	andeq	r0, r0, r7, asr #3
     af8:	00452403 	subeq	r2, r5, r3, lsl #8
     afc:	a0030000 	andge	r0, r3, r0
     b00:	03000006 	movweq	r0, #6
     b04:	00005e30 	andeq	r5, r0, r0, lsr lr
     b08:	07040200 	streq	r0, [r4, -r0, lsl #4]
     b0c:	0000064a 	andeq	r0, r0, sl, asr #12
     b10:	0000a205 	andeq	sl, r0, r5, lsl #4
     b14:	008c0500 	addeq	r0, ip, r0, lsl #10
     b18:	74060000 	strvc	r0, [r6], #-0
     b1c:	01ab9b04 			; <UNDEFINED> instruction: 0x01ab9b04
     b20:	80070000 	andhi	r0, r7, r0
     b24:	04000009 	streq	r0, [r0], #-9
     b28:	0001ab9d 	muleq	r1, sp, fp
     b2c:	93070000 	movwls	r0, #28672	; 0x7000
     b30:	04000009 	streq	r0, [r0], #-9
     b34:	0000b49e 	muleq	r0, lr, r4
     b38:	18070400 	stmdane	r7, {sl}
     b3c:	0400000a 	streq	r0, [r0], #-10
     b40:	0000b49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     b44:	e1070800 	tst	r7, r0, lsl #16
     b48:	04000009 	streq	r0, [r0], #-9
     b4c:	0000b4a0 	andeq	fp, r0, r0, lsr #9
     b50:	53080c00 	movwpl	r0, #35840	; 0x8c00
     b54:	04005243 	streq	r5, [r0], #-579	; 0xfffffdbd
     b58:	0000b4a1 	andeq	fp, r0, r1, lsr #9
     b5c:	43081000 	movwmi	r1, #32768	; 0x8000
     b60:	04005243 	streq	r5, [r0], #-579	; 0xfffffdbd
     b64:	0000b4a2 	andeq	fp, r0, r2, lsr #9
     b68:	53081400 	movwpl	r1, #33792	; 0x8400
     b6c:	04005048 	streq	r5, [r0], #-72	; 0xffffffb8
     b70:	0001c0a3 	andeq	ip, r1, r3, lsr #1
     b74:	07071800 	streq	r1, [r7, -r0, lsl #16]
     b78:	0400000a 	streq	r0, [r0], #-10
     b7c:	0000b4a4 	andeq	fp, r0, r4, lsr #9
     b80:	c2072400 	andgt	r2, r7, #0, 8
     b84:	04000009 	streq	r0, [r0], #-9
     b88:	0000b4a5 	andeq	fp, r0, r5, lsr #9
     b8c:	69072800 	stmdbvs	r7, {fp, sp}
     b90:	0400000a 	streq	r0, [r0], #-10
     b94:	0000b4a6 	andeq	fp, r0, r6, lsr #9
     b98:	54072c00 	strpl	r2, [r7], #-3072	; 0xfffff400
     b9c:	0400000a 	streq	r0, [r0], #-10
     ba0:	0000b4a7 	andeq	fp, r0, r7, lsr #9
     ba4:	6b073000 	blvs	1ccbac <__Stack_Size+0x1cc9ac>
     ba8:	04000009 	streq	r0, [r0], #-9
     bac:	0000b4a8 	andeq	fp, r0, r8, lsr #9
     bb0:	a0073400 	andge	r3, r7, r0, lsl #8
     bb4:	04000009 	streq	r0, [r0], #-9
     bb8:	0000b4a9 	andeq	fp, r0, r9, lsr #9
     bbc:	7f073800 	svcvc	0x00073800
     bc0:	0400000a 	streq	r0, [r0], #-10
     bc4:	0000b4aa 	andeq	fp, r0, sl, lsr #9
     bc8:	50083c00 	andpl	r3, r8, r0, lsl #24
     bcc:	04005246 	streq	r5, [r0], #-582	; 0xfffffdba
     bd0:	0001daab 	andeq	sp, r1, fp, lsr #21
     bd4:	44084000 	strmi	r4, [r8], #-0
     bd8:	04005246 	streq	r5, [r0], #-582	; 0xfffffdba
     bdc:	0001abac 	andeq	sl, r1, ip, lsr #23
     be0:	41084800 	tstmi	r8, r0, lsl #16
     be4:	04005244 	streq	r5, [r0], #-580	; 0xfffffdbc
     be8:	0001abad 	andeq	sl, r1, sp, lsr #23
     bec:	6e074c00 	cdpvs	12, 0, cr4, cr7, cr0, {0}
     bf0:	0400000a 	streq	r0, [r0], #-10
     bf4:	0001f4ae 	andeq	pc, r1, lr, lsr #9
     bf8:	4f075000 	svcmi	0x00075000
     bfc:	0400000a 	streq	r0, [r0], #-10
     c00:	00020eaf 	andeq	r0, r2, pc, lsr #29
     c04:	09006000 	stmdbeq	r0, {sp, lr}
     c08:	000000b4 	strheq	r0, [r0], -r4
     c0c:	0000b90a 	andeq	fp, r0, sl, lsl #18
     c10:	0001c000 	andeq	ip, r1, r0
     c14:	00ad0b00 	adceq	r0, sp, r0, lsl #22
     c18:	000b0000 	andeq	r0, fp, r0
     c1c:	0001b005 	andeq	fp, r1, r5
     c20:	01ab0a00 			; <UNDEFINED> instruction: 0x01ab0a00
     c24:	01d50000 	bicseq	r0, r5, r0
     c28:	ad0b0000 	stcge	0, cr0, [fp, #-0]
     c2c:	01000000 	mrseq	r0, (UNDEF: 0)
     c30:	01c50500 	biceq	r0, r5, r0, lsl #10
     c34:	d5090000 	strle	r0, [r9, #-0]
     c38:	0a000001 	beq	c44 <__Stack_Size+0xa44>
     c3c:	000001ab 	andeq	r0, r0, fp, lsr #3
     c40:	000001ef 	andeq	r0, r0, pc, ror #3
     c44:	0000ad0b 	andeq	sl, r0, fp, lsl #26
     c48:	05000300 	streq	r0, [r0, #-768]	; 0xfffffd00
     c4c:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     c50:	0001ef09 	andeq	lr, r1, r9, lsl #30
     c54:	01ab0a00 			; <UNDEFINED> instruction: 0x01ab0a00
     c58:	02090000 	andeq	r0, r9, #0
     c5c:	ad0b0000 	stcge	0, cr0, [fp, #-0]
     c60:	04000000 	streq	r0, [r0], #-0
     c64:	01f90500 	mvnseq	r0, r0, lsl #10
     c68:	09090000 	stmdbeq	r9, {}	; <UNPREDICTABLE>
     c6c:	03000002 	movweq	r0, #2
     c70:	000009e7 	andeq	r0, r0, r7, ror #19
     c74:	00beb004 	adcseq	fp, lr, r4
     c78:	8c090000 	stchi	0, cr0, [r9], {-0}
     c7c:	05000000 	streq	r0, [r0, #-0]
     c80:	0000021e 	andeq	r0, r0, lr, lsl r2
     c84:	0037010c 	eorseq	r0, r7, ip, lsl #2
     c88:	0b050000 	bleq	140c90 <__Stack_Size+0x140a90>
     c8c:	00024202 	andeq	r4, r2, r2, lsl #4
     c90:	0b120d00 	bleq	484098 <__Stack_Size+0x483e98>
     c94:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     c98:	00544553 	subseq	r4, r4, r3, asr r5
     c9c:	240f0001 	strcs	r0, [pc], #-1	; ca4 <__Stack_Size+0xaa4>
     ca0:	be038905 	cdplt	9, 0, cr8, cr3, cr5, {0}
     ca4:	10000002 	andne	r0, r0, r2
     ca8:	00524341 	subseq	r4, r2, r1, asr #6
     cac:	b4038b05 	strlt	r8, [r3], #-2821	; 0xfffff4fb
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	00099b11 	andeq	r9, r9, r1, lsl fp
     cb8:	038c0500 	orreq	r0, ip, #0, 10
     cbc:	000000b4 	strheq	r0, [r0], -r4
     cc0:	09981104 	ldmibeq	r8, {r2, r8, ip}
     cc4:	8d050000 	stchi	0, cr0, [r5, #-0]
     cc8:	0000b403 	andeq	fp, r0, r3, lsl #8
     ccc:	53100800 	tstpl	r0, #0, 16
     cd0:	8e050052 	mcrhi	0, 0, r0, cr5, cr2, {2}
     cd4:	0000b403 	andeq	fp, r0, r3, lsl #8
     cd8:	43100c00 	tstmi	r0, #0, 24
     cdc:	8f050052 	svchi	0x00050052
     ce0:	0000b403 	andeq	fp, r0, r3, lsl #8
     ce4:	41101000 	tstmi	r0, r0
     ce8:	90050052 	andls	r0, r5, r2, asr r0
     cec:	0000b403 	andeq	fp, r0, r3, lsl #8
     cf0:	84111400 	ldrhi	r1, [r1], #-1024	; 0xfffffc00
     cf4:	0500000a 	streq	r0, [r0, #-10]
     cf8:	00b40391 	umlalseq	r0, r4, r1, r3
     cfc:	10180000 	andsne	r0, r8, r0
     d00:	0052424f 	subseq	r4, r2, pc, asr #4
     d04:	b4039205 	strlt	r9, [r3], #-517	; 0xfffffdfb
     d08:	1c000000 	stcne	0, cr0, [r0], {-0}
     d0c:	0009bd11 	andeq	fp, r9, r1, lsl sp
     d10:	03930500 	orrseq	r0, r3, #0, 10
     d14:	000000b4 	strheq	r0, [r0], -r4
     d18:	8d120020 	ldchi	0, cr0, [r2, #-128]	; 0xffffff80
     d1c:	0500000a 	streq	r0, [r0, #-10]
     d20:	0242039c 	subeq	r0, r2, #156, 6	; 0x70000002
     d24:	280f0000 	stmdacs	pc, {}	; <UNPREDICTABLE>
     d28:	55043805 	strpl	r3, [r4, #-2053]	; 0xfffff7fb
     d2c:	10000003 	andne	r0, r0, r3
     d30:	05005243 	streq	r5, [r0, #-579]	; 0xfffffdbd
     d34:	00b4043a 	adcseq	r0, r4, sl, lsr r4
     d38:	11000000 	mrsne	r0, (UNDEF: 0)
     d3c:	00000986 	andeq	r0, r0, r6, lsl #19
     d40:	b4043b05 	strlt	r3, [r4], #-2821	; 0xfffff4fb
     d44:	04000000 	streq	r0, [r0], #-0
     d48:	52494310 	subpl	r4, r9, #16, 6	; 0x40000000
     d4c:	043c0500 	ldrteq	r0, [ip], #-1280	; 0xfffffb00
     d50:	000000b4 	strheq	r0, [r0], -r4
     d54:	09b41108 	ldmibeq	r4!, {r3, r8, ip}
     d58:	3d050000 	stccc	0, cr0, [r5, #-0]
     d5c:	0000b404 	andeq	fp, r0, r4, lsl #8
     d60:	62110c00 	andsvs	r0, r1, #0, 24
     d64:	05000009 	streq	r0, [r0, #-9]
     d68:	00b4043e 	adcseq	r0, r4, lr, lsr r4
     d6c:	11100000 	tstne	r0, r0
     d70:	000009ad 	andeq	r0, r0, sp, lsr #19
     d74:	b4043f05 	strlt	r3, [r4], #-3845	; 0xfffff0fb
     d78:	14000000 	strne	r0, [r0], #-0
     d7c:	0009f011 	andeq	pc, r9, r1, lsl r0	; <UNPREDICTABLE>
     d80:	04400500 	strbeq	r0, [r0], #-1280	; 0xfffffb00
     d84:	000000b4 	strheq	r0, [r0], -r4
     d88:	098b1118 	stmibeq	fp, {r3, r4, r8, ip}
     d8c:	41050000 	mrsmi	r0, (UNDEF: 5)
     d90:	0000b404 	andeq	fp, r0, r4, lsl #8
     d94:	71111c00 	tstvc	r1, r0, lsl #24
     d98:	05000009 	streq	r0, [r0, #-9]
     d9c:	00b40442 	adcseq	r0, r4, r2, asr #8
     da0:	10200000 	eorne	r0, r0, r0
     da4:	00525343 	subseq	r5, r2, r3, asr #6
     da8:	b4044305 	strlt	r4, [r4], #-773	; 0xfffffcfb
     dac:	24000000 	strcs	r0, [r0], #-0
     db0:	09561200 	ldmdbeq	r6, {r9, ip}^
     db4:	4e050000 	cdpmi	0, 0, cr0, cr5, cr0, {0}
     db8:	0002ca04 	andeq	ip, r2, r4, lsl #20
     dbc:	0a0d1300 	beq	3459c4 <__Stack_Size+0x3457c4>
     dc0:	d4010000 	strle	r0, [r1], #-0
     dc4:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     dc8:	00000068 	andeq	r0, r0, r8, rrx
     dcc:	39149c01 	ldmdbcc	r4, {r0, sl, fp, ip, pc}
     dd0:	0100000a 	tsteq	r0, sl
     dd4:	00000132 	andeq	r0, r0, r2, lsr r1
     dd8:	00d80000 	sbcseq	r0, r8, r0
     ddc:	9c010000 	stcls	0, cr0, [r1], {-0}
     de0:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
     de4:	706d7415 	rsbvc	r7, sp, r5, lsl r4
     de8:	01340100 	teqeq	r4, r0, lsl #2
     dec:	000000a2 	andeq	r0, r0, r2, lsr #1
     df0:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
     df4:	000009a5 	andeq	r0, r0, r5, lsr #19
     df8:	a2013401 	andge	r3, r1, #16777216	; 0x1000000
     dfc:	02000000 	andeq	r0, r0, #0
     e00:	d7167091 			; <UNDEFINED> instruction: 0xd7167091
     e04:	01000009 	tsteq	r0, r9
     e08:	00a20134 	adceq	r0, r2, r4, lsr r1
     e0c:	91020000 	mrsls	r0, (UNDEF: 2)
     e10:	7317006c 	tstvc	r7, #108	; 0x6c
     e14:	0100000a 	tsteq	r0, sl
     e18:	046401a3 	strbteq	r0, [r4], #-419	; 0xfffffe5d
     e1c:	000c0800 	andeq	r0, ip, r0, lsl #16
     e20:	9c010000 	stcls	0, cr0, [r1], {-0}
     e24:	0009c718 	andeq	ip, r9, r8, lsl r7
     e28:	03db0100 	bicseq	r0, fp, #0, 2
     e2c:	08000470 	stmdaeq	r0, {r4, r5, r6, sl}
     e30:	00000100 	andeq	r0, r0, r0, lsl #2
     e34:	03fd9c01 	mvnseq	r9, #256	; 0x100
     e38:	f8160000 			; <UNDEFINED> instruction: 0xf8160000
     e3c:	01000009 	tsteq	r0, r9
     e40:	00b403dd 	ldrsbteq	r0, [r4], sp
     e44:	91020000 	mrsls	r0, (UNDEF: 2)
     e48:	09761674 	ldmdbeq	r6!, {r2, r4, r5, r6, r9, sl, ip}^
     e4c:	dd010000 	stcle	0, cr0, [r1, #-0]
     e50:	0000b403 	andeq	fp, r0, r3, lsl #8
     e54:	70910200 	addsvc	r0, r1, r0, lsl #4
     e58:	05b11900 	ldreq	r1, [r1, #2304]!	; 0x900
     e5c:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     e60:	00040906 	andeq	r0, r4, r6, lsl #18
     e64:	007e0500 	rsbseq	r0, lr, r0, lsl #10
     e68:	591a0000 	ldmdbpl	sl, {}	; <UNPREDICTABLE>
     e6c:	0100000a 	tsteq	r0, sl
     e70:	0000a2a2 	andeq	sl, r0, r2, lsr #5
     e74:	00030500 	andeq	r0, r3, r0, lsl #10
     e78:	0a000000 	beq	e80 <__Stack_Size+0xc80>
     e7c:	00000223 	andeq	r0, r0, r3, lsr #4
     e80:	0000042f 	andeq	r0, r0, pc, lsr #8
     e84:	0000ad0b 	andeq	sl, r0, fp, lsl #26
     e88:	1a000f00 	bne	4a90 <__Stack_Size+0x4890>
     e8c:	00001006 	andeq	r1, r0, r6
     e90:	0445a701 	strbeq	sl, [r5], #-1793	; 0xfffff8ff
     e94:	03050000 	movweq	r0, #20480	; 0x5000
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	00041f05 	andeq	r1, r4, r5, lsl #30
     ea0:	04400900 	strbeq	r0, [r0], #-2304	; 0xfffff700
     ea4:	e0000000 	and	r0, r0, r0
     ea8:	04000006 	streq	r0, [r0], #-6
     eac:	00045f00 	andeq	r5, r4, r0, lsl #30
     eb0:	a2010400 	andge	r0, r1, #0, 8
     eb4:	0c000004 	stceq	0, cr0, [r0], {4}
     eb8:	00000aaa 	andeq	r0, r0, sl, lsr #21
     ebc:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
     ec0:	000000d8 	ldrdeq	r0, [r0], -r8
     ec4:	00000000 	andeq	r0, r0, r0
     ec8:	0000061b 	andeq	r0, r0, fp, lsl r6
     ecc:	92060102 	andls	r0, r6, #-2147483648	; 0x80000000
     ed0:	03000006 	movweq	r0, #6
     ed4:	00000757 	andeq	r0, r0, r7, asr r7
     ed8:	00371d02 	eorseq	r1, r7, r2, lsl #26
     edc:	01020000 	mrseq	r0, (UNDEF: 2)
     ee0:	00069008 	andeq	r9, r6, r8
     ee4:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     ee8:	00000580 	andeq	r0, r0, r0, lsl #11
     eec:	0001c503 	andeq	ip, r1, r3, lsl #10
     ef0:	502b0200 	eorpl	r0, fp, r0, lsl #4
     ef4:	02000000 	andeq	r0, r0, #0
     ef8:	077a0702 	ldrbeq	r0, [sl, -r2, lsl #14]!
     efc:	04020000 	streq	r0, [r2], #-0
     f00:	00034005 	andeq	r4, r3, r5
     f04:	069e0300 	ldreq	r0, [lr], r0, lsl #6
     f08:	41020000 	mrsmi	r0, (UNDEF: 2)
     f0c:	00000069 	andeq	r0, r0, r9, rrx
     f10:	b3070402 	movwlt	r0, #29698	; 0x7402
     f14:	02000001 	andeq	r0, r0, #1
     f18:	033b0508 	teqeq	fp, #8, 10	; 0x2000000
     f1c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     f20:	0001ae07 	andeq	sl, r1, r7, lsl #28
     f24:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
     f28:	00746e69 	rsbseq	r6, r4, r9, ror #28
     f2c:	b8070402 	stmdalt	r7, {r1, sl}
     f30:	03000001 	movweq	r0, #1
     f34:	00000759 	andeq	r0, r0, r9, asr r7
     f38:	002c1803 	eoreq	r1, ip, r3, lsl #16
     f3c:	c7030000 	strgt	r0, [r3, -r0]
     f40:	03000001 	movweq	r0, #1
     f44:	00004524 	andeq	r4, r0, r4, lsr #10
     f48:	06a00300 	strteq	r0, [r0], r0, lsl #6
     f4c:	30030000 	andcc	r0, r3, r0
     f50:	0000005e 	andeq	r0, r0, lr, asr r0
     f54:	4a070402 	bmi	1c1f64 <__Stack_Size+0x1c1d64>
     f58:	05000006 	streq	r0, [r0, #-6]
     f5c:	000000a2 	andeq	r0, r0, r2, lsr #1
     f60:	00387506 	eorseq	r7, r8, r6, lsl #10
     f64:	8c01f904 	stchi	9, cr15, [r1], {4}
     f68:	07000000 	streq	r0, [r0, -r0]
     f6c:	00003701 	andeq	r3, r0, r1, lsl #14
     f70:	02090400 	andeq	r0, r9, #0, 8
     f74:	000000de 	ldrdeq	r0, [r0], -lr
     f78:	0002ad08 	andeq	sl, r2, r8, lsl #26
     f7c:	43080000 	movwmi	r0, #32768	; 0x8000
     f80:	01000006 	tsteq	r0, r6
     f84:	00830900 	addeq	r0, r3, r0, lsl #18
     f88:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
     f8c:	0000c402 	andeq	ip, r0, r2, lsl #8
     f90:	041c0a00 	ldreq	r0, [ip], #-2560	; 0xfffff600
     f94:	014f03e9 	smlaltteq	r0, pc, r9, r3	; <UNPREDICTABLE>
     f98:	430b0000 	movwmi	r0, #45056	; 0xb000
     f9c:	04004c52 	streq	r4, [r0], #-3154	; 0xfffff3ae
     fa0:	00b403eb 	adcseq	r0, r4, fp, ror #7
     fa4:	0b000000 	bleq	fac <__Stack_Size+0xdac>
     fa8:	00485243 	subeq	r5, r8, r3, asr #4
     fac:	b403ec04 	strlt	lr, [r3], #-3076	; 0xfffff3fc
     fb0:	04000000 	streq	r0, [r0], #-0
     fb4:	5244490b 	subpl	r4, r4, #180224	; 0x2c000
     fb8:	03ed0400 	mvneq	r0, #0, 8
     fbc:	000000b4 	strheq	r0, [r0], -r4
     fc0:	444f0b08 	strbmi	r0, [pc], #-2824	; fc8 <__Stack_Size+0xdc8>
     fc4:	ee040052 	mcr	0, 0, r0, cr4, cr2, {2}
     fc8:	0000b403 	andeq	fp, r0, r3, lsl #8
     fcc:	150c0c00 	strne	r0, [ip, #-3072]	; 0xfffff400
     fd0:	04000000 	streq	r0, [r0], #-0
     fd4:	00b403ef 	adcseq	r0, r4, pc, ror #7
     fd8:	0b100000 	bleq	400fe0 <__Stack_Size+0x400de0>
     fdc:	00525242 	subseq	r5, r2, r2, asr #4
     fe0:	b403f004 	strlt	pc, [r3], #-4
     fe4:	14000000 	strne	r0, [r0], #-0
     fe8:	00081c0c 	andeq	r1, r8, ip, lsl #24
     fec:	03f10400 	mvnseq	r0, #0, 8
     ff0:	000000b4 	strheq	r0, [r0], -r4
     ff4:	1c090018 	stcne	0, cr0, [r9], {24}
     ff8:	04000006 	streq	r0, [r0], #-6
     ffc:	00ea03f2 	strdeq	r0, [sl], #50	; 0x32	; <UNPREDICTABLE>
    1000:	200a0000 	andcs	r0, sl, r0
    1004:	a603f804 	strge	pc, [r3], -r4, lsl #16
    1008:	0c000001 	stceq	0, cr0, [r0], {1}
    100c:	00000c9e 	muleq	r0, lr, ip
    1010:	b403fa04 	strlt	pc, [r3], #-2564	; 0xfffff5fc
    1014:	00000000 	andeq	r0, r0, r0
    1018:	000c830c 	andeq	r8, ip, ip, lsl #6
    101c:	03fb0400 	mvnseq	r0, #0, 8
    1020:	000000b4 	strheq	r0, [r0], -r4
    1024:	0b550c04 	bleq	154403c <__Stack_Size+0x1543e3c>
    1028:	fc040000 	stc2	0, cr0, [r4], {-0}
    102c:	0001b603 	andeq	fp, r1, r3, lsl #12
    1030:	3a0c0800 	bcc	303038 <__Stack_Size+0x302e38>
    1034:	04000005 	streq	r0, [r0], #-5
    1038:	00a203fd 	strdeq	r0, [r2], sp	; <UNPREDICTABLE>
    103c:	0c180000 	ldceq	0, cr0, [r8], {-0}
    1040:	00000c5b 	andeq	r0, r0, fp, asr ip
    1044:	b403fe04 	strlt	pc, [r3], #-3588	; 0xfffff1fc
    1048:	1c000000 	stcne	0, cr0, [r0], {-0}
    104c:	00b40d00 	adcseq	r0, r4, r0, lsl #26
    1050:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
    1054:	ad0e0000 	stcge	0, cr0, [lr, #-0]
    1058:	03000000 	movweq	r0, #0
    105c:	01a60500 			; <UNDEFINED> instruction: 0x01a60500
    1060:	6c090000 	stcvs	0, cr0, [r9], {-0}
    1064:	0400000c 	streq	r0, [r0], #-12
    1068:	015b03ff 	ldrsheq	r0, [fp, #-63]	; 0xffffffc1
    106c:	010f0000 	mrseq	r0, CPSR
    1070:	00000037 	andeq	r0, r0, r7, lsr r0
    1074:	01e63b05 	mvneq	r3, r5, lsl #22
    1078:	72080000 	andvc	r0, r8, #0
    107c:	01000004 	tsteq	r0, r4
    1080:	0006e108 	andeq	lr, r6, r8, lsl #2
    1084:	b7080200 	strlt	r0, [r8, -r0, lsl #4]
    1088:	03000006 	movweq	r0, #6
    108c:	04900300 	ldreq	r0, [r0], #768	; 0x300
    1090:	3f050000 	svccc	0x00050000
    1094:	000001c7 	andeq	r0, r0, r7, asr #3
    1098:	0037010f 	eorseq	r0, r7, pc, lsl #2
    109c:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
    10a0:	0000022e 	andeq	r0, r0, lr, lsr #4
    10a4:	0006a908 	andeq	sl, r6, r8, lsl #18
    10a8:	ee080000 	cdp	0, 0, cr0, cr8, cr0, {0}
    10ac:	04000007 	streq	r0, [r0], #-7
    10b0:	0001ef08 	andeq	lr, r1, r8, lsl #30
    10b4:	fd082800 	stc2	8, cr2, [r8, #-0]
    10b8:	48000001 	stmdami	r0, {r0}
    10bc:	00024508 	andeq	r4, r2, r8, lsl #10
    10c0:	b5081400 	strlt	r1, [r8, #-1024]	; 0xfffffc00
    10c4:	10000002 	andne	r0, r0, r2
    10c8:	00043308 	andeq	r3, r4, r8, lsl #6
    10cc:	8a081c00 	bhi	2080d4 <__Stack_Size+0x207ed4>
    10d0:	18000005 	stmdane	r0, {r0, r2}
    10d4:	00a90300 	adceq	r0, r9, r0, lsl #6
    10d8:	50050000 	andpl	r0, r5, r0
    10dc:	000001f1 	strdeq	r0, [r0], -r1
    10e0:	5b050410 	blpl	142128 <__Stack_Size+0x141f28>
    10e4:	00000266 	andeq	r0, r0, r6, ror #4
    10e8:	0005d211 	andeq	sp, r5, r1, lsl r2
    10ec:	975d0500 	ldrbls	r0, [sp, -r0, lsl #10]
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	00076111 	andeq	r6, r7, r1, lsl r1
    10f8:	e6600500 	strbt	r0, [r0], -r0, lsl #10
    10fc:	02000001 	andeq	r0, r0, #1
    1100:	00002411 	andeq	r2, r0, r1, lsl r4
    1104:	2e630500 	cdpcs	5, 6, cr0, cr3, cr0, {0}
    1108:	03000002 	movweq	r0, #2
    110c:	067f0300 	ldrbteq	r0, [pc], -r0, lsl #6
    1110:	65050000 	strvs	r0, [r5, #-0]
    1114:	00000239 	andeq	r0, r0, r9, lsr r2
    1118:	0037010f 	eorseq	r0, r7, pc, lsl #2
    111c:	6d050000 	stcvs	0, cr0, [r5, #-0]
    1120:	0000028a 	andeq	r0, r0, sl, lsl #5
    1124:	000b0e08 	andeq	r0, fp, r8, lsl #28
    1128:	a2080000 	andge	r0, r8, #0
    112c:	0100000a 	tsteq	r0, sl
    1130:	0c790300 	ldcleq	3, cr0, [r9], #-0
    1134:	6f050000 	svcvs	0x00050000
    1138:	00000271 	andeq	r0, r0, r1, ror r2
    113c:	000b7d12 	andeq	r7, fp, r2, lsl sp
    1140:	006c0100 	rsbeq	r0, ip, r0, lsl #2
    1144:	e4000000 	str	r0, [r0], #-0
    1148:	01000000 	mrseq	r0, (UNDEF: 0)
    114c:	0002b99c 	muleq	r2, ip, r9
    1150:	0c881300 	stceq	3, cr1, [r8], {0}
    1154:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1158:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    115c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1160:	014f0414 	cmpeq	pc, r4, lsl r4	; <UNPREDICTABLE>
    1164:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    1168:	0100000c 	tsteq	r0, ip
    116c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1170:	00001800 	andeq	r1, r0, r0, lsl #16
    1174:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    1178:	00000b4b 	andeq	r0, r0, fp, asr #22
    117c:	0570ad01 	ldrbeq	sl, [r0, #-3329]!	; 0xfffff2ff
    1180:	01780800 	cmneq	r8, r0, lsl #16
    1184:	9c010000 	stcls	0, cr0, [r1], {-0}
    1188:	00000356 	andeq	r0, r0, r6, asr r3
    118c:	000c8813 	andeq	r8, ip, r3, lsl r8
    1190:	b9ad0100 	stmiblt	sp!, {r8}
    1194:	02000002 	andeq	r0, r0, #2
    1198:	8e135c91 	mrchi	12, 0, r5, cr3, cr1, {4}
    119c:	0100000c 	tsteq	r0, ip
    11a0:	000356ad 	andeq	r5, r3, sp, lsr #13
    11a4:	58910200 	ldmpl	r1, {r9}
    11a8:	000be317 	andeq	lr, fp, r7, lsl r3
    11ac:	a2af0100 	adcge	r0, pc, #0, 2
    11b0:	02000000 	andeq	r0, r0, #0
    11b4:	40177491 	mulsmi	r7, r1, r4
    11b8:	0100000c 	tsteq	r0, ip
    11bc:	0000a2af 	andeq	sl, r0, pc, lsr #5
    11c0:	68910200 	ldmvs	r1, {r9}
    11c4:	000a9b17 	andeq	r9, sl, r7, lsl fp
    11c8:	a2af0100 	adcge	r0, pc, #0, 2
    11cc:	02000000 	andeq	r0, r0, #0
    11d0:	70187091 	mulsvc	r8, r1, r0
    11d4:	0100736f 	tsteq	r0, pc, ror #6
    11d8:	0000a2af 	andeq	sl, r0, pc, lsr #5
    11dc:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    11e0:	000bb617 	andeq	fp, fp, r7, lsl r6
    11e4:	a2b00100 	adcsge	r0, r0, #0, 2
    11e8:	02000000 	andeq	r0, r0, #0
    11ec:	65176c91 	ldrvs	r6, [r7, #-3217]	; 0xfffff36f
    11f0:	0100000b 	tsteq	r0, fp
    11f4:	0000a2b0 			; <UNDEFINED> instruction: 0x0000a2b0
    11f8:	60910200 	addsvs	r0, r1, r0, lsl #4
    11fc:	66041400 	strvs	r1, [r4], -r0, lsl #8
    1200:	19000002 	stmdbne	r0, {r1}
    1204:	00000af7 	strdeq	r0, [r0], -r7
    1208:	00010a01 	andeq	r0, r1, r1, lsl #20
    120c:	26000000 	strcs	r0, [r0], -r0
    1210:	01000000 	mrseq	r0, (UNDEF: 0)
    1214:	0003829c 	muleq	r3, ip, r2
    1218:	0c8e1a00 	vstmiaeq	lr, {s2-s1}
    121c:	0a010000 	beq	41224 <__Stack_Size+0x41024>
    1220:	00035601 	andeq	r5, r3, r1, lsl #12
    1224:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1228:	0ba01b00 	bleq	fe807e30 <BootRAM+0xc9f85d1>
    122c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    1230:	00008c01 	andeq	r8, r0, r1, lsl #24
    1234:	00000000 	andeq	r0, r0, r0
    1238:	00003200 	andeq	r3, r0, r0, lsl #4
    123c:	ca9c0100 	bgt	fe701644 <BootRAM+0xc8f1de5>
    1240:	1a000003 	bne	1254 <__Stack_Size+0x1054>
    1244:	00000c88 	andeq	r0, r0, r8, lsl #25
    1248:	b9011901 	stmdblt	r1, {r0, r8, fp, ip}
    124c:	02000002 	andeq	r0, r0, #2
    1250:	d21a6c91 	andsle	r6, sl, #37120	; 0x9100
    1254:	01000005 	tsteq	r0, r5
    1258:	00970119 	addseq	r0, r7, r9, lsl r1
    125c:	91020000 	mrsls	r0, (UNDEF: 2)
    1260:	0bbd1c6a 	bleq	fef48410 <BootRAM+0xd138bb1>
    1264:	1b010000 	blne	4126c <__Stack_Size+0x4106c>
    1268:	00008c01 	andeq	r8, r0, r1, lsl #24
    126c:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    1270:	0c121b00 	ldceq	11, cr1, [r2], {-0}
    1274:	31010000 	mrscc	r0, (UNDEF: 1)
    1278:	00009701 	andeq	r9, r0, r1, lsl #14
    127c:	00000000 	andeq	r0, r0, r0
    1280:	00001800 	andeq	r1, r0, r0, lsl #16
    1284:	f49c0100 			; <UNDEFINED> instruction: 0xf49c0100
    1288:	1a000003 	bne	129c <__Stack_Size+0x109c>
    128c:	00000c88 	andeq	r0, r0, r8, lsl #25
    1290:	b9013101 	stmdblt	r1, {r0, r8, ip, sp}
    1294:	02000002 	andeq	r0, r0, #2
    1298:	1b007491 	blne	1e4e4 <__Stack_Size+0x1e2e4>
    129c:	00000cb2 			; <UNDEFINED> instruction: 0x00000cb2
    12a0:	8c014001 	stchi	0, cr4, [r1], {1}
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	32000000 	andcc	r0, r0, #0
    12ac:	01000000 	mrseq	r0, (UNDEF: 0)
    12b0:	00043c9c 	muleq	r4, ip, ip
    12b4:	0c881a00 	vstmiaeq	r8, {s2-s1}
    12b8:	40010000 	andmi	r0, r1, r0
    12bc:	0002b901 	andeq	fp, r2, r1, lsl #18
    12c0:	6c910200 	lfmvs	f0, 4, [r1], {0}
    12c4:	0005d21a 	andeq	sp, r5, sl, lsl r2
    12c8:	01400100 	mrseq	r0, (UNDEF: 80)
    12cc:	00000097 	muleq	r0, r7, r0
    12d0:	1c6a9102 	stfnep	f1, [sl], #-8
    12d4:	00000bbd 			; <UNDEFINED> instruction: 0x00000bbd
    12d8:	8c014201 	sfmhi	f4, 4, [r1], {1}
    12dc:	02000000 	andeq	r0, r0, #0
    12e0:	1b007791 	blne	1f12c <__Stack_Size+0x1ef2c>
    12e4:	00000acf 	andeq	r0, r0, pc, asr #21
    12e8:	97015701 	strls	r5, [r1, -r1, lsl #14]
    12ec:	00000000 	andeq	r0, r0, r0
    12f0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    12f4:	01000000 	mrseq	r0, (UNDEF: 0)
    12f8:	0004669c 	muleq	r4, ip, r6
    12fc:	0c881a00 	vstmiaeq	r8, {s2-s1}
    1300:	57010000 	strpl	r0, [r1, -r0]
    1304:	0002b901 	andeq	fp, r2, r1, lsl #18
    1308:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    130c:	0b3e1900 	bleq	f87714 <__Stack_Size+0xf87514>
    1310:	66010000 	strvs	r0, [r1], -r0
    1314:	00000001 	andeq	r0, r0, r1
    1318:	00001c00 	andeq	r1, r0, r0, lsl #24
    131c:	9b9c0100 	blls	fe701724 <BootRAM+0xc8f1ec5>
    1320:	1a000004 	bne	1338 <__Stack_Size+0x1138>
    1324:	00000c88 	andeq	r0, r0, r8, lsl #25
    1328:	b9016601 	stmdblt	r1, {r0, r9, sl, sp, lr}
    132c:	02000002 	andeq	r0, r0, #2
    1330:	d21a7491 	andsle	r7, sl, #-1862270976	; 0x91000000
    1334:	01000005 	tsteq	r0, r5
    1338:	00970166 	addseq	r0, r7, r6, ror #2
    133c:	91020000 	mrsls	r0, (UNDEF: 2)
    1340:	a3190072 	tstge	r9, #114	; 0x72
    1344:	0100000c 	tsteq	r0, ip
    1348:	00000176 	andeq	r0, r0, r6, ror r1
    134c:	001c0000 	andseq	r0, ip, r0
    1350:	9c010000 	stcls	0, cr0, [r1], {-0}
    1354:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1358:	000c881a 	andeq	r8, ip, sl, lsl r8
    135c:	01760100 	cmneq	r6, r0, lsl #2
    1360:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    1364:	1a749102 	bne	1d25774 <__Stack_Size+0x1d25574>
    1368:	000005d2 	ldrdeq	r0, [r0], -r2
    136c:	97017601 	strls	r7, [r1, -r1, lsl #12]
    1370:	02000000 	andeq	r0, r0, #0
    1374:	19007291 	stmdbne	r0, {r0, r4, r7, r9, ip, sp, lr}
    1378:	00000b18 	andeq	r0, r0, r8, lsl fp
    137c:	00018a01 	andeq	r8, r1, r1, lsl #20
    1380:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    1384:	01000000 	mrseq	r0, (UNDEF: 0)
    1388:	0005149c 	muleq	r5, ip, r4
    138c:	0c881a00 	vstmiaeq	r8, {s2-s1}
    1390:	8a010000 	bhi	41398 <__Stack_Size+0x41198>
    1394:	0002b901 	andeq	fp, r2, r1, lsl #18
    1398:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    139c:	0005d21a 	andeq	sp, r5, sl, lsl r2
    13a0:	018a0100 	orreq	r0, sl, r0, lsl #2
    13a4:	00000097 	muleq	r0, r7, r0
    13a8:	1a729102 	bne	1ca57b8 <__Stack_Size+0x1ca55b8>
    13ac:	00000b07 	andeq	r0, r0, r7, lsl #22
    13b0:	8a018a01 	bhi	63bbc <__Stack_Size+0x639bc>
    13b4:	02000002 	andeq	r0, r0, #2
    13b8:	19007191 	stmdbne	r0, {r0, r4, r7, r8, ip, sp, lr}
    13bc:	00000c4b 	andeq	r0, r0, fp, asr #24
    13c0:	0001a101 	andeq	sl, r1, r1, lsl #2
    13c4:	1c000000 	stcne	0, cr0, [r0], {-0}
    13c8:	01000000 	mrseq	r0, (UNDEF: 0)
    13cc:	0005499c 	muleq	r5, ip, r9
    13d0:	0c881a00 	vstmiaeq	r8, {s2-s1}
    13d4:	a1010000 	mrsge	r0, (UNDEF: 1)
    13d8:	0002b901 	andeq	fp, r2, r1, lsl #18
    13dc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    13e0:	000bdb1a 	andeq	sp, fp, sl, lsl fp
    13e4:	01a10100 			; <UNDEFINED> instruction: 0x01a10100
    13e8:	00000097 	muleq	r0, r7, r0
    13ec:	00729102 	rsbseq	r9, r2, r2, lsl #2
    13f0:	000c2d19 	andeq	r2, ip, r9, lsl sp
    13f4:	01b00100 	lslseq	r0, r0, #2
    13f8:	00000000 	andeq	r0, r0, r0
    13fc:	00000042 	andeq	r0, r0, r2, asr #32
    1400:	058d9c01 	streq	r9, [sp, #3073]	; 0xc01
    1404:	881a0000 	ldmdahi	sl, {}	; <UNPREDICTABLE>
    1408:	0100000c 	tsteq	r0, ip
    140c:	02b901b0 	adcseq	r0, r9, #176, 2	; 0x2c
    1410:	91020000 	mrsls	r0, (UNDEF: 2)
    1414:	05d21a6c 	ldrbeq	r1, [r2, #2668]	; 0xa6c
    1418:	b0010000 	andlt	r0, r1, r0
    141c:	00009701 	andeq	r9, r0, r1, lsl #14
    1420:	6a910200 	bvs	fe441c28 <BootRAM+0xc6323c9>
    1424:	706d741d 	rsbvc	r7, sp, sp, lsl r4
    1428:	01b20100 			; <UNDEFINED> instruction: 0x01b20100
    142c:	000000a2 	andeq	r0, r0, r2, lsr #1
    1430:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1434:	000b8919 	andeq	r8, fp, r9, lsl r9
    1438:	01ce0100 	biceq	r0, lr, r0, lsl #2
    143c:	00000000 	andeq	r0, r0, r0
    1440:	0000004c 	andeq	r0, r0, ip, asr #32
    1444:	05d19c01 	ldrbeq	r9, [r1, #3073]	; 0xc01
    1448:	6d1a0000 	ldcvs	0, cr0, [sl, #-0]
    144c:	0100000b 	tsteq	r0, fp
    1450:	008c01ce 	addeq	r0, ip, lr, asr #3
    1454:	91020000 	mrsls	r0, (UNDEF: 2)
    1458:	0c031a6f 	stceq	10, cr1, [r3], {111}	; 0x6f
    145c:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    1460:	00008c01 	andeq	r8, r0, r1, lsl #24
    1464:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    1468:	000bb61c 	andeq	fp, fp, ip, lsl r6
    146c:	01d00100 	bicseq	r0, r0, r0, lsl #2
    1470:	000000a2 	andeq	r0, r0, r2, lsr #1
    1474:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1478:	000ae319 	andeq	lr, sl, r9, lsl r3
    147c:	01e30100 	mvneq	r0, r0, lsl #2
    1480:	00000000 	andeq	r0, r0, r0
    1484:	00000020 	andeq	r0, r0, r0, lsr #32
    1488:	05f79c01 	ldrbeq	r9, [r7, #3073]!	; 0xc01
    148c:	5c1a0000 	ldcpl	0, cr0, [sl], {-0}
    1490:	0100000b 	tsteq	r0, fp
    1494:	00de01e3 	sbcseq	r0, lr, r3, ror #3
    1498:	91020000 	mrsls	r0, (UNDEF: 2)
    149c:	ef190077 	svc	0x00190077
    14a0:	0100000b 	tsteq	r0, fp
    14a4:	00000225 	andeq	r0, r0, r5, lsr #4
    14a8:	00e00000 	rsceq	r0, r0, r0
    14ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    14b0:	00000668 	andeq	r0, r0, r8, ror #12
    14b4:	000c611a 	andeq	r6, ip, sl, lsl r1
    14b8:	02250100 	eoreq	r0, r5, #0, 2
    14bc:	000000a2 	andeq	r0, r0, r2, lsr #1
    14c0:	1a649102 	bne	19258d0 <__Stack_Size+0x19256d0>
    14c4:	00000b5c 	andeq	r0, r0, ip, asr fp
    14c8:	de022501 	cfsh32le	mvfx2, mvfx2, #1
    14cc:	02000000 	andeq	r0, r0, #0
    14d0:	741d6391 	ldrvc	r6, [sp], #-913	; 0xfffffc6f
    14d4:	0100706d 	tsteq	r0, sp, rrx
    14d8:	00a20227 	adceq	r0, r2, r7, lsr #4
    14dc:	91020000 	mrsls	r0, (UNDEF: 2)
    14e0:	0c561c70 	mrrceq	12, 7, r1, r6, cr0
    14e4:	27010000 	strcs	r0, [r1, -r0]
    14e8:	0000a202 	andeq	sl, r0, r2, lsl #4
    14ec:	6c910200 	lfmvs	f0, 4, [r1], {0}
    14f0:	000bb61c 	andeq	fp, fp, ip, lsl r6
    14f4:	02270100 	eoreq	r0, r7, #0, 2
    14f8:	000000a2 	andeq	r0, r0, r2, lsr #1
    14fc:	1c749102 	ldfnep	f1, [r4], #-8
    1500:	00000c25 	andeq	r0, r0, r5, lsr #24
    1504:	a2022701 	andge	r2, r2, #262144	; 0x40000
    1508:	02000000 	andeq	r0, r0, #0
    150c:	19006891 	stmdbne	r0, {r0, r4, r7, fp, sp, lr}
    1510:	00000bc7 	andeq	r0, r0, r7, asr #23
    1514:	00026101 	andeq	r6, r2, r1, lsl #2
    1518:	84000000 	strhi	r0, [r0], #-0
    151c:	01000000 	mrseq	r0, (UNDEF: 0)
    1520:	0006ac9c 	muleq	r6, ip, ip
    1524:	0b6d1a00 	bleq	1b47d2c <__Stack_Size+0x1b47b2c>
    1528:	61010000 	mrsvs	r0, (UNDEF: 1)
    152c:	00008c02 	andeq	r8, r0, r2, lsl #24
    1530:	6f910200 	svcvs	0x00910200
    1534:	000c031a 	andeq	r0, ip, sl, lsl r3
    1538:	02610100 	rsbeq	r0, r1, #0, 2
    153c:	0000008c 	andeq	r0, r0, ip, lsl #1
    1540:	1d6e9102 	stfnep	f1, [lr, #-8]!
    1544:	00706d74 	rsbseq	r6, r0, r4, ror sp
    1548:	a2026301 	andge	r6, r2, #67108864	; 0x4000000
    154c:	02000000 	andeq	r0, r0, #0
    1550:	19007491 	stmdbne	r0, {r0, r4, r7, sl, ip, sp, lr}
    1554:	00000cd9 	ldrdeq	r0, [r0], -r9
    1558:	00027601 	andeq	r7, r2, r1, lsl #12
    155c:	1c000000 	stcne	0, cr0, [r0], {-0}
    1560:	01000000 	mrseq	r0, (UNDEF: 0)
    1564:	0006d29c 	muleq	r6, ip, r2
    1568:	0b261a00 	bleq	987d70 <__Stack_Size+0x987b70>
    156c:	76010000 	strvc	r0, [r1], -r0
    1570:	0000a202 	andeq	sl, r0, r2, lsl #4
    1574:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1578:	05b11e00 	ldreq	r1, [r1, #3584]!	; 0xe00
    157c:	ce060000 	cdpgt	0, 0, cr0, cr6, cr0, {0}
    1580:	0006de06 	andeq	sp, r6, r6, lsl #28
    1584:	007e0500 	rsbseq	r0, lr, r0, lsl #10
    1588:	8d000000 	stchi	0, cr0, [r0, #-0]
    158c:	04000008 	streq	r0, [r0], #-8
    1590:	00062d00 	andeq	r2, r6, r0, lsl #26
    1594:	a2010400 	andge	r0, r1, #0, 8
    1598:	0c000004 	stceq	0, cr0, [r0], {4}
    159c:	00000e80 	andeq	r0, r0, r0, lsl #29
    15a0:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    15a4:	00000170 	andeq	r0, r0, r0, ror r1
    15a8:	00000000 	andeq	r0, r0, r0
    15ac:	00000942 	andeq	r0, r0, r2, asr #18
    15b0:	92060102 	andls	r0, r6, #-2147483648	; 0x80000000
    15b4:	03000006 	movweq	r0, #6
    15b8:	00000757 	andeq	r0, r0, r7, asr r7
    15bc:	00371d02 	eorseq	r1, r7, r2, lsl #26
    15c0:	01020000 	mrseq	r0, (UNDEF: 2)
    15c4:	00069008 	andeq	r9, r6, r8
    15c8:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    15cc:	00000580 	andeq	r0, r0, r0, lsl #11
    15d0:	0001c503 	andeq	ip, r1, r3, lsl #10
    15d4:	502b0200 	eorpl	r0, fp, r0, lsl #4
    15d8:	02000000 	andeq	r0, r0, #0
    15dc:	077a0702 	ldrbeq	r0, [sl, -r2, lsl #14]!
    15e0:	04020000 	streq	r0, [r2], #-0
    15e4:	00034005 	andeq	r4, r3, r5
    15e8:	069e0300 	ldreq	r0, [lr], r0, lsl #6
    15ec:	41020000 	mrsmi	r0, (UNDEF: 2)
    15f0:	00000069 	andeq	r0, r0, r9, rrx
    15f4:	b3070402 	movwlt	r0, #29698	; 0x7402
    15f8:	02000001 	andeq	r0, r0, #1
    15fc:	033b0508 	teqeq	fp, #8, 10	; 0x2000000
    1600:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1604:	0001ae07 	andeq	sl, r1, r7, lsl #28
    1608:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    160c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1610:	b8070402 	stmdalt	r7, {r1, sl}
    1614:	03000001 	movweq	r0, #1
    1618:	00000759 	andeq	r0, r0, r9, asr r7
    161c:	002c1803 	eoreq	r1, ip, r3, lsl #16
    1620:	c7030000 	strgt	r0, [r3, -r0]
    1624:	03000001 	movweq	r0, #1
    1628:	00004524 	andeq	r4, r0, r4, lsr #10
    162c:	06a00300 	strteq	r0, [r0], r0, lsl #6
    1630:	30030000 	andcc	r0, r3, r0
    1634:	0000005e 	andeq	r0, r0, lr, asr r0
    1638:	4a070402 	bmi	1c2648 <__Stack_Size+0x1c2448>
    163c:	05000006 	streq	r0, [r0, #-6]
    1640:	000000a2 	andeq	r0, r0, r2, lsr #1
    1644:	00008c06 	andeq	r8, r0, r6, lsl #24
    1648:	00b90500 	adcseq	r0, r9, r0, lsl #10
    164c:	01070000 	mrseq	r0, (UNDEF: 7)
    1650:	00000037 	andeq	r0, r0, r7, lsr r0
    1654:	dd020704 	stcle	7, cr0, [r2, #-16]
    1658:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    165c:	00000b12 	andeq	r0, r0, r2, lsl fp
    1660:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0xfffff700
    1664:	00010054 	andeq	r0, r1, r4, asr r0
    1668:	000f170a 	andeq	r1, pc, sl, lsl #14
    166c:	02070400 	andeq	r0, r7, #0, 8
    1670:	000000c3 	andeq	r0, r0, r3, asr #1
    1674:	000d4d0a 	andeq	r4, sp, sl, lsl #26
    1678:	02070400 	andeq	r0, r7, #0, 8
    167c:	000000c3 	andeq	r0, r0, r3, asr #1
    1680:	00370107 	eorseq	r0, r7, r7, lsl #2
    1684:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    1688:	00010f02 	andeq	r0, r1, r2, lsl #30
    168c:	02ad0800 	adceq	r0, sp, #0, 16
    1690:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1694:	00000643 	andeq	r0, r0, r3, asr #12
    1698:	830a0001 	movwhi	r0, #40961	; 0xa001
    169c:	04000000 	streq	r0, [r0], #-0
    16a0:	00f50209 	rscseq	r0, r5, r9, lsl #4
    16a4:	01070000 	mrseq	r0, (UNDEF: 7)
    16a8:	00000037 	andeq	r0, r0, r7, lsr r0
    16ac:	35020c04 	strcc	r0, [r2, #-3076]	; 0xfffff3fc
    16b0:	08000001 	stmdaeq	r0, {r0}
    16b4:	00000e7a 	andeq	r0, r0, sl, ror lr
    16b8:	0e110800 	cdpeq	8, 1, cr0, cr1, cr0, {0}
    16bc:	00010000 	andeq	r0, r1, r0
    16c0:	000e3e0a 	andeq	r3, lr, sl, lsl #28
    16c4:	020c0400 	andeq	r0, ip, #0, 8
    16c8:	0000011b 	andeq	r0, r0, fp, lsl r1
    16cc:	3404280b 	strcc	r2, [r4], #-2059	; 0xfffff7f5
    16d0:	0001cc04 	andeq	ip, r1, r4, lsl #24
    16d4:	52430c00 	subpl	r0, r3, #0, 24
    16d8:	04360400 	ldrteq	r0, [r6], #-1024	; 0xfffffc00
    16dc:	000000b4 	strheq	r0, [r0], -r4
    16e0:	09860d00 	stmibeq	r6, {r8, sl, fp}
    16e4:	37040000 	strcc	r0, [r4, -r0]
    16e8:	0000b404 	andeq	fp, r0, r4, lsl #8
    16ec:	430c0400 	movwmi	r0, #50176	; 0xc400
    16f0:	04005249 	streq	r5, [r0], #-585	; 0xfffffdb7
    16f4:	00b40438 	adcseq	r0, r4, r8, lsr r4
    16f8:	0d080000 	stceq	0, cr0, [r8, #-0]
    16fc:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    1700:	b4043904 	strlt	r3, [r4], #-2308	; 0xfffff6fc
    1704:	0c000000 	stceq	0, cr0, [r0], {-0}
    1708:	0009620d 	andeq	r6, r9, sp, lsl #4
    170c:	043a0400 	ldrteq	r0, [sl], #-1024	; 0xfffffc00
    1710:	000000b4 	strheq	r0, [r0], -r4
    1714:	09ad0d10 	stmibeq	sp!, {r4, r8, sl, fp}
    1718:	3b040000 	blcc	101720 <__Stack_Size+0x101520>
    171c:	0000b404 	andeq	fp, r0, r4, lsl #8
    1720:	f00d1400 			; <UNDEFINED> instruction: 0xf00d1400
    1724:	04000009 	streq	r0, [r0], #-9
    1728:	00b4043c 	adcseq	r0, r4, ip, lsr r4
    172c:	0d180000 	ldceq	0, cr0, [r8, #-0]
    1730:	0000098b 	andeq	r0, r0, fp, lsl #19
    1734:	b4043d04 	strlt	r3, [r4], #-3332	; 0xfffff2fc
    1738:	1c000000 	stcne	0, cr0, [r0], {-0}
    173c:	0009710d 	andeq	r7, r9, sp, lsl #2
    1740:	043e0400 	ldrteq	r0, [lr], #-1024	; 0xfffffc00
    1744:	000000b4 	strheq	r0, [r0], -r4
    1748:	53430c20 	movtpl	r0, #15392	; 0x3c20
    174c:	3f040052 	svccc	0x00040052
    1750:	0000b404 	andeq	fp, r0, r4, lsl #8
    1754:	0a002400 	beq	a75c <__Stack_Size+0xa55c>
    1758:	00000956 	andeq	r0, r0, r6, asr r9
    175c:	41044a04 	tstmi	r4, r4, lsl #20
    1760:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    1764:	1d2e0514 	cfstr32ne	mvfx0, [lr, #-80]!	; 0xffffffb0
    1768:	0f000002 	svceq	0x00000002
    176c:	00000f7c 	andeq	r0, r0, ip, ror pc
    1770:	00a23005 	adceq	r3, r2, r5
    1774:	0f000000 	svceq	0x00000000
    1778:	00000dad 	andeq	r0, r0, sp, lsr #27
    177c:	00a23105 	adceq	r3, r2, r5, lsl #2
    1780:	0f040000 	svceq	0x00040000
    1784:	00000fe5 	andeq	r0, r0, r5, ror #31
    1788:	00a23205 	adceq	r3, r2, r5, lsl #4
    178c:	0f080000 	svceq	0x00080000
    1790:	00000f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    1794:	00a23305 	adceq	r3, r2, r5, lsl #6
    1798:	0f0c0000 	svceq	0x000c0000
    179c:	00000f5d 	andeq	r0, r0, sp, asr pc
    17a0:	00a23405 	adceq	r3, r2, r5, lsl #8
    17a4:	00100000 	andseq	r0, r0, r0
    17a8:	000d7a03 	andeq	r7, sp, r3, lsl #20
    17ac:	d8350500 	ldmdale	r5!, {r8, sl}
    17b0:	10000001 	andne	r0, r0, r1
    17b4:	00000ddf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    17b8:	0000d901 	andeq	sp, r0, r1, lsl #18
    17bc:	005c0000 	subseq	r0, ip, r0
    17c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    17c4:	000f6e11 	andeq	r6, pc, r1, lsl lr	; <UNPREDICTABLE>
    17c8:	010e0100 	mrseq	r0, (UNDEF: 30)
    17cc:	00000000 	andeq	r0, r0, r0
    17d0:	0000005c 	andeq	r0, r0, ip, asr r0
    17d4:	025f9c01 	subseq	r9, pc, #256	; 0x100
    17d8:	cc120000 	ldcgt	0, cr0, [r2], {-0}
    17dc:	0100000f 	tsteq	r0, pc
    17e0:	00a2010e 	adceq	r0, r2, lr, lsl #2
    17e4:	91020000 	mrsls	r0, (UNDEF: 2)
    17e8:	ea130074 	b	4c19c0 <__Stack_Size+0x4c17c0>
    17ec:	0100000d 	tsteq	r0, sp
    17f0:	01350130 	teqeq	r5, r0, lsr r1
    17f4:	00000000 	andeq	r0, r0, r0
    17f8:	00500000 	subseq	r0, r0, r0
    17fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    1800:	000002a7 	andeq	r0, r0, r7, lsr #5
    1804:	0009f814 	andeq	pc, r9, r4, lsl r8	; <UNPREDICTABLE>
    1808:	01320100 	teqeq	r2, r0, lsl #2
    180c:	000000b4 	strheq	r0, [r0], -r4
    1810:	14709102 	ldrbtne	r9, [r0], #-258	; 0xfffffefe
    1814:	00000bc0 	andeq	r0, r0, r0, asr #23
    1818:	35013301 	strcc	r3, [r1, #-769]	; 0xfffffcff
    181c:	02000001 	andeq	r0, r0, #1
    1820:	76147791 			; <UNDEFINED> instruction: 0x76147791
    1824:	01000009 	tsteq	r0, r9
    1828:	00dd0134 	sbcseq	r0, sp, r4, lsr r1
    182c:	91020000 	mrsls	r0, (UNDEF: 2)
    1830:	78110076 	ldmdavc	r1, {r1, r2, r4, r5, r6}
    1834:	01000010 	tsteq	r0, r0, lsl r0
    1838:	0000014e 	andeq	r0, r0, lr, asr #2
    183c:	003c0000 	eorseq	r0, ip, r0
    1840:	9c010000 	stcls	0, cr0, [r1], {-0}
    1844:	000002dc 	ldrdeq	r0, [r0], -ip
    1848:	00108212 	andseq	r8, r0, r2, lsl r2
    184c:	014e0100 	mrseq	r0, (UNDEF: 94)
    1850:	0000008c 	andeq	r0, r0, ip, lsl #1
    1854:	146f9102 	strbtne	r9, [pc], #-258	; 185c <__Stack_Size+0x165c>
    1858:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
    185c:	a2015001 	andge	r5, r1, #1
    1860:	02000000 	andeq	r0, r0, #0
    1864:	11007491 			; <UNDEFINED> instruction: 0x11007491
    1868:	0000105e 	andeq	r1, r0, lr, asr r0
    186c:	00016201 	andeq	r6, r1, r1, lsl #4
    1870:	20000000 	andcs	r0, r0, r0
    1874:	01000000 	mrseq	r0, (UNDEF: 0)
    1878:	0003029c 	muleq	r3, ip, r2
    187c:	0b5c1200 	bleq	1706084 <__Stack_Size+0x1705e84>
    1880:	62010000 	andvs	r0, r1, #0
    1884:	00010f01 	andeq	r0, r1, r1, lsl #30
    1888:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    188c:	0e301100 	rsfeqs	f1, f0, f0
    1890:	7a010000 	bvc	41898 <__Stack_Size+0x41698>
    1894:	00000001 	andeq	r0, r0, r1
    1898:	00003c00 	andeq	r3, r0, r0, lsl #24
    189c:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
    18a0:	12000003 	andne	r0, r0, #3
    18a4:	00000ef1 	strdeq	r0, [r0], -r1
    18a8:	a2017a01 	andge	r7, r1, #4096	; 0x1000
    18ac:	02000000 	andeq	r0, r0, #0
    18b0:	8c126c91 	ldchi	12, cr6, [r2], {145}	; 0x91
    18b4:	0100000d 	tsteq	r0, sp
    18b8:	00a2017a 	adceq	r0, r2, sl, ror r1
    18bc:	91020000 	mrsls	r0, (UNDEF: 2)
    18c0:	0bb61468 	bleq	fed86a68 <BootRAM+0xcf77209>
    18c4:	7c010000 	stcvc	0, cr0, [r1], {-0}
    18c8:	0000a201 	andeq	sl, r0, r1, lsl #4
    18cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    18d0:	0d6f1100 	stfeqe	f1, [pc, #-0]	; 18d8 <__Stack_Size+0x16d8>
    18d4:	91010000 	mrsls	r0, (UNDEF: 1)
    18d8:	00000001 	andeq	r0, r0, r1
    18dc:	00002000 	andeq	r2, r0, r0
    18e0:	6c9c0100 	ldfvss	f0, [ip], {0}
    18e4:	12000003 	andne	r0, r0, #3
    18e8:	00000b5c 	andeq	r0, r0, ip, asr fp
    18ec:	0f019101 	svceq	0x00019101
    18f0:	02000001 	andeq	r0, r0, #1
    18f4:	11007791 			; <UNDEFINED> instruction: 0x11007791
    18f8:	00000eff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    18fc:	00023401 	andeq	r3, r2, r1, lsl #8
    1900:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1904:	01000000 	mrseq	r0, (UNDEF: 0)
    1908:	0003a19c 	muleq	r3, ip, r1
    190c:	0fd41200 	svceq	0x00d41200
    1910:	34010000 	strcc	r0, [r1], #-0
    1914:	0000a202 	andeq	sl, r0, r2, lsl #4
    1918:	6c910200 	lfmvs	f0, 4, [r1], {0}
    191c:	000bb614 	andeq	fp, fp, r4, lsl r6
    1920:	02360100 	eorseq	r0, r6, #0, 2
    1924:	000000a2 	andeq	r0, r0, r2, lsr #1
    1928:	00749102 	rsbseq	r9, r4, r2, lsl #2
    192c:	000e6615 	andeq	r6, lr, r5, lsl r6
    1930:	024b0100 	subeq	r0, fp, #0, 2
    1934:	0000008c 	andeq	r0, r0, ip, lsl #1
    1938:	00000000 	andeq	r0, r0, r0
    193c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1940:	4f119c01 	svcmi	0x00119c01
    1944:	01000010 	tsteq	r0, r0, lsl r0
    1948:	00000260 	andeq	r0, r0, r0, ror #4
    194c:	00380000 	eorseq	r0, r8, r0
    1950:	9c010000 	stcls	0, cr0, [r1], {-0}
    1954:	000003ec 	andeq	r0, r0, ip, ror #7
    1958:	000f5212 	andeq	r5, pc, r2, lsl r2	; <UNPREDICTABLE>
    195c:	02600100 	rsbeq	r0, r0, #0, 2
    1960:	000000a2 	andeq	r0, r0, r2, lsr #1
    1964:	146c9102 	strbtne	r9, [ip], #-258	; 0xfffffefe
    1968:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
    196c:	a2026201 	andge	r6, r2, #268435456	; 0x10000000
    1970:	02000000 	andeq	r0, r0, #0
    1974:	11007491 			; <UNDEFINED> instruction: 0x11007491
    1978:	00000ea4 	andeq	r0, r0, r4, lsr #29
    197c:	00027a01 	andeq	r7, r2, r1, lsl #20
    1980:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1984:	01000000 	mrseq	r0, (UNDEF: 0)
    1988:	0004219c 	muleq	r4, ip, r1
    198c:	0cf71200 	lfmeq	f1, 2, [r7]
    1990:	7a010000 	bvc	41998 <__Stack_Size+0x41798>
    1994:	0000a202 	andeq	sl, r0, r2, lsl #4
    1998:	6c910200 	lfmvs	f0, 4, [r1], {0}
    199c:	000bb614 	andeq	fp, fp, r4, lsl r6
    19a0:	027c0100 	rsbseq	r0, ip, #0, 2
    19a4:	000000a2 	andeq	r0, r0, r2, lsr #1
    19a8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    19ac:	0010a411 	andseq	sl, r0, r1, lsl r4
    19b0:	02940100 	addseq	r0, r4, #0, 2
    19b4:	00000000 	andeq	r0, r0, r0
    19b8:	00000038 	andeq	r0, r0, r8, lsr r0
    19bc:	04569c01 	ldrbeq	r9, [r6], #-3073	; 0xfffff3ff
    19c0:	f7120000 			; <UNDEFINED> instruction: 0xf7120000
    19c4:	0100000c 	tsteq	r0, ip
    19c8:	00a20294 	umlaleq	r0, r2, r4, r2
    19cc:	91020000 	mrsls	r0, (UNDEF: 2)
    19d0:	0bb6146c 	bleq	fed86b88 <BootRAM+0xcf77329>
    19d4:	96010000 	strls	r0, [r1], -r0
    19d8:	0000a202 	andeq	sl, r0, r2, lsl #4
    19dc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    19e0:	0fa81100 	svceq	0x00a81100
    19e4:	bc010000 	stclt	0, cr0, [r1], {-0}
    19e8:	00000002 	andeq	r0, r0, r2
    19ec:	00004c00 	andeq	r4, r0, r0, lsl #24
    19f0:	8b9c0100 	blhi	fe701df8 <BootRAM+0xc8f2599>
    19f4:	12000004 	andne	r0, r0, #4
    19f8:	00001071 	andeq	r1, r0, r1, ror r0
    19fc:	8c02bc01 	stchi	12, cr11, [r2], {1}
    1a00:	02000000 	andeq	r0, r0, #0
    1a04:	5c127791 	ldcpl	7, cr7, [r2], {145}	; 0x91
    1a08:	0100000b 	tsteq	r0, fp
    1a0c:	010f02bc 			; <UNDEFINED> instruction: 0x010f02bc
    1a10:	91020000 	mrsls	r0, (UNDEF: 2)
    1a14:	4a110076 	bmi	441bf4 <__Stack_Size+0x4419f4>
    1a18:	0100000e 	tsteq	r0, lr
    1a1c:	000002d8 	ldrdeq	r0, [r0], -r8
    1a20:	001c0000 	andseq	r0, ip, r0
    1a24:	9c010000 	stcls	0, cr0, [r1], {-0}
    1a28:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    1a2c:	000f3312 	andeq	r3, pc, r2, lsl r3	; <UNPREDICTABLE>
    1a30:	02d80100 	sbcseq	r0, r8, #0, 2
    1a34:	000000a2 	andeq	r0, r0, r2, lsr #1
    1a38:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1a3c:	000d0011 	andeq	r0, sp, r1, lsl r0
    1a40:	02fe0100 	rscseq	r0, lr, #0, 2
    1a44:	00000000 	andeq	r0, r0, r0
    1a48:	00000038 	andeq	r0, r0, r8, lsr r0
    1a4c:	04e69c01 	strbteq	r9, [r6], #3073	; 0xc01
    1a50:	65120000 	ldrvs	r0, [r2, #-0]
    1a54:	0100000d 	tsteq	r0, sp
    1a58:	00a202fe 	strdeq	r0, [r2], lr	; <UNPREDICTABLE>
    1a5c:	91020000 	mrsls	r0, (UNDEF: 2)
    1a60:	0bb6146c 	bleq	fed86c18 <BootRAM+0xcf773b9>
    1a64:	00010000 	andeq	r0, r1, r0
    1a68:	0000a203 	andeq	sl, r0, r3, lsl #4
    1a6c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1a70:	0ff51100 	svceq	0x00f51100
    1a74:	3d010000 	stccc	0, cr0, [r1, #-0]
    1a78:	00000003 	andeq	r0, r0, r3
    1a7c:	00004000 	andeq	r4, r0, r0
    1a80:	0c9c0100 	ldfeqs	f0, [ip], {0}
    1a84:	12000005 	andne	r0, r0, #5
    1a88:	00000d3e 	andeq	r0, r0, lr, lsr sp
    1a8c:	8c033d01 	stchi	13, cr3, [r3], {1}
    1a90:	02000000 	andeq	r0, r0, #0
    1a94:	11007791 			; <UNDEFINED> instruction: 0x11007791
    1a98:	00000e5b 	andeq	r0, r0, fp, asr lr
    1a9c:	00035e01 	andeq	r5, r3, r1, lsl #28
    1aa0:	20000000 	andcs	r0, r0, r0
    1aa4:	01000000 	mrseq	r0, (UNDEF: 0)
    1aa8:	0005329c 	muleq	r5, ip, r2
    1aac:	0b5c1200 	bleq	17062b4 <__Stack_Size+0x17060b4>
    1ab0:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    1ab4:	00010f03 	andeq	r0, r1, r3, lsl #30
    1ab8:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    1abc:	0f221100 	svceq	0x00221100
    1ac0:	6f010000 	svcvs	0x00010000
    1ac4:	00000003 	andeq	r0, r0, r3
    1ac8:	00002400 	andeq	r2, r0, r0, lsl #8
    1acc:	589c0100 	ldmpl	ip, {r8}
    1ad0:	12000005 	andne	r0, r0, #5
    1ad4:	00000e00 	andeq	r0, r0, r0, lsl #28
    1ad8:	a2036f01 	andge	r6, r3, #1, 30
    1adc:	02000000 	andeq	r0, r0, #0
    1ae0:	11007491 			; <UNDEFINED> instruction: 0x11007491
    1ae4:	00001026 	andeq	r1, r0, r6, lsr #32
    1ae8:	00037d01 	andeq	r7, r3, r1, lsl #26
    1aec:	20000000 	andcs	r0, r0, r0
    1af0:	01000000 	mrseq	r0, (UNDEF: 0)
    1af4:	00057e9c 	muleq	r5, ip, lr
    1af8:	0b5c1200 	bleq	1706300 <__Stack_Size+0x1706100>
    1afc:	7d010000 	stcvc	0, cr0, [r1, #-0]
    1b00:	00010f03 	andeq	r0, r1, r3, lsl #30
    1b04:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    1b08:	10141100 	andsne	r1, r4, r0, lsl #2
    1b0c:	8c010000 	stchi	0, cr0, [r1], {-0}
    1b10:	0006e803 	andeq	lr, r6, r3, lsl #16
    1b14:	00016008 	andeq	r6, r1, r8
    1b18:	e09c0100 	adds	r0, ip, r0, lsl #2
    1b1c:	12000005 	andne	r0, r0, #5
    1b20:	00000f8d 	andeq	r0, r0, sp, lsl #31
    1b24:	e0038c01 	and	r8, r3, r1, lsl #24
    1b28:	02000005 	andeq	r0, r0, #5
    1b2c:	74166491 	ldrvc	r6, [r6], #-1169	; 0xfffffb6f
    1b30:	0100706d 	tsteq	r0, sp, rrx
    1b34:	00a2038e 	adceq	r0, r2, lr, lsl #7
    1b38:	91020000 	mrsls	r0, (UNDEF: 2)
    1b3c:	09a51474 	stmibeq	r5!, {r2, r4, r5, r6, sl, ip}
    1b40:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    1b44:	0000a203 	andeq	sl, r0, r3, lsl #4
    1b48:	70910200 	addsvc	r0, r1, r0, lsl #4
    1b4c:	0009d714 	andeq	sp, r9, r4, lsl r7
    1b50:	038e0100 	orreq	r0, lr, #0, 2
    1b54:	000000a2 	andeq	r0, r0, r2, lsr #1
    1b58:	146c9102 	strbtne	r9, [ip], #-258	; 0xfffffefe
    1b5c:	00000dcb 	andeq	r0, r0, fp, asr #27
    1b60:	a2038e01 	andge	r8, r3, #1, 28
    1b64:	02000000 	andeq	r0, r0, #0
    1b68:	17006891 			; <UNDEFINED> instruction: 0x17006891
    1b6c:	00021d04 	andeq	r1, r2, r4, lsl #26
    1b70:	0d971100 	ldfeqs	f1, [r7]
    1b74:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    1b78:	00000004 	andeq	r0, r0, r4
    1b7c:	00003c00 	andeq	r3, r0, r0, lsl #24
    1b80:	1b9c0100 	blne	fe701f88 <BootRAM+0xc8f2729>
    1b84:	12000006 	andne	r0, r0, #6
    1b88:	00001096 	muleq	r0, r6, r0
    1b8c:	a2042801 	andge	r2, r4, #65536	; 0x10000
    1b90:	02000000 	andeq	r0, r0, #0
    1b94:	5c127491 	cfldrspl	mvf7, [r2], {145}	; 0x91
    1b98:	0100000b 	tsteq	r0, fp
    1b9c:	010f0428 	tsteq	pc, r8, lsr #8
    1ba0:	91020000 	mrsls	r0, (UNDEF: 2)
    1ba4:	b5110073 	ldrlt	r0, [r1, #-115]	; 0xffffff8d
    1ba8:	0100000f 	tsteq	r0, pc
    1bac:	08480447 	stmdaeq	r8, {r0, r1, r2, r6, sl}^
    1bb0:	003c0800 	eorseq	r0, ip, r0, lsl #16
    1bb4:	9c010000 	stcls	0, cr0, [r1], {-0}
    1bb8:	00000650 	andeq	r0, r0, r0, asr r6
    1bbc:	000d5612 	andeq	r5, sp, r2, lsl r6
    1bc0:	04470100 	strbeq	r0, [r7], #-256	; 0xffffff00
    1bc4:	000000a2 	andeq	r0, r0, r2, lsr #1
    1bc8:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    1bcc:	00000b5c 	andeq	r0, r0, ip, asr fp
    1bd0:	0f044701 	svceq	0x00044701
    1bd4:	02000001 	andeq	r0, r0, #1
    1bd8:	11007391 			; <UNDEFINED> instruction: 0x11007391
    1bdc:	00000ebe 			; <UNDEFINED> instruction: 0x00000ebe
    1be0:	00046601 	andeq	r6, r4, r1, lsl #12
    1be4:	3c000000 	stccc	0, cr0, [r0], {-0}
    1be8:	01000000 	mrseq	r0, (UNDEF: 0)
    1bec:	0006859c 	muleq	r6, ip, r5
    1bf0:	0dbc1200 	lfmeq	f1, 4, [ip]
    1bf4:	66010000 	strvs	r0, [r1], -r0
    1bf8:	0000a204 	andeq	sl, r0, r4, lsl #4
    1bfc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1c00:	000b5c12 	andeq	r5, fp, r2, lsl ip
    1c04:	04660100 	strbteq	r0, [r6], #-256	; 0xffffff00
    1c08:	0000010f 	andeq	r0, r0, pc, lsl #2
    1c0c:	00739102 	rsbseq	r9, r3, r2, lsl #2
    1c10:	000d2711 	andeq	r2, sp, r1, lsl r7
    1c14:	04a10100 	strteq	r0, [r1], #256	; 0x100
    1c18:	00000000 	andeq	r0, r0, r0
    1c1c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1c20:	06ba9c01 	ldrteq	r9, [sl], r1, lsl #24
    1c24:	56120000 	ldrpl	r0, [r2], -r0
    1c28:	0100000d 	tsteq	r0, sp
    1c2c:	00a204a1 	adceq	r0, r2, r1, lsr #9
    1c30:	91020000 	mrsls	r0, (UNDEF: 2)
    1c34:	0b5c1274 	bleq	170660c <__Stack_Size+0x170640c>
    1c38:	a1010000 	mrsge	r0, (UNDEF: 1)
    1c3c:	00010f04 	andeq	r0, r1, r4, lsl #30
    1c40:	73910200 	orrsvc	r0, r1, #0, 4
    1c44:	0e191100 	mufeqe	f1, f1, f0
    1c48:	c0010000 	andgt	r0, r1, r0
    1c4c:	00000004 	andeq	r0, r0, r4
    1c50:	00003c00 	andeq	r3, r0, r0, lsl #24
    1c54:	ef9c0100 	svc	0x009c0100
    1c58:	12000006 	andne	r0, r0, #6
    1c5c:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
    1c60:	a204c001 	andge	ip, r4, #1
    1c64:	02000000 	andeq	r0, r0, #0
    1c68:	5c127491 	cfldrspl	mvf7, [r2], {145}	; 0x91
    1c6c:	0100000b 	tsteq	r0, fp
    1c70:	010f04c0 	smlabteq	pc, r0, r4, r0	; <UNPREDICTABLE>
    1c74:	91020000 	mrsls	r0, (UNDEF: 2)
    1c78:	d5110073 	ldrle	r0, [r1, #-115]	; 0xffffff8d
    1c7c:	0100000e 	tsteq	r0, lr
    1c80:	000004d5 	ldrdeq	r0, [r0], -r5
    1c84:	00200000 	eoreq	r0, r0, r0
    1c88:	9c010000 	stcls	0, cr0, [r1], {-0}
    1c8c:	00000715 	andeq	r0, r0, r5, lsl r7
    1c90:	000b5c12 	andeq	r5, fp, r2, lsl ip
    1c94:	04d50100 	ldrbeq	r0, [r5], #256	; 0x100
    1c98:	0000010f 	andeq	r0, r0, pc, lsl #2
    1c9c:	00779102 	rsbseq	r9, r7, r2, lsl #2
    1ca0:	00103411 	andseq	r3, r0, r1, lsl r4
    1ca4:	04e20100 	strbteq	r0, [r2], #256	; 0x100
    1ca8:	00000000 	andeq	r0, r0, r0
    1cac:	00000020 	andeq	r0, r0, r0, lsr #32
    1cb0:	073b9c01 	ldreq	r9, [fp, -r1, lsl #24]!
    1cb4:	5c120000 	ldcpl	0, cr0, [r2], {-0}
    1cb8:	0100000b 	tsteq	r0, fp
    1cbc:	010f04e2 	smlatteq	pc, r2, r4, r0
    1cc0:	91020000 	mrsls	r0, (UNDEF: 2)
    1cc4:	d1110077 	tstle	r1, r7, ror r0
    1cc8:	0100000d 	tsteq	r0, sp
    1ccc:	00000502 	andeq	r0, r0, r2, lsl #10
    1cd0:	00200000 	eoreq	r0, r0, r0
    1cd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    1cd8:	00000761 	andeq	r0, r0, r1, ror #14
    1cdc:	00106912 	andseq	r6, r0, r2, lsl r9
    1ce0:	05020100 	streq	r0, [r2, #-256]	; 0xffffff00
    1ce4:	0000008c 	andeq	r0, r0, ip, lsl #1
    1ce8:	00779102 	rsbseq	r9, r7, r2, lsl #2
    1cec:	000f1018 	andeq	r1, pc, r8, lsl r0	; <UNPREDICTABLE>
    1cf0:	052e0100 	streq	r0, [lr, #-256]!	; 0xffffff00
    1cf4:	000000dd 	ldrdeq	r0, [r0], -sp
    1cf8:	00000000 	andeq	r0, r0, r0
    1cfc:	00000074 	andeq	r0, r0, r4, ror r0
    1d00:	07b89c01 	ldreq	r9, [r8, r1, lsl #24]!
    1d04:	e8120000 	ldmda	r2, {}	; <UNPREDICTABLE>
    1d08:	0100000e 	tsteq	r0, lr
    1d0c:	008c052e 	addeq	r0, ip, lr, lsr #10
    1d10:	91020000 	mrsls	r0, (UNDEF: 2)
    1d14:	6d741667 	ldclvs	6, cr1, [r4, #-412]!	; 0xfffffe64
    1d18:	30010070 	andcc	r0, r1, r0, ror r0
    1d1c:	0000a205 	andeq	sl, r0, r5, lsl #4
    1d20:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1d24:	000eb414 	andeq	fp, lr, r4, lsl r4
    1d28:	05310100 	ldreq	r0, [r1, #-256]!	; 0xffffff00
    1d2c:	000000a2 	andeq	r0, r0, r2, lsr #1
    1d30:	14749102 	ldrbtne	r9, [r4], #-258	; 0xfffffefe
    1d34:	00000bbd 			; <UNDEFINED> instruction: 0x00000bbd
    1d38:	dd053201 	sfmle	f3, 4, [r5, #-4]
    1d3c:	02000000 	andeq	r0, r0, #0
    1d40:	19007391 	stmdbne	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
    1d44:	00000f44 	andeq	r0, r0, r4, asr #30
    1d48:	00055b01 	andeq	r5, r5, r1, lsl #22
    1d4c:	1c000000 	stcne	0, cr0, [r0], {-0}
    1d50:	01000000 	mrseq	r0, (UNDEF: 0)
    1d54:	0d46189c 	stcleq	8, cr1, [r6, #-624]	; 0xfffffd90
    1d58:	7a010000 	bvc	41d60 <__Stack_Size+0x41b60>
    1d5c:	0000e905 	andeq	lr, r0, r5, lsl #18
    1d60:	00000000 	andeq	r0, r0, r0
    1d64:	00003400 	andeq	r3, r0, r0, lsl #8
    1d68:	039c0100 	orrseq	r0, ip, #0, 2
    1d6c:	12000008 	andne	r0, r0, #8
    1d70:	00001071 	andeq	r1, r0, r1, ror r0
    1d74:	8c057a01 	stchi	10, cr7, [r5], {1}
    1d78:	02000000 	andeq	r0, r0, #0
    1d7c:	bd146f91 	ldclt	15, cr6, [r4, #-580]	; 0xfffffdbc
    1d80:	0100000b 	tsteq	r0, fp
    1d84:	00e9057c 	rsceq	r0, r9, ip, ror r5
    1d88:	91020000 	mrsls	r0, (UNDEF: 2)
    1d8c:	11110077 	tstne	r1, r7, ror r0
    1d90:	0100000d 	tsteq	r0, sp
    1d94:	000005a8 	andeq	r0, r0, r8, lsr #11
    1d98:	00200000 	eoreq	r0, r0, r0
    1d9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1da0:	00000829 	andeq	r0, r0, r9, lsr #16
    1da4:	00107112 	andseq	r7, r0, r2, lsl r1
    1da8:	05a80100 	streq	r0, [r8, #256]!	; 0x100
    1dac:	0000008c 	andeq	r0, r0, ip, lsl #1
    1db0:	00779102 	rsbseq	r9, r7, r2, lsl #2
    1db4:	0000be1a 	andeq	fp, r0, sl, lsl lr
    1db8:	00083900 	andeq	r3, r8, r0, lsl #18
    1dbc:	00ad1b00 	adceq	r1, sp, r0, lsl #22
    1dc0:	000f0000 	andeq	r0, pc, r0
    1dc4:	0010031c 	andseq	r0, r0, ip, lsl r3
    1dc8:	4fc10100 	svcmi	0x00c10100
    1dcc:	05000008 	streq	r0, [r0, #-8]
    1dd0:	00000003 	andeq	r0, r0, r3
    1dd4:	08290520 	stmdaeq	r9!, {r5, r8, sl}
    1dd8:	4a060000 	bmi	181de0 <__Stack_Size+0x181be0>
    1ddc:	1a000008 	bne	1e04 <__Stack_Size+0x1c04>
    1de0:	000000be 	strheq	r0, [r0], -lr
    1de4:	00000864 	andeq	r0, r0, r4, ror #16
    1de8:	0000ad1b 	andeq	sl, r0, fp, lsl sp
    1dec:	1c000300 	stcne	3, cr0, [r0], {-0}
    1df0:	000010b4 	strheq	r1, [r0], -r4
    1df4:	087ac201 	ldmdaeq	sl!, {r0, r9, lr, pc}^
    1df8:	03050000 	movweq	r0, #20480	; 0x5000
    1dfc:	20000010 	andcs	r0, r0, r0, lsl r0
    1e00:	00085405 	andeq	r5, r8, r5, lsl #8
    1e04:	08750600 	ldmdaeq	r5!, {r9, sl}^
    1e08:	b11d0000 	tstlt	sp, r0
    1e0c:	06000005 	streq	r0, [r0], -r5
    1e10:	088b06ce 	stmeq	fp, {r1, r2, r3, r6, r7, r9, sl}
    1e14:	7e050000 	cdpvc	0, 0, cr0, cr5, cr0, {0}
    1e18:	00000000 	andeq	r0, r0, r0
    1e1c:	000004f2 	strdeq	r0, [r0], -r2
    1e20:	07eb0004 	strbeq	r0, [fp, r4]!
    1e24:	01040000 	mrseq	r0, (UNDEF: 4)
    1e28:	000004a2 	andeq	r0, r0, r2, lsr #9
    1e2c:	0011e30c 	andseq	lr, r1, ip, lsl #6
    1e30:	0003bc00 	andeq	fp, r3, r0, lsl #24
    1e34:	00027800 	andeq	r7, r2, r0, lsl #16
    1e38:	00000000 	andeq	r0, r0, r0
    1e3c:	000d6400 	andeq	r6, sp, r0, lsl #8
    1e40:	06010200 	streq	r0, [r1], -r0, lsl #4
    1e44:	00000692 	muleq	r0, r2, r6
    1e48:	00075703 	andeq	r5, r7, r3, lsl #14
    1e4c:	371d0200 	ldrcc	r0, [sp, -r0, lsl #4]
    1e50:	02000000 	andeq	r0, r0, #0
    1e54:	06900801 	ldreq	r0, [r0], r1, lsl #16
    1e58:	02020000 	andeq	r0, r2, #0
    1e5c:	00058005 	andeq	r8, r5, r5
    1e60:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1e64:	0000077a 	andeq	r0, r0, sl, ror r7
    1e68:	40050402 	andmi	r0, r5, r2, lsl #8
    1e6c:	03000003 	movweq	r0, #3
    1e70:	0000069e 	muleq	r0, lr, r6
    1e74:	005e4102 	subseq	r4, lr, r2, lsl #2
    1e78:	04020000 	streq	r0, [r2], #-0
    1e7c:	0001b307 	andeq	fp, r1, r7, lsl #6
    1e80:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    1e84:	0000033b 	andeq	r0, r0, fp, lsr r3
    1e88:	ae070802 	cdpge	8, 0, cr0, cr7, cr2, {0}
    1e8c:	04000001 	streq	r0, [r0], #-1
    1e90:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1e94:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    1e98:	0001b807 	andeq	fp, r1, r7, lsl #16
    1e9c:	07590300 	ldrbeq	r0, [r9, -r0, lsl #6]
    1ea0:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    1ea4:	0000002c 	andeq	r0, r0, ip, lsr #32
    1ea8:	0006a003 	andeq	sl, r6, r3
    1eac:	53300300 	teqpl	r0, #0, 6
    1eb0:	05000000 	streq	r0, [r0, #-0]
    1eb4:	84040e04 	strhi	r0, [r4], #-3588	; 0xfffff1fc
    1eb8:	00000145 	andeq	r0, r0, r5, asr #2
    1ebc:	0011bf06 	andseq	fp, r1, r6, lsl #30
    1ec0:	61860400 	orrvs	r0, r6, r0, lsl #8
    1ec4:	00000001 	andeq	r0, r0, r1
    1ec8:	00053a06 	andeq	r3, r5, r6, lsl #20
    1ecc:	66870400 	strvs	r0, [r7], r0, lsl #8
    1ed0:	20000001 	andcs	r0, r0, r1
    1ed4:	0011ba06 	andseq	fp, r1, r6, lsl #20
    1ed8:	76880400 	strvc	r0, [r8], r0, lsl #8
    1edc:	80000001 	andhi	r0, r0, r1
    1ee0:	00113e06 	andseq	r3, r1, r6, lsl #28
    1ee4:	66890400 	strvs	r0, [r9], r0, lsl #8
    1ee8:	a0000001 	andge	r0, r0, r1
    1eec:	0011b507 	andseq	fp, r1, r7, lsl #10
    1ef0:	7b8a0400 	blvc	fe282ef8 <BootRAM+0xc473699>
    1ef4:	00000001 	andeq	r0, r0, r1
    1ef8:	054e0701 	strbeq	r0, [lr, #-1793]	; 0xfffff8ff
    1efc:	8b040000 	blhi	101f04 <__Stack_Size+0x101d04>
    1f00:	00000166 	andeq	r0, r0, r6, ror #2
    1f04:	75070120 	strvc	r0, [r7, #-288]	; 0xfffffee0
    1f08:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    1f0c:	0001808c 	andeq	r8, r1, ip, lsl #1
    1f10:	07018000 	streq	r8, [r1, -r0]
    1f14:	00000558 	andeq	r0, r0, r8, asr r5
    1f18:	01668d04 	cmneq	r6, r4, lsl #26
    1f1c:	01a00000 	moveq	r0, r0
    1f20:	0010c207 	andseq	ip, r0, r7, lsl #4
    1f24:	858e0400 	strhi	r0, [lr, #1024]	; 0x400
    1f28:	00000001 	andeq	r0, r0, r1
    1f2c:	05620702 	strbeq	r0, [r2, #-1794]!	; 0xfffff8fe
    1f30:	8f040000 	svchi	0x00040000
    1f34:	0000018a 	andeq	r0, r0, sl, lsl #3
    1f38:	49080220 	stmdbmi	r8, {r5, r9}
    1f3c:	90040050 	andls	r0, r4, r0, asr r0
    1f40:	000001af 	andeq	r0, r0, pc, lsr #3
    1f44:	6c070300 	stcvs	3, cr0, [r7], {-0}
    1f48:	04000005 	streq	r0, [r0], #-5
    1f4c:	0001b491 	muleq	r1, r1, r4
    1f50:	0703f000 	streq	pc, [r3, -r0]
    1f54:	00001139 	andeq	r1, r0, r9, lsr r1
    1f58:	015c9204 	cmpeq	ip, r4, lsl #4
    1f5c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1f60:	015c0900 	cmpeq	ip, r0, lsl #18
    1f64:	01550000 	cmpeq	r5, r0
    1f68:	550a0000 	strpl	r0, [sl, #-0]
    1f6c:	07000001 	streq	r0, [r0, -r1]
    1f70:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1f74:	0000064a 	andeq	r0, r0, sl, asr #12
    1f78:	00008c0b 	andeq	r8, r0, fp, lsl #24
    1f7c:	01450b00 	cmpeq	r5, r0, lsl #22
    1f80:	8c090000 	stchi	0, cr0, [r9], {-0}
    1f84:	76000000 	strvc	r0, [r0], -r0
    1f88:	0a000001 	beq	1f94 <__Stack_Size+0x1d94>
    1f8c:	00000155 	andeq	r0, r0, r5, asr r1
    1f90:	450b0017 	strmi	r0, [fp, #-23]	; 0xffffffe9
    1f94:	0b000001 	bleq	1fa0 <__Stack_Size+0x1da0>
    1f98:	00000145 	andeq	r0, r0, r5, asr #2
    1f9c:	0001450b 	andeq	r4, r1, fp, lsl #10
    1fa0:	01450b00 	cmpeq	r5, r0, lsl #22
    1fa4:	8c090000 	stchi	0, cr0, [r9], {-0}
    1fa8:	9a000000 	bls	1fb0 <__Stack_Size+0x1db0>
    1fac:	0a000001 	beq	1fb8 <__Stack_Size+0x1db8>
    1fb0:	00000155 	andeq	r0, r0, r5, asr r1
    1fb4:	aa090037 	bge	242098 <__Stack_Size+0x241e98>
    1fb8:	aa000001 	bge	1fc4 <__Stack_Size+0x1dc4>
    1fbc:	0a000001 	beq	1fc8 <__Stack_Size+0x1dc8>
    1fc0:	00000155 	andeq	r0, r0, r5, asr r1
    1fc4:	810b00ef 	smlatthi	fp, pc, r0, r0
    1fc8:	0b000000 	bleq	1fd0 <__Stack_Size+0x1dd0>
    1fcc:	0000019a 	muleq	r0, sl, r1
    1fd0:	00008c09 	andeq	r8, r0, r9, lsl #24
    1fd4:	0001c500 	andeq	ip, r1, r0, lsl #10
    1fd8:	01550c00 	cmpeq	r5, r0, lsl #24
    1fdc:	02830000 	addeq	r0, r3, #0
    1fe0:	116b0300 	cmnne	fp, r0, lsl #6
    1fe4:	93040000 	movwls	r0, #16384	; 0x4000
    1fe8:	00000097 	muleq	r0, r7, r0
    1fec:	9b04740d 	blls	11f028 <__Stack_Size+0x11ee28>
    1ff0:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
    1ff4:	00098006 	andeq	r8, r9, r6
    1ff8:	bd9d0400 	cfldrslt	mvf0, [sp]
    1ffc:	00000002 	andeq	r0, r0, r2
    2000:	00099306 	andeq	r9, r9, r6, lsl #6
    2004:	5c9e0400 	cfldrspl	mvf0, [lr], {0}
    2008:	04000001 	streq	r0, [r0], #-1
    200c:	000a1806 	andeq	r1, sl, r6, lsl #16
    2010:	5c9f0400 	cfldrspl	mvf0, [pc], {0}
    2014:	08000001 	stmdaeq	r0, {r0}
    2018:	0009e106 	andeq	lr, r9, r6, lsl #2
    201c:	5ca00400 	cfstrspl	mvf0, [r0]
    2020:	0c000001 	stceq	0, cr0, [r0], {1}
    2024:	5243530e 	subpl	r5, r3, #939524096	; 0x38000000
    2028:	5ca10400 	cfstrspl	mvf0, [r1]
    202c:	10000001 	andne	r0, r0, r1
    2030:	5243430e 	subpl	r4, r3, #939524096	; 0x38000000
    2034:	5ca20400 	cfstrspl	mvf0, [r2]
    2038:	14000001 	strne	r0, [r0], #-1
    203c:	5048530e 	subpl	r5, r8, lr, lsl #6
    2040:	d2a30400 	adcle	r0, r3, #0, 8
    2044:	18000002 	stmdane	r0, {r1}
    2048:	000a0706 	andeq	r0, sl, r6, lsl #14
    204c:	5ca40400 	cfstrspl	mvf0, [r4]
    2050:	24000001 	strcs	r0, [r0], #-1
    2054:	0009c206 	andeq	ip, r9, r6, lsl #4
    2058:	5ca50400 	cfstrspl	mvf0, [r5]
    205c:	28000001 	stmdacs	r0, {r0}
    2060:	000a6906 	andeq	r6, sl, r6, lsl #18
    2064:	5ca60400 	cfstrspl	mvf0, [r6]
    2068:	2c000001 	stccs	0, cr0, [r0], {1}
    206c:	000a5406 	andeq	r5, sl, r6, lsl #8
    2070:	5ca70400 	cfstrspl	mvf0, [r7]
    2074:	30000001 	andcc	r0, r0, r1
    2078:	00096b06 	andeq	r6, r9, r6, lsl #22
    207c:	5ca80400 	cfstrspl	mvf0, [r8]
    2080:	34000001 	strcc	r0, [r0], #-1
    2084:	0009a006 	andeq	sl, r9, r6
    2088:	5ca90400 	cfstrspl	mvf0, [r9]
    208c:	38000001 	stmdacc	r0, {r0}
    2090:	000a7f06 	andeq	r7, sl, r6, lsl #30
    2094:	5caa0400 	cfstrspl	mvf0, [sl]
    2098:	3c000001 	stccc	0, cr0, [r0], {1}
    209c:	5246500e 	subpl	r5, r6, #14
    20a0:	ecab0400 	cfstrs	mvf0, [fp]
    20a4:	40000002 	andmi	r0, r0, r2
    20a8:	5246440e 	subpl	r4, r6, #234881024	; 0xe000000
    20ac:	bdac0400 	cfstrslt	mvf0, [ip]
    20b0:	48000002 	stmdami	r0, {r1}
    20b4:	5244410e 	subpl	r4, r4, #-2147483645	; 0x80000003
    20b8:	bdad0400 	cfstrslt	mvf0, [sp]
    20bc:	4c000002 	stcmi	0, cr0, [r0], {2}
    20c0:	000a6e06 	andeq	r6, sl, r6, lsl #28
    20c4:	06ae0400 	strteq	r0, [lr], r0, lsl #8
    20c8:	50000003 	andpl	r0, r0, r3
    20cc:	000a4f06 	andeq	r4, sl, r6, lsl #30
    20d0:	20af0400 	adccs	r0, pc, r0, lsl #8
    20d4:	60000003 	andvs	r0, r0, r3
    20d8:	015c0f00 	cmpeq	ip, r0, lsl #30
    20dc:	aa090000 	bge	2420e4 <__Stack_Size+0x241ee4>
    20e0:	d2000001 	andle	r0, r0, #1
    20e4:	0a000002 	beq	20f4 <__Stack_Size+0x1ef4>
    20e8:	00000155 	andeq	r0, r0, r5, asr r1
    20ec:	c20b000b 	andgt	r0, fp, #11
    20f0:	09000002 	stmdbeq	r0, {r1}
    20f4:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
    20f8:	000002e7 	andeq	r0, r0, r7, ror #5
    20fc:	0001550a 	andeq	r5, r1, sl, lsl #10
    2100:	0b000100 	bleq	2508 <__Stack_Size+0x2308>
    2104:	000002d7 	ldrdeq	r0, [r0], -r7
    2108:	0002e70f 	andeq	lr, r2, pc, lsl #14
    210c:	02bd0900 	adcseq	r0, sp, #0, 18
    2110:	03010000 	movweq	r0, #4096	; 0x1000
    2114:	550a0000 	strpl	r0, [sl, #-0]
    2118:	03000001 	movweq	r0, #1
    211c:	02f10b00 	rscseq	r0, r1, #0, 22
    2120:	010f0000 	mrseq	r0, CPSR
    2124:	09000003 	stmdbeq	r0, {r0, r1}
    2128:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
    212c:	0000031b 	andeq	r0, r0, fp, lsl r3
    2130:	0001550a 	andeq	r5, r1, sl, lsl #10
    2134:	0b000400 	bleq	313c <__Stack_Size+0x2f3c>
    2138:	0000030b 	andeq	r0, r0, fp, lsl #6
    213c:	00031b0f 	andeq	r1, r3, pc, lsl #22
    2140:	09e70300 	stmibeq	r7!, {r8, r9}^
    2144:	b0040000 	andlt	r0, r4, r0
    2148:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    214c:	6d041010 	stcvs	0, cr1, [r4, #-64]	; 0xffffffc0
    2150:	00036e01 	andeq	r6, r3, r1, lsl #28
    2154:	11661100 	cmnne	r6, r0, lsl #2
    2158:	6f040000 	svcvs	0x00040000
    215c:	00015c01 	andeq	r5, r1, r1, lsl #24
    2160:	d1110000 	tstle	r1, r0
    2164:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    2168:	015c0170 	cmpeq	ip, r0, ror r1
    216c:	12040000 	andne	r0, r4, #0
    2170:	004c4156 	subeq	r4, ip, r6, asr r1
    2174:	5c017104 	stfpls	f7, [r1], {4}
    2178:	08000001 	stmdaeq	r0, {r0}
    217c:	00114711 	andseq	r4, r1, r1, lsl r7
    2180:	01720400 	cmneq	r2, r0, lsl #8
    2184:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
    2188:	9c13000c 	ldcls	0, cr0, [r3], {12}
    218c:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    2190:	03300173 	teqeq	r0, #-1073741796	; 0xc000001c
    2194:	01140000 	tsteq	r4, r0
    2198:	00000037 	andeq	r0, r0, r7, lsr r0
    219c:	94020905 	strls	r0, [r2], #-2309	; 0xfffff6fb
    21a0:	15000003 	strne	r0, [r0, #-3]
    21a4:	000002ad 	andeq	r0, r0, sp, lsr #5
    21a8:	06431500 	strbeq	r1, [r3], -r0, lsl #10
    21ac:	00010000 	andeq	r0, r1, r0
    21b0:	00008313 	andeq	r8, r0, r3, lsl r3
    21b4:	02090500 	andeq	r0, r9, #0, 10
    21b8:	0000037a 	andeq	r0, r0, sl, ror r3
    21bc:	3206040d 	andcc	r0, r6, #218103808	; 0xd000000
    21c0:	000003d9 	ldrdeq	r0, [r0], -r9
    21c4:	0003e106 	andeq	lr, r3, r6, lsl #2
    21c8:	81340600 	teqhi	r4, r0, lsl #12
    21cc:	00000000 	andeq	r0, r0, r0
    21d0:	00079806 	andeq	r9, r7, r6, lsl #16
    21d4:	81390600 	teqhi	r9, r0, lsl #12
    21d8:	01000000 	mrseq	r0, (UNDEF: 0)
    21dc:	00038306 	andeq	r8, r3, r6, lsl #6
    21e0:	813d0600 	teqhi	sp, r0, lsl #12
    21e4:	02000000 	andeq	r0, r0, #0
    21e8:	00025606 	andeq	r5, r2, r6, lsl #12
    21ec:	94410600 	strbls	r0, [r1], #-1536	; 0xfffffa00
    21f0:	03000003 	movweq	r0, #3
    21f4:	01610300 	cmneq	r1, r0, lsl #6
    21f8:	44060000 	strmi	r0, [r6], #-0
    21fc:	000003a0 	andeq	r0, r0, r0, lsr #7
    2200:	00114d16 	andseq	r4, r1, r6, lsl sp
    2204:	84600100 	strbthi	r0, [r0], #-256	; 0xffffff00
    2208:	24080008 	strcs	r0, [r8], #-8
    220c:	01000000 	mrseq	r0, (UNDEF: 0)
    2210:	0004089c 	muleq	r4, ip, r8
    2214:	11261700 			; <UNDEFINED> instruction: 0x11261700
    2218:	60010000 	andvs	r0, r1, r0
    221c:	0000008c 	andeq	r0, r0, ip, lsl #1
    2220:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2224:	00111516 	andseq	r1, r1, r6, lsl r5
    2228:	a8700100 	ldmdage	r0!, {r8}^
    222c:	c4080008 	strgt	r0, [r8], #-8
    2230:	01000000 	mrseq	r0, (UNDEF: 0)
    2234:	0004569c 	muleq	r4, ip, r6
    2238:	10d91700 	sbcsne	r1, r9, r0, lsl #14
    223c:	70010000 	andvc	r0, r1, r0
    2240:	00000456 	andeq	r0, r0, r6, asr r4
    2244:	18649102 	stmdane	r4!, {r1, r8, ip, pc}^
    2248:	000011a9 	andeq	r1, r0, r9, lsr #3
    224c:	008c7201 	addeq	r7, ip, r1, lsl #4
    2250:	91020000 	mrsls	r0, (UNDEF: 2)
    2254:	111f1874 	tstne	pc, r4, ror r8	; <UNPREDICTABLE>
    2258:	72010000 	andvc	r0, r1, #0
    225c:	0000008c 	andeq	r0, r0, ip, lsl #1
    2260:	18709102 	ldmdane	r0!, {r1, r8, ip, pc}^
    2264:	0000117a 	andeq	r1, r0, sl, ror r1
    2268:	008c7201 	addeq	r7, ip, r1, lsl #4
    226c:	91020000 	mrsls	r0, (UNDEF: 2)
    2270:	0419006c 	ldreq	r0, [r9], #-108	; 0xffffff94
    2274:	000003d9 	ldrdeq	r0, [r0], -r9
    2278:	00110116 	andseq	r0, r1, r6, lsl r1
    227c:	009c0100 	addseq	r0, ip, r0, lsl #2
    2280:	2c000000 	stccs	0, cr0, [r0], {-0}
    2284:	01000000 	mrseq	r0, (UNDEF: 0)
    2288:	00048e9c 	muleq	r4, ip, lr
    228c:	11c41700 	bicne	r1, r4, r0, lsl #14
    2290:	9c010000 	stcls	0, cr0, [r1], {-0}
    2294:	0000008c 	andeq	r0, r0, ip, lsl #1
    2298:	17749102 	ldrbne	r9, [r4, -r2, lsl #2]!
    229c:	00001195 	muleq	r0, r5, r1
    22a0:	008c9c01 	addeq	r9, ip, r1, lsl #24
    22a4:	91020000 	mrsls	r0, (UNDEF: 2)
    22a8:	81160070 	tsthi	r6, r0, ror r0
    22ac:	01000011 	tsteq	r0, r1, lsl r0
    22b0:	000000af 	andeq	r0, r0, pc, lsr #1
    22b4:	00004000 	andeq	r4, r0, r0
    22b8:	c09c0100 	addsgt	r0, ip, r0, lsl #2
    22bc:	17000004 	strne	r0, [r0, -r4]
    22c0:	000011d6 	ldrdeq	r1, [r0], -r6
    22c4:	0081af01 	addeq	sl, r1, r1, lsl #30
    22c8:	91020000 	mrsls	r0, (UNDEF: 2)
    22cc:	0b5c1777 	bleq	17080b0 <__Stack_Size+0x1707eb0>
    22d0:	af010000 	svcge	0x00010000
    22d4:	00000394 	muleq	r0, r4, r3
    22d8:	00769102 	rsbseq	r9, r6, r2, lsl #2
    22dc:	0010e916 	andseq	lr, r0, r6, lsl r9
    22e0:	00c70100 	sbceq	r0, r7, r0, lsl #2
    22e4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    22e8:	01000000 	mrseq	r0, (UNDEF: 0)
    22ec:	0004e49c 	muleq	r4, ip, r4
    22f0:	10c71700 	sbcne	r1, r7, r0, lsl #14
    22f4:	c7010000 	strgt	r0, [r1, -r0]
    22f8:	0000008c 	andeq	r0, r0, ip, lsl #1
    22fc:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2300:	0005b11a 	andeq	fp, r5, sl, lsl r1
    2304:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
    2308:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    230c:	0000730b 	andeq	r7, r0, fp, lsl #6
    2310:	09da0000 	ldmibeq	sl, {}^	; <UNPREDICTABLE>
    2314:	00040000 	andeq	r0, r4, r0
    2318:	00000943 	andeq	r0, r0, r3, asr #18
    231c:	04a20104 	strteq	r0, [r2], #260	; 0x104
    2320:	bf0c0000 	svclt	0x000c0000
    2324:	bc000014 	stclt	0, cr0, [r0], {20}
    2328:	a8000003 	stmdage	r0, {r0, r1}
    232c:	00000002 	andeq	r0, r0, r2
    2330:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    2334:	0200000e 	andeq	r0, r0, #14
    2338:	06920601 	ldreq	r0, [r2], r1, lsl #12
    233c:	57030000 	strpl	r0, [r3, -r0]
    2340:	02000007 	andeq	r0, r0, #7
    2344:	0000371d 	andeq	r3, r0, sp, lsl r7
    2348:	08010200 	stmdaeq	r1, {r9}
    234c:	00000690 	muleq	r0, r0, r6
    2350:	80050202 	andhi	r0, r5, r2, lsl #4
    2354:	03000005 	movweq	r0, #5
    2358:	000001c5 	andeq	r0, r0, r5, asr #3
    235c:	00502b02 	subseq	r2, r0, r2, lsl #22
    2360:	02020000 	andeq	r0, r2, #0
    2364:	00077a07 	andeq	r7, r7, r7, lsl #20
    2368:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    236c:	00000340 	andeq	r0, r0, r0, asr #6
    2370:	00069e03 	andeq	r9, r6, r3, lsl #28
    2374:	69410200 	stmdbvs	r1, {r9}^
    2378:	02000000 	andeq	r0, r0, #0
    237c:	01b30704 			; <UNDEFINED> instruction: 0x01b30704
    2380:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2384:	00033b05 	andeq	r3, r3, r5, lsl #22
    2388:	07080200 	streq	r0, [r8, -r0, lsl #4]
    238c:	000001ae 	andeq	r0, r0, lr, lsr #3
    2390:	69050404 	stmdbvs	r5, {r2, sl}
    2394:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    2398:	01b80704 			; <UNDEFINED> instruction: 0x01b80704
    239c:	59030000 	stmdbpl	r3, {}	; <UNPREDICTABLE>
    23a0:	03000007 	movweq	r0, #7
    23a4:	00002c18 	andeq	r2, r0, r8, lsl ip
    23a8:	01c70300 	biceq	r0, r7, r0, lsl #6
    23ac:	24030000 	strcs	r0, [r3], #-0
    23b0:	00000045 	andeq	r0, r0, r5, asr #32
    23b4:	0006a003 	andeq	sl, r6, r3
    23b8:	5e300300 	cdppl	3, 3, cr0, cr0, cr0, {0}
    23bc:	02000000 	andeq	r0, r0, #0
    23c0:	064a0704 	strbeq	r0, [sl], -r4, lsl #14
    23c4:	97050000 	strls	r0, [r5, -r0]
    23c8:	06000000 	streq	r0, [r0], -r0
    23cc:	00363175 	eorseq	r3, r6, r5, ror r1
    23d0:	9701f804 	strls	pc, [r1, -r4, lsl #16]
    23d4:	07000000 	streq	r0, [r0, -r0]
    23d8:	00003701 	andeq	r3, r0, r1, lsl #14
    23dc:	02070400 	andeq	r0, r7, #0, 8
    23e0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    23e4:	000b1208 	andeq	r1, fp, r8, lsl #4
    23e8:	53090000 	movwpl	r0, #36864	; 0x9000
    23ec:	01005445 	tsteq	r0, r5, asr #8
    23f0:	0f170a00 	svceq	0x00170a00
    23f4:	07040000 	streq	r0, [r4, -r0]
    23f8:	0000c502 	andeq	ip, r0, r2, lsl #10
    23fc:	0d4d0a00 	vstreq	s1, [sp, #-0]
    2400:	07040000 	streq	r0, [r4, -r0]
    2404:	0000c502 	andeq	ip, r0, r2, lsl #10
    2408:	37010700 	strcc	r0, [r1, -r0, lsl #14]
    240c:	04000000 	streq	r0, [r0], #-0
    2410:	01110209 	tsteq	r1, r9, lsl #4
    2414:	ad080000 	stcge	0, cr0, [r8, #-0]
    2418:	00000002 	andeq	r0, r0, r2
    241c:	00064308 	andeq	r4, r6, r8, lsl #6
    2420:	0a000100 	beq	2828 <__Stack_Size+0x2628>
    2424:	00000083 	andeq	r0, r0, r3, lsl #1
    2428:	f7020904 			; <UNDEFINED> instruction: 0xf7020904
    242c:	0b000000 	bleq	2434 <__Stack_Size+0x2234>
    2430:	04d2041c 	ldrbeq	r0, [r2], #1052	; 0x41c
    2434:	000001db 	ldrdeq	r0, [r0], -fp
    2438:	0052530c 	subseq	r5, r2, ip, lsl #6
    243c:	b404d404 	strlt	sp, [r4], #-1028	; 0xfffffbfc
    2440:	00000000 	andeq	r0, r0, r0
    2444:	00053a0d 	andeq	r3, r5, sp, lsl #20
    2448:	04d50400 	ldrbeq	r0, [r5], #1024	; 0x400
    244c:	00000097 	muleq	r0, r7, r0
    2450:	52440c02 	subpl	r0, r4, #512	; 0x200
    2454:	04d60400 	ldrbeq	r0, [r6], #1024	; 0x400
    2458:	000000b4 	strheq	r0, [r0], -r4
    245c:	05440d04 	strbeq	r0, [r4, #-3332]	; 0xfffff2fc
    2460:	d7040000 	strle	r0, [r4, -r0]
    2464:	00009704 	andeq	r9, r0, r4, lsl #14
    2468:	420c0600 	andmi	r0, ip, #0, 12
    246c:	04005252 	streq	r5, [r0], #-594	; 0xfffffdae
    2470:	00b404d8 	ldrsbteq	r0, [r4], r8
    2474:	0d080000 	stceq	0, cr0, [r8, #-0]
    2478:	0000054e 	andeq	r0, r0, lr, asr #10
    247c:	9704d904 	strls	sp, [r4, -r4, lsl #18]
    2480:	0a000000 	beq	2488 <__Stack_Size+0x2288>
    2484:	3152430c 	cmpcc	r2, ip, lsl #6
    2488:	04da0400 	ldrbeq	r0, [sl], #1024	; 0x400
    248c:	000000b4 	strheq	r0, [r0], -r4
    2490:	05580d0c 	ldrbeq	r0, [r8, #-3340]	; 0xfffff2f4
    2494:	db040000 	blle	10249c <__Stack_Size+0x10229c>
    2498:	00009704 	andeq	r9, r0, r4, lsl #14
    249c:	430c0e00 	movwmi	r0, #52736	; 0xce00
    24a0:	04003252 	streq	r3, [r0], #-594	; 0xfffffdae
    24a4:	00b404dc 	ldrsbteq	r0, [r4], ip
    24a8:	0d100000 	ldceq	0, cr0, [r0, #-0]
    24ac:	00000562 	andeq	r0, r0, r2, ror #10
    24b0:	9704dd04 	strls	sp, [r4, -r4, lsl #26]
    24b4:	12000000 	andne	r0, r0, #0
    24b8:	3352430c 	cmpcc	r2, #12, 6	; 0x30000000
    24bc:	04de0400 	ldrbeq	r0, [lr], #1024	; 0x400
    24c0:	000000b4 	strheq	r0, [r0], -r4
    24c4:	056c0d14 	strbeq	r0, [ip, #-3348]!	; 0xfffff2ec
    24c8:	df040000 	svcle	0x00040000
    24cc:	00009704 	andeq	r9, r0, r4, lsl #14
    24d0:	f80d1600 			; <UNDEFINED> instruction: 0xf80d1600
    24d4:	04000000 	streq	r0, [r0], #-0
    24d8:	00b404e0 	adcseq	r0, r4, r0, ror #9
    24dc:	0d180000 	ldceq	0, cr0, [r8, #-0]
    24e0:	00000576 	andeq	r0, r0, r6, ror r5
    24e4:	9704e104 	strls	lr, [r4, -r4, lsl #2]
    24e8:	1a000000 	bne	24f0 <__Stack_Size+0x22f0>
    24ec:	02690a00 	rsbeq	r0, r9, #0, 20
    24f0:	e2040000 	and	r0, r4, #0
    24f4:	00011d04 	andeq	r1, r1, r4, lsl #26
    24f8:	05140e00 	ldreq	r0, [r4, #-3584]	; 0xfffff200
    24fc:	00022c2e 	andeq	r2, r2, lr, lsr #24
    2500:	0f7c0f00 	svceq	0x007c0f00
    2504:	30050000 	andcc	r0, r5, r0
    2508:	000000a2 	andeq	r0, r0, r2, lsr #1
    250c:	0dad0f00 	stceq	15, cr0, [sp]
    2510:	31050000 	mrscc	r0, (UNDEF: 5)
    2514:	000000a2 	andeq	r0, r0, r2, lsr #1
    2518:	0fe50f04 	svceq	0x00e50f04
    251c:	32050000 	andcc	r0, r5, #0
    2520:	000000a2 	andeq	r0, r0, r2, lsr #1
    2524:	0f980f08 	svceq	0x00980f08
    2528:	33050000 	movwcc	r0, #20480	; 0x5000
    252c:	000000a2 	andeq	r0, r0, r2, lsr #1
    2530:	0f5d0f0c 	svceq	0x005d0f0c
    2534:	34050000 	strcc	r0, [r5], #-0
    2538:	000000a2 	andeq	r0, r0, r2, lsr #1
    253c:	7a030010 	bvc	c2584 <__Stack_Size+0xc2384>
    2540:	0500000d 	streq	r0, [r0, #-13]
    2544:	0001e735 	andeq	lr, r1, r5, lsr r7
    2548:	06100e00 	ldreq	r0, [r0], -r0, lsl #28
    254c:	00028832 	andeq	r8, r2, r2, lsr r8
    2550:	01360f00 	teqeq	r6, r0, lsl #30
    2554:	34060000 	strcc	r0, [r6], #-0
    2558:	000000a2 	andeq	r0, r0, r2, lsr #1
    255c:	01de0f00 	bicseq	r0, lr, r0, lsl #30
    2560:	39060000 	stmdbcc	r6, {}	; <UNPREDICTABLE>
    2564:	00000097 	muleq	r0, r7, r0
    2568:	00c90f04 	sbceq	r0, r9, r4, lsl #30
    256c:	3c060000 	stccc	0, cr0, [r6], {-0}
    2570:	00000097 	muleq	r0, r7, r0
    2574:	073d0f06 	ldreq	r0, [sp, -r6, lsl #30]!
    2578:	3f060000 	svccc	0x00060000
    257c:	00000097 	muleq	r0, r7, r0
    2580:	03210f08 			; <UNDEFINED> instruction: 0x03210f08
    2584:	46060000 	strmi	r0, [r6], -r0
    2588:	00000097 	muleq	r0, r7, r0
    258c:	022b0f0a 	eoreq	r0, fp, #10, 30	; 0x28
    2590:	49060000 	stmdbmi	r6, {}	; <UNPREDICTABLE>
    2594:	00000097 	muleq	r0, r7, r0
    2598:	0403000c 	streq	r0, [r3], #-12
    259c:	06000007 	streq	r0, [r0], -r7
    25a0:	0002374c 	andeq	r3, r2, ip, asr #14
    25a4:	06080e00 	streq	r0, [r8], -r0, lsl #28
    25a8:	0002cc52 	andeq	ip, r2, r2, asr ip
    25ac:	14430f00 	strbne	r0, [r3], #-3840	; 0xfffff100
    25b0:	55060000 	strpl	r0, [r6, #-0]
    25b4:	00000097 	muleq	r0, r7, r0
    25b8:	15570f00 	ldrbne	r0, [r7, #-3840]	; 0xfffff100
    25bc:	58060000 	stmdapl	r6, {}	; <UNPREDICTABLE>
    25c0:	00000097 	muleq	r0, r7, r0
    25c4:	120d0f02 	andne	r0, sp, #2, 30
    25c8:	5b060000 	blpl	1825d0 <__Stack_Size+0x1823d0>
    25cc:	00000097 	muleq	r0, r7, r0
    25d0:	12c50f04 	sbcne	r0, r5, #4, 30
    25d4:	5e060000 	cdppl	0, 0, cr0, cr6, cr0, {0}
    25d8:	00000097 	muleq	r0, r7, r0
    25dc:	67030006 	strvs	r0, [r3, -r6]
    25e0:	06000012 			; <UNDEFINED> instruction: 0x06000012
    25e4:	00029361 	andeq	r9, r2, r1, ror #6
    25e8:	133f1000 	teqne	pc, #0
    25ec:	82010000 	andhi	r0, r1, #0
    25f0:	00000000 	andeq	r0, r0, r0
    25f4:	000000b8 	strheq	r0, [r0], -r8
    25f8:	02fb9c01 	rscseq	r9, fp, #256	; 0x100
    25fc:	25110000 	ldrcs	r0, [r1, #-0]
    2600:	01000001 	tsteq	r0, r1
    2604:	0002fb82 	andeq	pc, r2, r2, lsl #23
    2608:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    260c:	db041200 	blle	106e14 <__Stack_Size+0x106c14>
    2610:	10000001 	andne	r0, r0, r1
    2614:	0000122b 	andeq	r1, r0, fp, lsr #4
    2618:	096cb001 	stmdbeq	ip!, {r0, ip, sp, pc}^
    261c:	01740800 	cmneq	r4, r0, lsl #16
    2620:	9c010000 	stcls	0, cr0, [r1], {-0}
    2624:	00000387 	andeq	r0, r0, r7, lsl #7
    2628:	00012511 	andeq	r2, r1, r1, lsl r5
    262c:	fbb00100 	blx	fec02a36 <BootRAM+0xcdf31d7>
    2630:	02000002 	andeq	r0, r0, #2
    2634:	ea114c91 	b	455880 <__Stack_Size+0x455680>
    2638:	01000013 	tsteq	r0, r3, lsl r0
    263c:	000387b0 			; <UNDEFINED> instruction: 0x000387b0
    2640:	48910200 	ldmmi	r1, {r9}
    2644:	000bb613 	andeq	fp, fp, r3, lsl r6
    2648:	a2b20100 	adcsge	r0, r2, #0, 2
    264c:	02000000 	andeq	r0, r0, #0
    2650:	e2137491 	ands	r7, r3, #-1862270976	; 0x91000000
    2654:	01000012 	tsteq	r0, r2, lsl r0
    2658:	0000a2b2 			; <UNDEFINED> instruction: 0x0000a2b2
    265c:	70910200 	addsvc	r0, r1, r0, lsl #4
    2660:	0011fe13 	andseq	pc, r1, r3, lsl lr	; <UNPREDICTABLE>
    2664:	a2b30100 	adcsge	r0, r3, #0, 2
    2668:	02000000 	andeq	r0, r0, #0
    266c:	82136c91 	andshi	r6, r3, #37120	; 0x9100
    2670:	01000014 	tsteq	r0, r4, lsl r0
    2674:	0000a2b4 			; <UNDEFINED> instruction: 0x0000a2b4
    2678:	68910200 	ldmvs	r1, {r9}
    267c:	00138513 	andseq	r8, r3, r3, lsl r5
    2680:	a2b50100 	adcsge	r0, r5, #0, 2
    2684:	02000000 	andeq	r0, r0, #0
    2688:	01136491 			; <UNDEFINED> instruction: 0x01136491
    268c:	01000015 	tsteq	r0, r5, lsl r0
    2690:	00022cb6 			; <UNDEFINED> instruction: 0x00022cb6
    2694:	50910200 	addspl	r0, r1, r0, lsl #4
    2698:	88041200 	stmdahi	r4, {r9, ip}
    269c:	14000002 	strne	r0, [r0], #-2
    26a0:	00001572 	andeq	r1, r0, r2, ror r5
    26a4:	00011901 	andeq	r1, r1, r1, lsl #18
    26a8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    26ac:	01000000 	mrseq	r0, (UNDEF: 0)
    26b0:	0003b39c 	muleq	r3, ip, r3
    26b4:	13ea1500 	mvnne	r1, #0, 10
    26b8:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    26bc:	00038701 	andeq	r8, r3, r1, lsl #14
    26c0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    26c4:	15121400 	ldrne	r1, [r2, #-1024]	; 0xfffffc00
    26c8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    26cc:	00000001 	andeq	r0, r0, r1
    26d0:	00005600 	andeq	r5, r0, r0, lsl #12
    26d4:	f79c0100 			; <UNDEFINED> instruction: 0xf79c0100
    26d8:	15000003 	strne	r0, [r0, #-3]
    26dc:	00000125 	andeq	r0, r0, r5, lsr #2
    26e0:	fb012e01 	blx	4deee <__Stack_Size+0x4dcee>
    26e4:	02000002 	andeq	r0, r0, #2
    26e8:	4c156c91 	ldcmi	12, cr6, [r5], {145}	; 0x91
    26ec:	01000013 	tsteq	r0, r3, lsl r0
    26f0:	03f7012e 	mvnseq	r0, #-2147483637	; 0x8000000b
    26f4:	91020000 	mrsls	r0, (UNDEF: 2)
    26f8:	0bb61668 	bleq	fed880a0 <BootRAM+0xcf78841>
    26fc:	30010000 	andcc	r0, r1, r0
    2700:	0000a201 	andeq	sl, r0, r1, lsl #4
    2704:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2708:	cc041200 	sfmgt	f1, 4, [r4], {-0}
    270c:	14000002 	strne	r0, [r0], #-2
    2710:	0000136f 	andeq	r1, r0, pc, ror #6
    2714:	00014d01 	andeq	r4, r1, r1, lsl #26
    2718:	2a000000 	bcs	2720 <__Stack_Size+0x2520>
    271c:	01000000 	mrseq	r0, (UNDEF: 0)
    2720:	0004239c 	muleq	r4, ip, r3
    2724:	134c1500 	movtne	r1, #50432	; 0xc500
    2728:	4d010000 	stcmi	0, cr0, [r1, #-0]
    272c:	0003f701 	andeq	pc, r3, r1, lsl #14
    2730:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2734:	127e1400 	rsbsne	r1, lr, #0, 8
    2738:	5f010000 	svcpl	0x00010000
    273c:	000ae001 	andeq	lr, sl, r1
    2740:	00003e08 	andeq	r3, r0, r8, lsl #28
    2744:	589c0100 	ldmpl	ip, {r8}
    2748:	15000004 	strne	r0, [r0, #-4]
    274c:	00000125 	andeq	r0, r0, r5, lsr #2
    2750:	fb015f01 	blx	5a35e <__Stack_Size+0x5a15e>
    2754:	02000002 	andeq	r0, r0, #2
    2758:	5c157491 	cfldrspl	mvf7, [r5], {145}	; 0x91
    275c:	0100000b 	tsteq	r0, fp
    2760:	0111015f 	tsteq	r1, pc, asr r1
    2764:	91020000 	mrsls	r0, (UNDEF: 2)
    2768:	d4140073 	ldrle	r0, [r4], #-115	; 0xffffff8d
    276c:	01000013 	tsteq	r0, r3, lsl r0
    2770:	0b200184 	bleq	802d88 <__Stack_Size+0x802b88>
    2774:	008e0800 	addeq	r0, lr, r0, lsl #16
    2778:	9c010000 	stcls	0, cr0, [r1], {-0}
    277c:	000004d8 	ldrdeq	r0, [r0], -r8
    2780:	00012515 	andeq	r2, r1, r5, lsl r5
    2784:	01840100 	orreq	r0, r4, r0, lsl #2
    2788:	000002fb 	strdeq	r0, [r0], -fp
    278c:	15649102 	strbne	r9, [r4, #-258]!	; 0xfffffefe
    2790:	000014f8 	strdeq	r1, [r0], -r8
    2794:	97018401 	strls	r8, [r1, -r1, lsl #8]
    2798:	02000000 	andeq	r0, r0, #0
    279c:	5c156291 	lfmpl	f6, 4, [r5], {145}	; 0x91
    27a0:	0100000b 	tsteq	r0, fp
    27a4:	01110184 	tsteq	r1, r4, lsl #3
    27a8:	91020000 	mrsls	r0, (UNDEF: 2)
    27ac:	15691661 	strbne	r1, [r9, #-1633]!	; 0xfffff99f
    27b0:	86010000 	strhi	r0, [r1], -r0
    27b4:	0000a201 	andeq	sl, r0, r1, lsl #4
    27b8:	70910200 	addsvc	r0, r1, r0, lsl #4
    27bc:	0013e416 	andseq	lr, r3, r6, lsl r4
    27c0:	01860100 	orreq	r0, r6, r0, lsl #2
    27c4:	000000a2 	andeq	r0, r0, r2, lsr #1
    27c8:	166c9102 	strbtne	r9, [ip], -r2, lsl #2
    27cc:	00001562 	andeq	r1, r0, r2, ror #10
    27d0:	a2018601 	andge	r8, r1, #1048576	; 0x100000
    27d4:	02000000 	andeq	r0, r0, #0
    27d8:	85166891 	ldrhi	r6, [r6, #-2193]	; 0xfffff76f
    27dc:	01000013 	tsteq	r0, r3, lsl r0
    27e0:	00a20187 	adceq	r0, r2, r7, lsl #3
    27e4:	91020000 	mrsls	r0, (UNDEF: 2)
    27e8:	b8140074 	ldmdalt	r4, {r2, r4, r5, r6}
    27ec:	01000012 	tsteq	r0, r2, lsl r0
    27f0:	000001c0 	andeq	r0, r0, r0, asr #3
    27f4:	00460000 	subeq	r0, r6, r0
    27f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    27fc:	0000051c 	andeq	r0, r0, ip, lsl r5
    2800:	00012515 	andeq	r2, r1, r5, lsl r5
    2804:	01c00100 	biceq	r0, r0, r0, lsl #2
    2808:	000002fb 	strdeq	r0, [r0], -fp
    280c:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    2810:	00001362 	andeq	r1, r0, r2, ror #6
    2814:	9701c001 	strls	ip, [r1, -r1]
    2818:	02000000 	andeq	r0, r0, #0
    281c:	5c157291 	lfmpl	f7, 4, [r5], {145}	; 0x91
    2820:	0100000b 	tsteq	r0, fp
    2824:	011101c0 	tsteq	r1, r0, asr #3
    2828:	91020000 	mrsls	r0, (UNDEF: 2)
    282c:	a0140071 	andsge	r0, r4, r1, ror r0
    2830:	01000013 	tsteq	r0, r3, lsl r0
    2834:	000001dc 	ldrdeq	r0, [r0], -ip
    2838:	00380000 	eorseq	r0, r8, r0
    283c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2840:	00000551 	andeq	r0, r0, r1, asr r5
    2844:	00012515 	andeq	r2, r1, r5, lsl r5
    2848:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    284c:	000002fb 	strdeq	r0, [r0], -fp
    2850:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    2854:	000013fb 	strdeq	r1, [r0], -fp
    2858:	8c01dc01 	stchi	12, cr13, [r1], {1}
    285c:	02000000 	andeq	r0, r0, #0
    2860:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    2864:	00001522 	andeq	r1, r0, r2, lsr #10
    2868:	0001f301 	andeq	pc, r1, r1, lsl #6
    286c:	36000000 	strcc	r0, [r0], -r0
    2870:	01000000 	mrseq	r0, (UNDEF: 0)
    2874:	0005869c 	muleq	r5, ip, r6
    2878:	01251500 			; <UNDEFINED> instruction: 0x01251500
    287c:	f3010000 	vhadd.u8	d0, d1, d0
    2880:	0002fb01 	andeq	pc, r2, r1, lsl #22
    2884:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2888:	0012ab15 	andseq	sl, r2, r5, lsl fp
    288c:	01f30100 	mvnseq	r0, r0, lsl #2
    2890:	00000097 	muleq	r0, r7, r0
    2894:	00729102 	rsbseq	r9, r2, r2, lsl #2
    2898:	00144f14 	andseq	r4, r4, r4, lsl pc
    289c:	02060100 	andeq	r0, r6, #0, 2
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	0000003e 	andeq	r0, r0, lr, lsr r0
    28a8:	05bb9c01 	ldreq	r9, [fp, #3073]!	; 0xc01
    28ac:	25150000 	ldrcs	r0, [r5, #-0]
    28b0:	01000001 	tsteq	r0, r1
    28b4:	02fb0206 	rscseq	r0, fp, #1610612736	; 0x60000000
    28b8:	91020000 	mrsls	r0, (UNDEF: 2)
    28bc:	0b5c1574 	bleq	1707e94 <__Stack_Size+0x1707c94>
    28c0:	06010000 	streq	r0, [r1], -r0
    28c4:	00011102 	andeq	r1, r1, r2, lsl #2
    28c8:	73910200 	orrsvc	r0, r1, #0, 4
    28cc:	13131400 	tstne	r3, #0, 8
    28d0:	23010000 	movwcs	r0, #4096	; 0x1000
    28d4:	00000002 	andeq	r0, r0, r2
    28d8:	00003600 	andeq	r3, r0, r0, lsl #12
    28dc:	f09c0100 			; <UNDEFINED> instruction: 0xf09c0100
    28e0:	15000005 	strne	r0, [r0, #-5]
    28e4:	00000125 	andeq	r0, r0, r5, lsr #2
    28e8:	fb022301 	blx	8b4f6 <__Stack_Size+0x8b2f6>
    28ec:	02000002 	andeq	r0, r0, #2
    28f0:	36157491 			; <UNDEFINED> instruction: 0x36157491
    28f4:	01000012 	tsteq	r0, r2, lsl r0
    28f8:	00970223 	addseq	r0, r7, r3, lsr #4
    28fc:	91020000 	mrsls	r0, (UNDEF: 2)
    2900:	75140072 	ldrvc	r0, [r4, #-114]	; 0xffffff8e
    2904:	01000014 	tsteq	r0, r4, lsl r0
    2908:	00000236 	andeq	r0, r0, r6, lsr r2
    290c:	003e0000 	eorseq	r0, lr, r0
    2910:	9c010000 	stcls	0, cr0, [r1], {-0}
    2914:	00000625 	andeq	r0, r0, r5, lsr #12
    2918:	00012515 	andeq	r2, r1, r5, lsl r5
    291c:	02360100 	eorseq	r0, r6, #0, 2
    2920:	000002fb 	strdeq	r0, [r0], -fp
    2924:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    2928:	00000b5c 	andeq	r0, r0, ip, asr fp
    292c:	11023601 	tstne	r2, r1, lsl #12
    2930:	02000001 	andeq	r0, r0, #1
    2934:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    2938:	00001288 	andeq	r1, r0, r8, lsl #5
    293c:	b0025001 	andlt	r5, r2, r1
    2940:	2208000b 	andcs	r0, r8, #11
    2944:	01000000 	mrseq	r0, (UNDEF: 0)
    2948:	00065a9c 	muleq	r6, ip, sl
    294c:	01251500 			; <UNDEFINED> instruction: 0x01251500
    2950:	50010000 	andpl	r0, r1, r0
    2954:	0002fb02 	andeq	pc, r2, r2, lsl #22
    2958:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    295c:	00129215 	andseq	r9, r2, r5, lsl r2
    2960:	02500100 	subseq	r0, r0, #0, 2
    2964:	00000097 	muleq	r0, r7, r0
    2968:	00729102 	rsbseq	r9, r2, r2, lsl #2
    296c:	00153517 	andseq	r3, r5, r7, lsl r5
    2970:	02610100 	rsbeq	r0, r1, #0, 2
    2974:	00000097 	muleq	r0, r7, r0
    2978:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
    297c:	0000001e 	andeq	r0, r0, lr, lsl r0
    2980:	06849c01 	streq	r9, [r4], r1, lsl #24
    2984:	25150000 	ldrcs	r0, [r5, #-0]
    2988:	01000001 	tsteq	r0, r1
    298c:	02fb0261 	rscseq	r0, fp, #268435462	; 0x10000006
    2990:	91020000 	mrsls	r0, (UNDEF: 2)
    2994:	c4140074 	ldrgt	r0, [r4], #-116	; 0xffffff8c
    2998:	01000013 	tsteq	r0, r3, lsl r0
    299c:	00000271 	andeq	r0, r0, r1, ror r2
    29a0:	00220000 	eoreq	r0, r2, r0
    29a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    29a8:	000006aa 	andeq	r0, r0, sl, lsr #13
    29ac:	00012515 	andeq	r2, r1, r5, lsl r5
    29b0:	02710100 	rsbseq	r0, r1, #0, 2
    29b4:	000002fb 	strdeq	r0, [r0], -fp
    29b8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    29bc:	0013b114 	andseq	fp, r3, r4, lsl r1
    29c0:	02810100 	addeq	r0, r1, #0, 2
    29c4:	00000000 	andeq	r0, r0, r0
    29c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    29cc:	06df9c01 	ldrbeq	r9, [pc], r1, lsl #24
    29d0:	25150000 	ldrcs	r0, [r5, #-0]
    29d4:	01000001 	tsteq	r0, r1
    29d8:	02fb0281 	rscseq	r0, fp, #268435464	; 0x10000008
    29dc:	91020000 	mrsls	r0, (UNDEF: 2)
    29e0:	13031574 	movwne	r1, #13684	; 0x3574
    29e4:	81010000 	mrshi	r0, (UNDEF: 1)
    29e8:	00008c02 	andeq	r8, r0, r2, lsl #24
    29ec:	73910200 	orrsvc	r0, r1, #0, 4
    29f0:	12181400 	andsne	r1, r8, #0, 8
    29f4:	95010000 	strls	r0, [r1, #-0]
    29f8:	00000002 	andeq	r0, r0, r2
    29fc:	00003800 	andeq	r3, r0, r0, lsl #16
    2a00:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    2a04:	15000007 	strne	r0, [r0, #-7]
    2a08:	00000125 	andeq	r0, r0, r5, lsr #2
    2a0c:	fb029501 	blx	a7e1a <__Stack_Size+0xa7c1a>
    2a10:	02000002 	andeq	r0, r0, #2
    2a14:	47157491 			; <UNDEFINED> instruction: 0x47157491
    2a18:	01000015 	tsteq	r0, r5, lsl r0
    2a1c:	008c0295 	umulleq	r0, ip, r5, r2
    2a20:	91020000 	mrsls	r0, (UNDEF: 2)
    2a24:	e5140073 	ldr	r0, [r4, #-115]	; 0xffffff8d
    2a28:	01000014 	tsteq	r0, r4, lsl r0
    2a2c:	000002a8 	andeq	r0, r0, r8, lsr #5
    2a30:	003e0000 	eorseq	r0, lr, r0
    2a34:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a38:	00000749 	andeq	r0, r0, r9, asr #14
    2a3c:	00012515 	andeq	r2, r1, r5, lsl r5
    2a40:	02a80100 	adceq	r0, r8, #0, 2
    2a44:	000002fb 	strdeq	r0, [r0], -fp
    2a48:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    2a4c:	00000b5c 	andeq	r0, r0, ip, asr fp
    2a50:	1102a801 	tstne	r2, r1, lsl #16
    2a54:	02000001 	andeq	r0, r0, #1
    2a58:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    2a5c:	00001494 	muleq	r0, r4, r4
    2a60:	0002c101 	andeq	ip, r2, r1, lsl #2
    2a64:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    2a68:	01000000 	mrseq	r0, (UNDEF: 0)
    2a6c:	00077e9c 	muleq	r7, ip, lr
    2a70:	01251500 			; <UNDEFINED> instruction: 0x01251500
    2a74:	c1010000 	mrsgt	r0, (UNDEF: 1)
    2a78:	0002fb02 	andeq	pc, r2, r2, lsl #22
    2a7c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2a80:	000b5c15 	andeq	r5, fp, r5, lsl ip
    2a84:	02c10100 	sbceq	r0, r1, #0, 2
    2a88:	00000111 	andeq	r0, r0, r1, lsl r1
    2a8c:	00739102 	rsbseq	r9, r3, r2, lsl #2
    2a90:	00129714 	andseq	r9, r2, r4, lsl r7
    2a94:	02db0100 	sbcseq	r0, fp, #0, 2
    2a98:	00000000 	andeq	r0, r0, r0
    2a9c:	0000003e 	andeq	r0, r0, lr, lsr r0
    2aa0:	07b39c01 	ldreq	r9, [r3, r1, lsl #24]!
    2aa4:	25150000 	ldrcs	r0, [r5, #-0]
    2aa8:	01000001 	tsteq	r0, r1
    2aac:	02fb02db 	rscseq	r0, fp, #-1342177267	; 0xb000000d
    2ab0:	91020000 	mrsls	r0, (UNDEF: 2)
    2ab4:	0b5c1574 	bleq	170808c <__Stack_Size+0x1707e8c>
    2ab8:	db010000 	blle	42ac0 <__Stack_Size+0x428c0>
    2abc:	00011102 	andeq	r1, r1, r2, lsl #2
    2ac0:	73910200 	orrsvc	r0, r1, #0, 4
    2ac4:	14091400 	strne	r1, [r9], #-1024	; 0xfffffc00
    2ac8:	fa010000 	blx	42ad0 <__Stack_Size+0x428d0>
    2acc:	00000002 	andeq	r0, r0, r2
    2ad0:	00004200 	andeq	r4, r0, r0, lsl #4
    2ad4:	e89c0100 	ldm	ip, {r8}
    2ad8:	15000007 	strne	r0, [r0, #-7]
    2adc:	00000125 	andeq	r0, r0, r5, lsr #2
    2ae0:	fb02fa01 	blx	c12ee <__Stack_Size+0xc10ee>
    2ae4:	02000002 	andeq	r0, r0, #2
    2ae8:	5c157491 	cfldrspl	mvf7, [r5], {145}	; 0x91
    2aec:	0100000b 	tsteq	r0, fp
    2af0:	011102fa 			; <UNDEFINED> instruction: 0x011102fa
    2af4:	91020000 	mrsls	r0, (UNDEF: 2)
    2af8:	51140073 	tstpl	r4, r3, ror r0
    2afc:	01000012 	tsteq	r0, r2, lsl r0
    2b00:	00000315 	andeq	r0, r0, r5, lsl r3
    2b04:	003e0000 	eorseq	r0, lr, r0
    2b08:	9c010000 	stcls	0, cr0, [r1], {-0}
    2b0c:	0000081d 	andeq	r0, r0, sp, lsl r8
    2b10:	00012515 	andeq	r2, r1, r5, lsl r5
    2b14:	03150100 	tsteq	r5, #0, 2
    2b18:	000002fb 	strdeq	r0, [r0], -fp
    2b1c:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    2b20:	00000b5c 	andeq	r0, r0, ip, asr fp
    2b24:	11031501 	tstne	r3, r1, lsl #10
    2b28:	02000001 	andeq	r0, r0, #1
    2b2c:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    2b30:	00001432 	andeq	r1, r0, r2, lsr r4
    2b34:	00033201 	andeq	r3, r3, r1, lsl #4
    2b38:	36000000 	strcc	r0, [r0], -r0
    2b3c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b40:	0008529c 	muleq	r8, ip, r2
    2b44:	01251500 			; <UNDEFINED> instruction: 0x01251500
    2b48:	32010000 	andcc	r0, r1, #0
    2b4c:	0002fb03 	andeq	pc, r2, r3, lsl #22
    2b50:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2b54:	0012d315 	andseq	sp, r2, r5, lsl r3
    2b58:	03320100 	teqeq	r2, #0, 2
    2b5c:	00000097 	muleq	r0, r7, r0
    2b60:	00729102 	rsbseq	r9, r2, r2, lsl #2
    2b64:	00146714 	andseq	r6, r4, r4, lsl r7
    2b68:	03450100 	movteq	r0, #20736	; 0x5100
    2b6c:	00000000 	andeq	r0, r0, r0
    2b70:	0000003e 	andeq	r0, r0, lr, lsr r0
    2b74:	08879c01 	stmeq	r7, {r0, sl, fp, ip, pc}
    2b78:	25150000 	ldrcs	r0, [r5, #-0]
    2b7c:	01000001 	tsteq	r0, r1
    2b80:	02fb0345 	rscseq	r0, fp, #335544321	; 0x14000001
    2b84:	91020000 	mrsls	r0, (UNDEF: 2)
    2b88:	0b5c1574 	bleq	1708160 <__Stack_Size+0x1707f60>
    2b8c:	45010000 	strmi	r0, [r1, #-0]
    2b90:	00011103 	andeq	r1, r1, r3, lsl #2
    2b94:	73910200 	orrsvc	r0, r1, #0, 4
    2b98:	14ab1700 	strtne	r1, [fp], #1792	; 0x700
    2b9c:	6a010000 	bvs	42ba4 <__Stack_Size+0x429a4>
    2ba0:	0000df03 	andeq	sp, r0, r3, lsl #30
    2ba4:	000bf400 	andeq	pc, fp, r0, lsl #8
    2ba8:	00003608 	andeq	r3, r0, r8, lsl #12
    2bac:	cf9c0100 	svcgt	0x009c0100
    2bb0:	15000008 	strne	r0, [r0, #-8]
    2bb4:	00000125 	andeq	r0, r0, r5, lsr #2
    2bb8:	fb036a01 	blx	dd3c6 <__Stack_Size+0xdd1c6>
    2bbc:	02000002 	andeq	r0, r0, #2
    2bc0:	34156c91 	ldrcc	r6, [r5], #-3217	; 0xfffff36f
    2bc4:	01000013 	tsteq	r0, r3, lsl r0
    2bc8:	0097036a 	addseq	r0, r7, sl, ror #6
    2bcc:	91020000 	mrsls	r0, (UNDEF: 2)
    2bd0:	0bbd166a 	bleq	fef48580 <BootRAM+0xd138d21>
    2bd4:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2bd8:	0000df03 	andeq	sp, r0, r3, lsl #30
    2bdc:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    2be0:	13901400 	orrsne	r1, r0, #0, 8
    2be4:	9b010000 	blls	42bec <__Stack_Size+0x429ec>
    2be8:	00000003 	andeq	r0, r0, r3
    2bec:	00002000 	andeq	r2, r0, r0
    2bf0:	049c0100 	ldreq	r0, [ip], #256	; 0x100
    2bf4:	15000009 	strne	r0, [r0, #-9]
    2bf8:	00000125 	andeq	r0, r0, r5, lsr #2
    2bfc:	fb039b01 	blx	e980a <__Stack_Size+0xe960a>
    2c00:	02000002 	andeq	r0, r0, #2
    2c04:	34157491 	ldrcc	r7, [r5], #-1169	; 0xfffffb6f
    2c08:	01000013 	tsteq	r0, r3, lsl r0
    2c0c:	0097039b 	umullseq	r0, r7, fp, r3
    2c10:	91020000 	mrsls	r0, (UNDEF: 2)
    2c14:	20170072 	andscs	r0, r7, r2, ror r0
    2c18:	01000014 	tsteq	r0, r4, lsl r0
    2c1c:	00eb03bc 	strhteq	r0, [fp], #60	; 0x3c
    2c20:	00000000 	andeq	r0, r0, r0
    2c24:	00b40000 	adcseq	r0, r4, r0
    2c28:	9c010000 	stcls	0, cr0, [r1], {-0}
    2c2c:	00000979 	andeq	r0, r0, r9, ror r9
    2c30:	00012515 	andeq	r2, r1, r5, lsl r5
    2c34:	03bc0100 			; <UNDEFINED> instruction: 0x03bc0100
    2c38:	000002fb 	strdeq	r0, [r0], -fp
    2c3c:	15649102 	strbne	r9, [r4, #-258]!	; 0xfffffefe
    2c40:	000014f8 	strdeq	r1, [r0], -r8
    2c44:	9703bc01 	strls	fp, [r3, -r1, lsl #24]
    2c48:	02000000 	andeq	r0, r0, #0
    2c4c:	e3166291 	tst	r6, #268435465	; 0x10000009
    2c50:	01000013 	tsteq	r0, r3, lsl r0
    2c54:	00a203be 	strhteq	r0, [r2], lr
    2c58:	91020000 	mrsls	r0, (UNDEF: 2)
    2c5c:	1562166c 	strbne	r1, [r2, #-1644]!	; 0xfffff994
    2c60:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    2c64:	0000a203 	andeq	sl, r0, r3, lsl #4
    2c68:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2c6c:	00156916 	andseq	r6, r5, r6, lsl r9
    2c70:	03be0100 			; <UNDEFINED> instruction: 0x03be0100
    2c74:	000000a2 	andeq	r0, r0, r2, lsr #1
    2c78:	16689102 	strbtne	r9, [r8], -r2, lsl #2
    2c7c:	00000bbd 			; <UNDEFINED> instruction: 0x00000bbd
    2c80:	eb03bf01 	bl	f288c <__Stack_Size+0xf268c>
    2c84:	02000000 	andeq	r0, r0, #0
    2c88:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    2c8c:	000012eb 	andeq	r1, r0, fp, ror #5
    2c90:	00040601 	andeq	r0, r4, r1, lsl #12
    2c94:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    2c98:	01000000 	mrseq	r0, (UNDEF: 0)
    2c9c:	0009cc9c 	muleq	r9, ip, ip
    2ca0:	01251500 			; <UNDEFINED> instruction: 0x01251500
    2ca4:	06010000 	streq	r0, [r1], -r0
    2ca8:	0002fb04 	andeq	pc, r2, r4, lsl #22
    2cac:	6c910200 	lfmvs	f0, 4, [r1], {0}
    2cb0:	0014f815 	andseq	pc, r4, r5, lsl r8	; <UNPREDICTABLE>
    2cb4:	04060100 	streq	r0, [r6], #-256	; 0xffffff00
    2cb8:	00000097 	muleq	r0, r7, r0
    2cbc:	166a9102 	strbtne	r9, [sl], -r2, lsl #2
    2cc0:	000013e3 	andeq	r1, r0, r3, ror #7
    2cc4:	97040801 	strls	r0, [r4, -r1, lsl #16]
    2cc8:	02000000 	andeq	r0, r0, #0
    2ccc:	62167691 	andsvs	r7, r6, #152043520	; 0x9100000
    2cd0:	01000015 	tsteq	r0, r5, lsl r0
    2cd4:	00970408 	addseq	r0, r7, r8, lsl #8
    2cd8:	91020000 	mrsls	r0, (UNDEF: 2)
    2cdc:	b1180074 	tstlt	r8, r4, ror r0
    2ce0:	07000005 	streq	r0, [r0, -r5]
    2ce4:	09d806ce 	ldmibeq	r8, {r1, r2, r3, r6, r7, r9, sl}^
    2ce8:	7e050000 	cdpvc	0, 0, cr0, cr5, cr0, {0}
    2cec:	00000000 	andeq	r0, r0, r0
    2cf0:	00000058 	andeq	r0, r0, r8, asr r0
    2cf4:	0aa90002 	beq	fea42d04 <BootRAM+0xcc334a5>
    2cf8:	01040000 	mrseq	r0, (UNDEF: 4)
    2cfc:	00001307 	andeq	r1, r0, r7, lsl #6
    2d00:	00000398 	muleq	r0, r8, r3
    2d04:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
    2d08:	6174732f 	cmnvs	r4, pc, lsr #6
    2d0c:	70757472 	rsbsvc	r7, r5, r2, ror r4
    2d10:	6d74735f 	ldclvs	3, cr7, [r4, #-380]!	; 0xfffffe84
    2d14:	31663233 	cmncc	r6, r3, lsr r2
    2d18:	685f7830 	ldmdavs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    2d1c:	00732e64 	rsbseq	r2, r3, r4, ror #28
    2d20:	6f6f722f 	svcvs	0x006f722f
    2d24:	736f2f74 	cmnvc	pc, #116, 30	; 0x1d0
    2d28:	2d752f73 	ldclcs	15, cr2, [r5, #-460]!	; 0xfffffe34
    2d2c:	6e696874 	mcrvs	8, 3, r6, cr9, cr4, {3}
    2d30:	752f7367 	strvc	r7, [pc, #-871]!	; 29d1 <__Stack_Size+0x27d1>
    2d34:	616f6c74 	smcvs	63172	; 0xf6c4
    2d38:	00726564 	rsbseq	r6, r2, r4, ror #10
    2d3c:	20554e47 	subscs	r4, r5, r7, asr #28
    2d40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    2d44:	2e36322e 	cdpcs	2, 3, cr3, cr6, cr14, {1}
    2d48:	80010032 	andhi	r0, r1, r2, lsr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
#include "usart.h"
#include "log.h"
#include "libc.h"

s32 _assert(const char *file_name, const char *func_name, u32 line_num, char *desc)
{
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
    PRINT_EMG("[%s][%s][%d]: %s\n", file_name, func_name, line_num, desc);
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030104 	adfeqs	f0, f3, f4
  18:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  1c:	0b3b0b3a 	bleq	ec2d0c <__Stack_Size+0xec2b0c>
  20:	00001301 	andeq	r1, r0, r1, lsl #6
    while(1);
  24:	03002803 	movweq	r2, #2051	; 0x803
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
  28:	000d1c0e 	andeq	r1, sp, lr, lsl #24
  2c:	00280400 	eoreq	r0, r8, r0, lsl #8
  30:	0b1c0e03 	bleq	703844 <__Stack_Size+0x703644>
  }
}
  34:	24050000 	strcs	r0, [r5], #-0
  38:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  3c:	000e030b 	andeq	r0, lr, fp, lsl #6
	USART_SendData(pUSARTx,temp_h);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);
	
	/* 发送低八位 */
	USART_SendData(pUSARTx,temp_l);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);	
  40:	00160600 	andseq	r0, r6, r0, lsl #12
  44:	0b3a0e03 	bleq	e83858 <__Stack_Size+0xe83658>
  48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  4c:	24070000 	strcs	r0, [r7], #-0
}
  50:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  54:	0008030b 	andeq	r0, r8, fp, lsl #6

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
  {
    bitstatus = SET;
  58:	00350800 	eorseq	r0, r5, r0, lsl #16
  5c:	00001349 	andeq	r1, r0, r9, asr #6
  }
  else
  {
    bitstatus = RESET;
  60:	0b010409 	bleq	4108c <__Stack_Size+0x40e8c>
  }

  /* Return the flag status */
  return bitstatus;
}
  64:	3a13490b 	bcc	4d2498 <__Stack_Size+0x4d2298>
  68:	01053b0b 	tsteq	r5, fp, lsl #22
  6c:	0a000013 	beq	c0 <_Minimum_Stack_Size-0x40>
  70:	08030028 	stmdaeq	r3, {r3, r5}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  74:	00000b1c 	andeq	r0, r0, ip, lsl fp
  78:	0300160b 	movweq	r1, #1547	; 0x60b
  7c:	3b0b3a0e 	blcc	2ce8bc <__Stack_Size+0x2ce6bc>
  }    
  else
  {
    if (USARTx == UART5)
  80:	00134905 	andseq	r4, r3, r5, lsl #18
  84:	01130c00 	tsteq	r3, r0, lsl #24
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
  88:	0b3a0b0b 	bleq	e82cbc <__Stack_Size+0xe82abc>
  8c:	1301053b 	movwne	r0, #5435	; 0x153b
  90:	0d0d0000 	stceq	0, cr0, [sp, #-0]
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
  94:	3a080300 	bcc	200c9c <__Stack_Size+0x200a9c>
  98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    }
  }
}
  9c:	000b3813 	andeq	r3, fp, r3, lsl r8
  a0:	000d0e00 	andeq	r0, sp, r0, lsl #28
  a4:	0b3a0e03 	bleq	e838b8 <__Stack_Size+0xe836b8>
  a8:	1349053b 	movtne	r0, #38203	; 0x953b
  ac:	00000b38 	andeq	r0, r0, r8, lsr fp
  b0:	0b01040f 	bleq	410f4 <__Stack_Size+0x40ef4>
  b4:	3a13490b 	bcc	4d24e8 <__Stack_Size+0x4d22e8>
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
  b8:	010b3b0b 	tsteq	fp, fp, lsl #22
}
  bc:	10000013 	andne	r0, r0, r3, lsl r0
  c0:	0b0b0113 	bleq	2c0514 <__Stack_Size+0x2c0314>
  c4:	0b3b0b3a 	bleq	ec2db4 <__Stack_Size+0xec2bb4>
  c8:	00001301 	andeq	r1, r0, r1, lsl #6
  cc:	03000d11 	movweq	r0, #3345	; 0xd11
  d0:	3b0b3a0e 	blcc	2ce910 <__Stack_Size+0x2ce710>
  d4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  d8:	1200000b 	andne	r0, r0, #11
  dc:	0b0b000f 	bleq	2c0120 <__Stack_Size+0x2bff20>
  e0:	00001349 	andeq	r1, r0, r9, asr #6
  e4:	03012e13 	movweq	r2, #7699	; 0x1e13
  e8:	3b0b3a0e 	blcc	2ce928 <__Stack_Size+0x2ce728>
  ec:	1119270b 	tstne	r9, fp, lsl #14
  f0:	40061201 	andmi	r1, r6, r1, lsl #4
  f4:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
  f8:	00001301 	andeq	r1, r0, r1, lsl #6
  fc:	03003414 	movweq	r3, #1044	; 0x414
 100:	3b0b3a0e 	blcc	2ce940 <__Stack_Size+0x2ce740>
 104:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 108:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
 10c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 110:	0b3a0e03 	bleq	e83924 <__Stack_Size+0xe83724>
 114:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 118:	06120111 			; <UNDEFINED> instruction: 0x06120111
 11c:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 120:	00130119 	andseq	r0, r3, r9, lsl r1
 124:	00051600 	andeq	r1, r5, r0, lsl #12
 128:	0b3a0e03 	bleq	e8393c <__Stack_Size+0xe8373c>
 12c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 130:	00001802 	andeq	r1, r0, r2, lsl #16
 134:	03000517 	movweq	r0, #1303	; 0x517
 138:	3b0b3a08 	blcc	2ce960 <__Stack_Size+0x2ce760>
 13c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 140:	18000018 	stmdane	r0, {r3, r4}
 144:	08030034 	stmdaeq	r3, {r2, r4, r5}
 148:	0b3b0b3a 	bleq	ec2e38 <__Stack_Size+0xec2c38>
 14c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 150:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 154:	03193f01 	tsteq	r9, #1, 30
 158:	3b0b3a0e 	blcc	2ce998 <__Stack_Size+0x2ce798>
 15c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 160:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 164:	96184006 	ldrls	r4, [r8], -r6
 168:	13011942 	movwne	r1, #6466	; 0x1942
 16c:	261a0000 	ldrcs	r0, [sl], -r0
 170:	00134900 	andseq	r4, r3, r0, lsl #18
 174:	00341b00 	eorseq	r1, r4, r0, lsl #22
 178:	0b3a0e03 	bleq	e8398c <__Stack_Size+0xe8378c>
 17c:	1349053b 	movtne	r0, #38203	; 0x953b
 180:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 184:	01000000 	mrseq	r0, (UNDEF: 0)
 188:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 18c:	0e030b13 	vmoveq.32	d3[0], r0
 190:	17550e1b 	smmlane	r5, fp, lr, r0
 194:	17100111 			; <UNDEFINED> instruction: 0x17100111
 198:	24020000 	strcs	r0, [r2], #-0
 19c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 1a0:	000e030b 	andeq	r0, lr, fp, lsl #6
 1a4:	00160300 	andseq	r0, r6, r0, lsl #6
 1a8:	0b3a0e03 	bleq	e839bc <__Stack_Size+0xe837bc>
 1ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 1b0:	24040000 	strcs	r0, [r4], #-0
 1b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 1b8:	0008030b 	andeq	r0, r8, fp, lsl #6
 1bc:	00350500 	eorseq	r0, r5, r0, lsl #10
 1c0:	00001349 	andeq	r1, r0, r9, asr #6
 1c4:	0b011306 	bleq	44de4 <__Stack_Size+0x44be4>
 1c8:	3b0b3a0b 	blcc	2ce9fc <__Stack_Size+0x2ce7fc>
 1cc:	00130105 	andseq	r0, r3, r5, lsl #2
 1d0:	000d0700 	andeq	r0, sp, r0, lsl #14
 1d4:	0b3a0803 	bleq	e821e8 <__Stack_Size+0xe81fe8>
 1d8:	1349053b 	movtne	r0, #38203	; 0x953b
 1dc:	00000b38 	andeq	r0, r0, r8, lsr fp
 1e0:	03000d08 	movweq	r0, #3336	; 0xd08
 1e4:	3b0b3a0e 	blcc	2cea24 <__Stack_Size+0x2ce824>
 1e8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 1ec:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 1f0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 1f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 1f8:	00001349 	andeq	r1, r0, r9, asr #6
 1fc:	0300160a 	movweq	r1, #1546	; 0x60a
 200:	3b0b3a08 	blcc	2cea28 <__Stack_Size+0x2ce828>
 204:	0013490b 	andseq	r4, r3, fp, lsl #18
 208:	000f0b00 	andeq	r0, pc, r0, lsl #22
 20c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 210:	040c0000 	streq	r0, [ip], #-0
 214:	0b0e0301 	bleq	380e20 <__Stack_Size+0x380c20>
 218:	3a13490b 	bcc	4d264c <__Stack_Size+0x4d244c>
 21c:	010b3b0b 	tsteq	fp, fp, lsl #22
 220:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 224:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 228:	00000b1c 	andeq	r0, r0, ip, lsl fp
 22c:	3f012e0e 	svccc	0x00012e0e
 230:	3a0e0319 	bcc	380e9c <__Stack_Size+0x380c9c>
 234:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 238:	11134919 	tstne	r3, r9, lsl r9
 23c:	40061201 	andmi	r1, r6, r1, lsl #4
 240:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 244:	00001301 	andeq	r1, r0, r1, lsl #6
 248:	0300050f 	movweq	r0, #1295	; 0x50f
 24c:	3b0b3a0e 	blcc	2cea8c <__Stack_Size+0x2ce88c>
 250:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 254:	10000018 	andne	r0, r0, r8, lsl r0
 258:	13490026 	movtne	r0, #36902	; 0x9026
 25c:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 260:	03193f00 	tsteq	r9, #0, 30
 264:	3b0b3a0e 	blcc	2ceaa4 <__Stack_Size+0x2ce8a4>
 268:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 26c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 270:	96184006 	ldrls	r4, [r8], -r6
 274:	00001942 	andeq	r1, r0, r2, asr #18
 278:	03003412 	movweq	r3, #1042	; 0x412
 27c:	3b0b3a0e 	blcc	2ceabc <__Stack_Size+0x2ce8bc>
 280:	3f134905 	svccc	0x00134905
 284:	00193c19 	andseq	r3, r9, r9, lsl ip
 288:	11010000 	mrsne	r0, (UNDEF: 1)
 28c:	130e2501 	movwne	r2, #58625	; 0xe501
 290:	1b0e030b 	blne	380ec4 <__Stack_Size+0x380cc4>
 294:	1117550e 	tstne	r7, lr, lsl #10
 298:	00171001 	andseq	r1, r7, r1
 29c:	00240200 	eoreq	r0, r4, r0, lsl #4
 2a0:	0b3e0b0b 	bleq	f82ed4 <__Stack_Size+0xf82cd4>
 2a4:	00000e03 	andeq	r0, r0, r3, lsl #28
 2a8:	0b002403 	bleq	92bc <__Stack_Size+0x90bc>
 2ac:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 2b0:	04000008 	streq	r0, [r0], #-8
 2b4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 2b8:	0b3a0e03 	bleq	e83acc <__Stack_Size+0xe838cc>
 2bc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 2c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 2c4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 2c8:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
 2cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 2d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 2d4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 2d8:	0000193c 	andeq	r1, r0, ip, lsr r9
 2dc:	49003506 	stmdbmi	r0, {r1, r2, r8, sl, ip, sp}
 2e0:	00000013 	andeq	r0, r0, r3, lsl r0
 2e4:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 2e8:	030b130e 	movweq	r1, #45838	; 0xb30e
 2ec:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
 2f0:	10011117 	andne	r1, r1, r7, lsl r1
 2f4:	02000017 	andeq	r0, r0, #23
 2f8:	0b0b0024 	bleq	2c0390 <__Stack_Size+0x2c0190>
 2fc:	0e030b3e 	vmoveq.16	d3[0], r0
 300:	16030000 	strne	r0, [r3], -r0
 304:	3a0e0300 	bcc	380f0c <__Stack_Size+0x380d0c>
 308:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 30c:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
 310:	0b0b0024 	bleq	2c03a8 <__Stack_Size+0x2c01a8>
 314:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 318:	35050000 	strcc	r0, [r5, #-0]
 31c:	00134900 	andseq	r4, r3, r0, lsl #18
 320:	01130600 	tsteq	r3, r0, lsl #12
 324:	0b3a0b0b 	bleq	e82f58 <__Stack_Size+0xe82d58>
 328:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 32c:	0d070000 	stceq	0, cr0, [r7, #-0]
 330:	3a0e0300 	bcc	380f38 <__Stack_Size+0x380d38>
 334:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 338:	000b3813 	andeq	r3, fp, r3, lsl r8
 33c:	000d0800 	andeq	r0, sp, r0, lsl #16
 340:	0b3a0803 	bleq	e82354 <__Stack_Size+0xe82154>
 344:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 348:	00000b38 	andeq	r0, r0, r8, lsr fp
 34c:	49002609 	stmdbmi	r0, {r0, r3, r9, sl, sp}
 350:	0a000013 	beq	3a4 <__Stack_Size+0x1a4>
 354:	13490101 	movtne	r0, #37121	; 0x9101
 358:	00001301 	andeq	r1, r0, r1, lsl #6
 35c:	4900210b 	stmdbmi	r0, {r0, r1, r3, r8, sp}
 360:	000b2f13 	andeq	r2, fp, r3, lsl pc
 364:	01040c00 	tsteq	r4, r0, lsl #24
 368:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 36c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 370:	00001301 	andeq	r1, r0, r1, lsl #6
 374:	0300280d 	movweq	r2, #2061	; 0x80d
 378:	000b1c0e 	andeq	r1, fp, lr, lsl #24
 37c:	00280e00 	eoreq	r0, r8, r0, lsl #28
 380:	0b1c0803 	bleq	702394 <__Stack_Size+0x702194>
 384:	130f0000 	movwne	r0, #61440	; 0xf000
 388:	3a0b0b01 	bcc	2c2f94 <__Stack_Size+0x2c2d94>
 38c:	01053b0b 	tsteq	r5, fp, lsl #22
 390:	10000013 	andne	r0, r0, r3, lsl r0
 394:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 398:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 39c:	0b381349 	bleq	e050c8 <__Stack_Size+0xe04ec8>
 3a0:	0d110000 	ldceq	0, cr0, [r1, #-0]
 3a4:	3a0e0300 	bcc	380fac <__Stack_Size+0x380dac>
 3a8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 3ac:	000b3813 	andeq	r3, fp, r3, lsl r8
 3b0:	00161200 	andseq	r1, r6, r0, lsl #4
 3b4:	0b3a0e03 	bleq	e83bc8 <__Stack_Size+0xe839c8>
 3b8:	1349053b 	movtne	r0, #38203	; 0x953b
 3bc:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
 3c0:	03193f00 	tsteq	r9, #0, 30
 3c4:	3b0b3a0e 	blcc	2cec04 <__Stack_Size+0x2cea04>
 3c8:	1119270b 	tstne	r9, fp, lsl #14
 3cc:	40061201 	andmi	r1, r6, r1, lsl #4
 3d0:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 3d4:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
 3d8:	03193f01 	tsteq	r9, #1, 30
 3dc:	3b0b3a0e 	blcc	2cec1c <__Stack_Size+0x2cea1c>
 3e0:	11192705 	tstne	r9, r5, lsl #14
 3e4:	40061201 	andmi	r1, r6, r1, lsl #4
 3e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 3ec:	00001301 	andeq	r1, r0, r1, lsl #6
 3f0:	03003415 	movweq	r3, #1045	; 0x415
 3f4:	3b0b3a08 	blcc	2cec1c <__Stack_Size+0x2cea1c>
 3f8:	02134905 	andseq	r4, r3, #81920	; 0x14000
 3fc:	16000018 			; <UNDEFINED> instruction: 0x16000018
 400:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 404:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 408:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 40c:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
 410:	3a0e0300 	bcc	381018 <__Stack_Size+0x380e18>
 414:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 418:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 41c:	96184006 	ldrls	r4, [r8], -r6
 420:	00001942 	andeq	r1, r0, r2, asr #18
 424:	03012e18 	movweq	r2, #7704	; 0x1e18
 428:	3b0b3a0e 	blcc	2cec68 <__Stack_Size+0x2cea68>
 42c:	11192705 	tstne	r9, r5, lsl #14
 430:	40061201 	andmi	r1, r6, r1, lsl #4
 434:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 438:	00001301 	andeq	r1, r0, r1, lsl #6
 43c:	03003419 	movweq	r3, #1049	; 0x419
 440:	3b0b3a0e 	blcc	2cec80 <__Stack_Size+0x2cea80>
 444:	3f134905 	svccc	0x00134905
 448:	00193c19 	andseq	r3, r9, r9, lsl ip
 44c:	00341a00 	eorseq	r1, r4, r0, lsl #20
 450:	0b3a0e03 	bleq	e83c64 <__Stack_Size+0xe83a64>
 454:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 458:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 45c:	01000000 	mrseq	r0, (UNDEF: 0)
 460:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 464:	0e030b13 	vmoveq.32	d3[0], r0
 468:	17550e1b 	smmlane	r5, fp, lr, r0
 46c:	17100111 			; <UNDEFINED> instruction: 0x17100111
 470:	24020000 	strcs	r0, [r2], #-0
 474:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 478:	000e030b 	andeq	r0, lr, fp, lsl #6
 47c:	00160300 	andseq	r0, r6, r0, lsl #6
 480:	0b3a0e03 	bleq	e83c94 <__Stack_Size+0xe83a94>
 484:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 488:	24040000 	strcs	r0, [r4], #-0
 48c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 490:	0008030b 	andeq	r0, r8, fp, lsl #6
 494:	00350500 	eorseq	r0, r5, r0, lsl #10
 498:	00001349 	andeq	r1, r0, r9, asr #6
 49c:	03001606 	movweq	r1, #1542	; 0x606
 4a0:	3b0b3a08 	blcc	2cecc8 <__Stack_Size+0x2ceac8>
 4a4:	00134905 	andseq	r4, r3, r5, lsl #18
 4a8:	01040700 	tsteq	r4, r0, lsl #14
 4ac:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 4b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 4b4:	00001301 	andeq	r1, r0, r1, lsl #6
 4b8:	03002808 	movweq	r2, #2056	; 0x808
 4bc:	000b1c0e 	andeq	r1, fp, lr, lsl #24
 4c0:	00160900 	andseq	r0, r6, r0, lsl #18
 4c4:	0b3a0e03 	bleq	e83cd8 <__Stack_Size+0xe83ad8>
 4c8:	1349053b 	movtne	r0, #38203	; 0x953b
 4cc:	130a0000 	movwne	r0, #40960	; 0xa000
 4d0:	3a0b0b01 	bcc	2c30dc <__Stack_Size+0x2c2edc>
 4d4:	01053b0b 	tsteq	r5, fp, lsl #22
 4d8:	0b000013 	bleq	52c <__Stack_Size+0x32c>
 4dc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 4e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 4e4:	0b381349 	bleq	e05210 <__Stack_Size+0xe05010>
 4e8:	0d0c0000 	stceq	0, cr0, [ip, #-0]
 4ec:	3a0e0300 	bcc	3810f4 <__Stack_Size+0x380ef4>
 4f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 4f4:	000b3813 	andeq	r3, fp, r3, lsl r8
 4f8:	01010d00 	tsteq	r1, r0, lsl #26
 4fc:	13011349 	movwne	r1, #4937	; 0x1349
 500:	210e0000 	mrscs	r0, (UNDEF: 14)
 504:	2f134900 	svccs	0x00134900
 508:	0f00000b 	svceq	0x0000000b
 50c:	0b0b0104 	bleq	2c0924 <__Stack_Size+0x2c0724>
 510:	0b3a1349 	bleq	e8523c <__Stack_Size+0xe8503c>
 514:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 518:	13100000 	tstne	r0, #0
 51c:	3a0b0b01 	bcc	2c3128 <__Stack_Size+0x2c2f28>
 520:	010b3b0b 	tsteq	fp, fp, lsl #22
 524:	11000013 	tstne	r0, r3, lsl r0
 528:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 52c:	0b3b0b3a 	bleq	ec321c <__Stack_Size+0xec301c>
 530:	0b381349 	bleq	e0525c <__Stack_Size+0xe0505c>
 534:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
 538:	03193f01 	tsteq	r9, #1, 30
 53c:	3b0b3a0e 	blcc	2ced7c <__Stack_Size+0x2ceb7c>
 540:	1119270b 	tstne	r9, fp, lsl #14
 544:	40061201 	andmi	r1, r6, r1, lsl #4
 548:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 54c:	00001301 	andeq	r1, r0, r1, lsl #6
 550:	03000513 	movweq	r0, #1299	; 0x513
 554:	3b0b3a0e 	blcc	2ced94 <__Stack_Size+0x2ceb94>
 558:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 55c:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
 560:	0b0b000f 	bleq	2c05a4 <__Stack_Size+0x2c03a4>
 564:	00001349 	andeq	r1, r0, r9, asr #6
 568:	3f002e15 	svccc	0x00002e15
 56c:	3a0e0319 	bcc	3811d8 <__Stack_Size+0x380fd8>
 570:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 574:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 578:	96184006 	ldrls	r4, [r8], -r6
 57c:	00001942 	andeq	r1, r0, r2, asr #18
 580:	3f012e16 	svccc	0x00012e16
 584:	3a0e0319 	bcc	3811f0 <__Stack_Size+0x380ff0>
 588:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 58c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 590:	97184006 	ldrls	r4, [r8, -r6]
 594:	13011942 	movwne	r1, #6466	; 0x1942
 598:	34170000 	ldrcc	r0, [r7], #-0
 59c:	3a0e0300 	bcc	3811a4 <__Stack_Size+0x380fa4>
 5a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 5a4:	00180213 	andseq	r0, r8, r3, lsl r2
 5a8:	00341800 	eorseq	r1, r4, r0, lsl #16
 5ac:	0b3a0803 	bleq	e825c0 <__Stack_Size+0xe823c0>
 5b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 5b4:	00001802 	andeq	r1, r0, r2, lsl #16
 5b8:	3f012e19 	svccc	0x00012e19
 5bc:	3a0e0319 	bcc	381228 <__Stack_Size+0x381028>
 5c0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 5c4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 5c8:	97184006 	ldrls	r4, [r8, -r6]
 5cc:	13011942 	movwne	r1, #6466	; 0x1942
 5d0:	051a0000 	ldreq	r0, [sl, #-0]
 5d4:	3a0e0300 	bcc	3811dc <__Stack_Size+0x380fdc>
 5d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 5dc:	00180213 	andseq	r0, r8, r3, lsl r2
 5e0:	012e1b00 			; <UNDEFINED> instruction: 0x012e1b00
 5e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 5e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 5ec:	13491927 	movtne	r1, #39207	; 0x9927
 5f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 5f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 5f8:	00130119 	andseq	r0, r3, r9, lsl r1
 5fc:	00341c00 	eorseq	r1, r4, r0, lsl #24
 600:	0b3a0e03 	bleq	e83e14 <__Stack_Size+0xe83c14>
 604:	1349053b 	movtne	r0, #38203	; 0x953b
 608:	00001802 	andeq	r1, r0, r2, lsl #16
 60c:	0300341d 	movweq	r3, #1053	; 0x41d
 610:	3b0b3a08 	blcc	2cee38 <__Stack_Size+0x2cec38>
 614:	02134905 	andseq	r4, r3, #81920	; 0x14000
 618:	1e000018 	mcrne	0, 0, r0, cr0, cr8, {0}
 61c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 620:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 624:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 628:	0000193c 	andeq	r1, r0, ip, lsr r9
 62c:	01110100 	tsteq	r1, r0, lsl #2
 630:	0b130e25 	bleq	4c3ecc <__Stack_Size+0x4c3ccc>
 634:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 638:	01111755 	tsteq	r1, r5, asr r7
 63c:	00001710 	andeq	r1, r0, r0, lsl r7
 640:	0b002402 	bleq	9650 <__Stack_Size+0x9450>
 644:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 648:	0300000e 	movweq	r0, #14
 64c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 650:	0b3b0b3a 	bleq	ec3340 <__Stack_Size+0xec3140>
 654:	00001349 	andeq	r1, r0, r9, asr #6
 658:	0b002404 	bleq	9670 <__Stack_Size+0x9470>
 65c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 660:	05000008 	streq	r0, [r0, #-8]
 664:	13490035 	movtne	r0, #36917	; 0x9035
 668:	26060000 	strcs	r0, [r6], -r0
 66c:	00134900 	andseq	r4, r3, r0, lsl #18
 670:	01040700 	tsteq	r4, r0, lsl #14
 674:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 678:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 67c:	00001301 	andeq	r1, r0, r1, lsl #6
 680:	03002808 	movweq	r2, #2056	; 0x808
 684:	000b1c0e 	andeq	r1, fp, lr, lsl #24
 688:	00280900 	eoreq	r0, r8, r0, lsl #18
 68c:	0b1c0803 	bleq	7026a0 <__Stack_Size+0x7024a0>
 690:	160a0000 	strne	r0, [sl], -r0
 694:	3a0e0300 	bcc	38129c <__Stack_Size+0x38109c>
 698:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 69c:	0b000013 	bleq	6f0 <__Stack_Size+0x4f0>
 6a0:	0b0b0113 	bleq	2c0af4 <__Stack_Size+0x2c08f4>
 6a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 6a8:	00001301 	andeq	r1, r0, r1, lsl #6
 6ac:	03000d0c 	movweq	r0, #3340	; 0xd0c
 6b0:	3b0b3a08 	blcc	2ceed8 <__Stack_Size+0x2cecd8>
 6b4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 6b8:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
 6bc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 6c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 6c4:	0b381349 	bleq	e053f0 <__Stack_Size+0xe051f0>
 6c8:	130e0000 	movwne	r0, #57344	; 0xe000
 6cc:	3a0b0b01 	bcc	2c32d8 <__Stack_Size+0x2c30d8>
 6d0:	010b3b0b 	tsteq	fp, fp, lsl #22
 6d4:	0f000013 	svceq	0x00000013
 6d8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 6dc:	0b3b0b3a 	bleq	ec33cc <__Stack_Size+0xec31cc>
 6e0:	0b381349 	bleq	e0540c <__Stack_Size+0xe0520c>
 6e4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
 6e8:	03193f00 	tsteq	r9, #0, 30
 6ec:	3b0b3a0e 	blcc	2cef2c <__Stack_Size+0x2ced2c>
 6f0:	1119270b 	tstne	r9, fp, lsl #14
 6f4:	40061201 	andmi	r1, r6, r1, lsl #4
 6f8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 6fc:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 700:	03193f01 	tsteq	r9, #1, 30
 704:	3b0b3a0e 	blcc	2cef44 <__Stack_Size+0x2ced44>
 708:	11192705 	tstne	r9, r5, lsl #14
 70c:	40061201 	andmi	r1, r6, r1, lsl #4
 710:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 714:	00001301 	andeq	r1, r0, r1, lsl #6
 718:	03000512 	movweq	r0, #1298	; 0x512
 71c:	3b0b3a0e 	blcc	2cef5c <__Stack_Size+0x2ced5c>
 720:	02134905 	andseq	r4, r3, #81920	; 0x14000
 724:	13000018 	movwne	r0, #24
 728:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 72c:	0b3a0e03 	bleq	e83f40 <__Stack_Size+0xe83d40>
 730:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 734:	01111349 	tsteq	r1, r9, asr #6
 738:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 73c:	01194296 			; <UNDEFINED> instruction: 0x01194296
 740:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 744:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 748:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 74c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 750:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
 754:	03193f00 	tsteq	r9, #0, 30
 758:	3b0b3a0e 	blcc	2cef98 <__Stack_Size+0x2ced98>
 75c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
 760:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 764:	97184006 	ldrls	r4, [r8, -r6]
 768:	00001942 	andeq	r1, r0, r2, asr #18
 76c:	03003416 	movweq	r3, #1046	; 0x416
 770:	3b0b3a08 	blcc	2cef98 <__Stack_Size+0x2ced98>
 774:	02134905 	andseq	r4, r3, #81920	; 0x14000
 778:	17000018 	smladne	r0, r8, r0, r0
 77c:	0b0b000f 	bleq	2c07c0 <__Stack_Size+0x2c05c0>
 780:	00001349 	andeq	r1, r0, r9, asr #6
 784:	3f012e18 	svccc	0x00012e18
 788:	3a0e0319 	bcc	3813f4 <__Stack_Size+0x3811f4>
 78c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 790:	11134919 	tstne	r3, r9, lsl r9
 794:	40061201 	andmi	r1, r6, r1, lsl #4
 798:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 79c:	00001301 	andeq	r1, r0, r1, lsl #6
 7a0:	3f002e19 	svccc	0x00002e19
 7a4:	3a0e0319 	bcc	381410 <__Stack_Size+0x381210>
 7a8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 7ac:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 7b0:	97184006 	ldrls	r4, [r8, -r6]
 7b4:	00001942 	andeq	r1, r0, r2, asr #18
 7b8:	4901011a 	stmdbmi	r1, {r1, r3, r4, r8}
 7bc:	00130113 	andseq	r0, r3, r3, lsl r1
 7c0:	00211b00 	eoreq	r1, r1, r0, lsl #22
 7c4:	0b2f1349 	bleq	bc54f0 <__Stack_Size+0xbc52f0>
 7c8:	341c0000 	ldrcc	r0, [ip], #-0
 7cc:	3a0e0300 	bcc	3813d4 <__Stack_Size+0x3811d4>
 7d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 7d4:	00180213 	andseq	r0, r8, r3, lsl r2
 7d8:	00341d00 	eorseq	r1, r4, r0, lsl #26
 7dc:	0b3a0e03 	bleq	e83ff0 <__Stack_Size+0xe83df0>
 7e0:	1349053b 	movtne	r0, #38203	; 0x953b
 7e4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 7e8:	01000000 	mrseq	r0, (UNDEF: 0)
 7ec:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 7f0:	0e030b13 	vmoveq.32	d3[0], r0
 7f4:	17550e1b 	smmlane	r5, fp, lr, r0
 7f8:	17100111 			; <UNDEFINED> instruction: 0x17100111
 7fc:	24020000 	strcs	r0, [r2], #-0
 800:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 804:	000e030b 	andeq	r0, lr, fp, lsl #6
 808:	00160300 	andseq	r0, r6, r0, lsl #6
 80c:	0b3a0e03 	bleq	e84020 <__Stack_Size+0xe83e20>
 810:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 814:	24040000 	strcs	r0, [r4], #-0
 818:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 81c:	0008030b 	andeq	r0, r8, fp, lsl #6
 820:	01130500 	tsteq	r3, r0, lsl #10
 824:	0b3a050b 	bleq	e81c58 <__Stack_Size+0xe81a58>
 828:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 82c:	0d060000 	stceq	0, cr0, [r6, #-0]
 830:	3a0e0300 	bcc	381438 <__Stack_Size+0x381238>
 834:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 838:	000b3813 	andeq	r3, fp, r3, lsl r8
 83c:	000d0700 	andeq	r0, sp, r0, lsl #14
 840:	0b3a0e03 	bleq	e84054 <__Stack_Size+0xe83e54>
 844:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 848:	00000538 	andeq	r0, r0, r8, lsr r5
 84c:	03000d08 	movweq	r0, #3336	; 0xd08
 850:	3b0b3a08 	blcc	2cf078 <__Stack_Size+0x2cee78>
 854:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 858:	09000005 	stmdbeq	r0, {r0, r2}
 85c:	13490101 	movtne	r0, #37121	; 0x9101
 860:	00001301 	andeq	r1, r0, r1, lsl #6
 864:	4900210a 	stmdbmi	r0, {r1, r3, r8, sp}
 868:	000b2f13 	andeq	r2, fp, r3, lsl pc
 86c:	00350b00 	eorseq	r0, r5, r0, lsl #22
 870:	00001349 	andeq	r1, r0, r9, asr #6
 874:	4900210c 	stmdbmi	r0, {r2, r3, r8, sp}
 878:	00052f13 	andeq	r2, r5, r3, lsl pc
 87c:	01130d00 	tsteq	r3, r0, lsl #26
 880:	0b3a0b0b 	bleq	e834b4 <__Stack_Size+0xe832b4>
 884:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 888:	0d0e0000 	stceq	0, cr0, [lr, #-0]
 88c:	3a080300 	bcc	201494 <__Stack_Size+0x201294>
 890:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 894:	000b3813 	andeq	r3, fp, r3, lsl r8
 898:	00260f00 	eoreq	r0, r6, r0, lsl #30
 89c:	00001349 	andeq	r1, r0, r9, asr #6
 8a0:	0b011310 	bleq	454e8 <__Stack_Size+0x452e8>
 8a4:	3b0b3a0b 	blcc	2cf0d8 <__Stack_Size+0x2ceed8>
 8a8:	00130105 	andseq	r0, r3, r5, lsl #2
 8ac:	000d1100 	andeq	r1, sp, r0, lsl #2
 8b0:	0b3a0e03 	bleq	e840c4 <__Stack_Size+0xe83ec4>
 8b4:	1349053b 	movtne	r0, #38203	; 0x953b
 8b8:	00000b38 	andeq	r0, r0, r8, lsr fp
 8bc:	03000d12 	movweq	r0, #3346	; 0xd12
 8c0:	3b0b3a08 	blcc	2cf0e8 <__Stack_Size+0x2ceee8>
 8c4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 8c8:	1300000b 	movwne	r0, #11
 8cc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 8d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 8d4:	00001349 	andeq	r1, r0, r9, asr #6
 8d8:	0b010414 	bleq	41930 <__Stack_Size+0x41730>
 8dc:	3a13490b 	bcc	4d2d10 <__Stack_Size+0x4d2b10>
 8e0:	01053b0b 	tsteq	r5, fp, lsl #22
 8e4:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
 8e8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 8ec:	00000b1c 	andeq	r0, r0, ip, lsl fp
 8f0:	3f012e16 	svccc	0x00012e16
 8f4:	3a0e0319 	bcc	381560 <__Stack_Size+0x381360>
 8f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 8fc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 900:	97184006 	ldrls	r4, [r8, -r6]
 904:	13011942 	movwne	r1, #6466	; 0x1942
 908:	05170000 	ldreq	r0, [r7, #-0]
 90c:	3a0e0300 	bcc	381514 <__Stack_Size+0x381314>
 910:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 914:	00180213 	andseq	r0, r8, r3, lsl r2
 918:	00341800 	eorseq	r1, r4, r0, lsl #16
 91c:	0b3a0e03 	bleq	e84130 <__Stack_Size+0xe83f30>
 920:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 924:	00001802 	andeq	r1, r0, r2, lsl #16
 928:	0b000f19 	bleq	4594 <__Stack_Size+0x4394>
 92c:	0013490b 	andseq	r4, r3, fp, lsl #18
 930:	00341a00 	eorseq	r1, r4, r0, lsl #20
 934:	0b3a0e03 	bleq	e84148 <__Stack_Size+0xe83f48>
 938:	1349053b 	movtne	r0, #38203	; 0x953b
 93c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 940:	01000000 	mrseq	r0, (UNDEF: 0)
 944:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 948:	0e030b13 	vmoveq.32	d3[0], r0
 94c:	17550e1b 	smmlane	r5, fp, lr, r0
 950:	17100111 			; <UNDEFINED> instruction: 0x17100111
 954:	24020000 	strcs	r0, [r2], #-0
 958:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 95c:	000e030b 	andeq	r0, lr, fp, lsl #6
 960:	00160300 	andseq	r0, r6, r0, lsl #6
 964:	0b3a0e03 	bleq	e84178 <__Stack_Size+0xe83f78>
 968:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 96c:	24040000 	strcs	r0, [r4], #-0
 970:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 974:	0008030b 	andeq	r0, r8, fp, lsl #6
 978:	00350500 	eorseq	r0, r5, r0, lsl #10
 97c:	00001349 	andeq	r1, r0, r9, asr #6
 980:	03001606 	movweq	r1, #1542	; 0x606
 984:	3b0b3a08 	blcc	2cf1ac <__Stack_Size+0x2cefac>
 988:	00134905 	andseq	r4, r3, r5, lsl #18
 98c:	01040700 	tsteq	r4, r0, lsl #14
 990:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 994:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 998:	00001301 	andeq	r1, r0, r1, lsl #6
 99c:	03002808 	movweq	r2, #2056	; 0x808
 9a0:	000b1c0e 	andeq	r1, fp, lr, lsl #24
 9a4:	00280900 	eoreq	r0, r8, r0, lsl #18
 9a8:	0b1c0803 	bleq	7029bc <__Stack_Size+0x7027bc>
 9ac:	160a0000 	strne	r0, [sl], -r0
 9b0:	3a0e0300 	bcc	3815b8 <__Stack_Size+0x3813b8>
 9b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 9b8:	0b000013 	bleq	a0c <__Stack_Size+0x80c>
 9bc:	0b0b0113 	bleq	2c0e10 <__Stack_Size+0x2c0c10>
 9c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 9c4:	00001301 	andeq	r1, r0, r1, lsl #6
 9c8:	03000d0c 	movweq	r0, #3340	; 0xd0c
 9cc:	3b0b3a08 	blcc	2cf1f4 <__Stack_Size+0x2ceff4>
 9d0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 9d4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
 9d8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 9dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 9e0:	0b381349 	bleq	e0570c <__Stack_Size+0xe0550c>
 9e4:	130e0000 	movwne	r0, #57344	; 0xe000
 9e8:	3a0b0b01 	bcc	2c35f4 <__Stack_Size+0x2c33f4>
 9ec:	010b3b0b 	tsteq	fp, fp, lsl #22
 9f0:	0f000013 	svceq	0x00000013
 9f4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 9f8:	0b3b0b3a 	bleq	ec36e8 <__Stack_Size+0xec34e8>
 9fc:	0b381349 	bleq	e05728 <__Stack_Size+0xe05528>
 a00:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
 a04:	03193f01 	tsteq	r9, #1, 30
 a08:	3b0b3a0e 	blcc	2cf248 <__Stack_Size+0x2cf048>
 a0c:	1119270b 	tstne	r9, fp, lsl #14
 a10:	40061201 	andmi	r1, r6, r1, lsl #4
 a14:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 a18:	00001301 	andeq	r1, r0, r1, lsl #6
 a1c:	03000511 	movweq	r0, #1297	; 0x511
 a20:	3b0b3a0e 	blcc	2cf260 <__Stack_Size+0x2cf060>
 a24:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 a28:	12000018 	andne	r0, r0, #24
 a2c:	0b0b000f 	bleq	2c0a70 <__Stack_Size+0x2c0870>
 a30:	00001349 	andeq	r1, r0, r9, asr #6
 a34:	03003413 	movweq	r3, #1043	; 0x413
 a38:	3b0b3a0e 	blcc	2cf278 <__Stack_Size+0x2cf078>
 a3c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 a40:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
 a44:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 a48:	0b3a0e03 	bleq	e8425c <__Stack_Size+0xe8405c>
 a4c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 a50:	06120111 			; <UNDEFINED> instruction: 0x06120111
 a54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 a58:	00130119 	andseq	r0, r3, r9, lsl r1
 a5c:	00051500 	andeq	r1, r5, r0, lsl #10
 a60:	0b3a0e03 	bleq	e84274 <__Stack_Size+0xe84074>
 a64:	1349053b 	movtne	r0, #38203	; 0x953b
 a68:	00001802 	andeq	r1, r0, r2, lsl #16
 a6c:	03003416 	movweq	r3, #1046	; 0x416
 a70:	3b0b3a0e 	blcc	2cf2b0 <__Stack_Size+0x2cf0b0>
 a74:	02134905 	andseq	r4, r3, #81920	; 0x14000
 a78:	17000018 	smladne	r0, r8, r0, r0
 a7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 a80:	0b3a0e03 	bleq	e84294 <__Stack_Size+0xe84094>
 a84:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 a88:	01111349 	tsteq	r1, r9, asr #6
 a8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 a90:	01194297 			; <UNDEFINED> instruction: 0x01194297
 a94:	18000013 	stmdane	r0, {r0, r1, r4}
 a98:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 a9c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 aa0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 aa4:	0000193c 	andeq	r1, r0, ip, lsr r9
 aa8:	00110100 	andseq	r0, r1, r0, lsl #2
 aac:	06550610 			; <UNDEFINED> instruction: 0x06550610
 ab0:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
 ab4:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
 ab8:	Address 0x00000ab8 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
#include "usart.h"
#include "log.h"
#include "libc.h"

s32 _assert(const char *file_name, const char *func_name, u32 line_num, char *desc)
{
       0:	00000239 	andeq	r0, r0, r9, lsr r2
       4:	01420002 	cmpeq	r2, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
    PRINT_EMG("[%s][%s][%d]: %s\n", file_name, func_name, line_num, desc);
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	64010000 	strvs	r0, [r1], #-0
      1c:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
      20:	73752f72 	cmnvc	r5, #456	; 0x1c8
    while(1);
      24:	00747261 	rsbseq	r7, r4, r1, ror #4
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
      28:	6f6f722f 	svcvs	0x006f722f
      2c:	63672f74 	cmnvs	r7, #116, 30	; 0x1d0
      30:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  }
}
      34:	6f6e2d6d 	svcvs	0x006e2d6d
      38:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
      3c:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
	USART_SendData(pUSARTx,temp_h);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);
	
	/* 发送低八位 */
	USART_SendData(pUSARTx,temp_l);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);	
      40:	2d345f35 	ldccs	15, cr5, [r4, #-212]!	; 0xffffff2c
      44:	36313032 			; <UNDEFINED> instruction: 0x36313032
      48:	612f3371 			; <UNDEFINED> instruction: 0x612f3371
      4c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
}
      50:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
      54:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
  {
    bitstatus = SET;
      58:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      5c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  }
  else
  {
    bitstatus = RESET;
      60:	63616d2f 	cmnvs	r1, #3008	; 0xbc0
  }

  /* Return the flag status */
  return bitstatus;
}
      64:	656e6968 	strbvs	r6, [lr, #-2408]!	; 0xfffff698
      68:	6f722f00 	svcvs	0x00722f00
      6c:	672f746f 	strvs	r7, [pc, -pc, ror #8]!
      70:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      74:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
      78:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
      7c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  }    
  else
  {
    if (USARTx == UART5)
      80:	345f352d 	ldrbcc	r3, [pc], #-1325	; 88 <_Minimum_Stack_Size-0x78>
      84:	3130322d 	teqcc	r0, sp, lsr #4
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      88:	2f337136 	svccs	0x00337136
      8c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
      90:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      94:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
      98:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    }
  }
}
      9c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
      a0:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
      a4:	2f2e0073 	svccs	0x002e0073
      a8:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
      ac:	6d726f66 	ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68
      b0:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
      b4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
      b8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
}
      bc:	6c77665f 	ldclvs	6, cr6, [r7], #-380	; 0xfffffe84
      c0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
      c4:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
      c8:	726f632f 	rsbvc	r6, pc, #-1140850688	; 0xbc000000
      cc:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
      d0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
      d4:	0100632e 	tsteq	r0, lr, lsr #6
      d8:	645f0000 	ldrbvs	r0, [pc], #-0	; e0 <_Minimum_Stack_Size-0x20>
      dc:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
      e0:	745f746c 	ldrbvc	r7, [pc], #-1132	; e8 <_Minimum_Stack_Size-0x18>
      e4:	73657079 	cmnvc	r5, #121	; 0x79
      e8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
      ec:	735f0000 	cmpvc	pc, #0
      f0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
      f4:	00682e74 	rsbeq	r2, r8, r4, ror lr
      f8:	73000003 	movwvc	r0, #3
      fc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     100:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     104:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
     108:	74730000 	ldrbtvc	r0, [r3], #-0
     10c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     110:	5f783031 	svcpl	0x00783031
     114:	6f697067 	svcvs	0x00697067
     118:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
     11c:	74730000 	ldrbtvc	r0, [r3], #-0
     120:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     124:	5f783031 	svcpl	0x00783031
     128:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     12c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     130:	6d000005 	stcvs	0, cr0, [r0, #-20]	; 0xffffffec
     134:	2e637369 	cdpcs	3, 6, cr7, cr3, cr9, {3}
     138:	00050068 	andeq	r0, r5, r8, rrx
     13c:	726f6300 	rsbvc	r6, pc, #0, 6
     140:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     144:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     148:	00000006 	andeq	r0, r0, r6
     14c:	e4020500 	str	r0, [r2], #-1280	; 0xfffffb00
     150:	03080001 	movweq	r0, #32769	; 0x8001
     154:	4d400119 	stfmie	f0, [r0, #-100]	; 0xffffff9c
     158:	30303030 	eorscc	r3, r0, r0, lsr r0
     15c:	0004024b 	andeq	r0, r4, fp, asr #4
     160:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     164:	00021402 	andeq	r1, r2, r2, lsl #8
     168:	01310308 	teqeq	r1, r8, lsl #6
     16c:	3d5b4d41 	ldclcc	13, cr4, [fp, #-260]	; 0xfffffefc
     170:	3d692f2f 	stclcc	15, cr2, [r9, #-188]!	; 0xffffff44
     174:	303e6a2f 	eorscc	r6, lr, pc, lsr #20
     178:	30313030 	eorscc	r3, r1, r0, lsr r0
     17c:	4b69315b 	blmi	1a4c6f0 <__Stack_Size+0x1a4c4f0>
     180:	01000802 	tsteq	r0, r2, lsl #16
     184:	02050001 	andeq	r0, r5, #1
     188:	080002a8 	stmdaeq	r0, {r3, r5, r7, r9}
     18c:	0100e303 	tsteq	r0, r3, lsl #6
     190:	02006968 	andeq	r6, r0, #104, 18	; 0x1a0000
     194:	20060104 	andcs	r0, r6, r4, lsl #2
     198:	04027506 	streq	r7, [r2], #-1286	; 0xfffffafa
     19c:	00010100 	andeq	r0, r1, r0, lsl #2
     1a0:	00000205 	andeq	r0, r0, r5, lsl #4
     1a4:	ed030000 	stc	0, cr0, [r3, #-0]
     1a8:	00770100 	rsbseq	r0, r7, r0, lsl #2
     1ac:	3f030402 	svccc	0x00030402
     1b0:	03040200 	movweq	r0, #16896	; 0x4200
     1b4:	0402007f 	streq	r0, [r2], #-127	; 0xffffff81
     1b8:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     1bc:	0402005f 	streq	r0, [r2], #-95	; 0xffffffa1
     1c0:	06200601 	strteq	r0, [r0], -r1, lsl #12
     1c4:	00040275 	andeq	r0, r4, r5, ror r2
     1c8:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     1cc:	0002d802 	andeq	sp, r2, r2, lsl #16
     1d0:	00fc0308 	rscseq	r0, ip, r8, lsl #6
     1d4:	02005901 	andeq	r5, r0, #16384	; 0x4000
     1d8:	00310104 	eorseq	r0, r1, r4, lsl #2
     1dc:	83010402 	movwhi	r0, #5122	; 0x1402
     1e0:	01040200 	mrseq	r0, R12_usr
     1e4:	0200693d 	andeq	r6, r0, #999424	; 0xf4000
     1e8:	20060104 	andcs	r0, r6, r4, lsl #2
     1ec:	04027606 	streq	r7, [r2], #-1542	; 0xfffff9fa
     1f0:	00010100 	andeq	r0, r1, r0, lsl #2
     1f4:	00000205 	andeq	r0, r0, r5, lsl #4
     1f8:	8b030000 	blhi	c0200 <__Stack_Size+0xc0000>
     1fc:	4c6a0101 	stfmie	f0, [sl], #-4
     200:	02006731 	andeq	r6, r0, #12845056	; 0xc40000
     204:	20060104 	andcs	r0, r6, r4, lsl #2
     208:	00677706 	rsbeq	r7, r7, r6, lsl #14
     20c:	06010402 	streq	r0, [r1], -r2, lsl #8
     210:	02750620 	rsbseq	r0, r5, #32, 12	; 0x2000000
     214:	01010004 	tsteq	r1, r4
     218:	20020500 	andcs	r0, r2, r0, lsl #10
     21c:	03080003 	movweq	r0, #32771	; 0x8003
     220:	3e01019d 	mcrcc	1, 0, r0, cr1, cr13, {4}
     224:	08024b5a 	stmdaeq	r2, {r1, r3, r4, r6, r8, r9, fp, lr}
     228:	00010100 	andeq	r0, r1, r0, lsl #2
     22c:	00000205 	andeq	r0, r0, r5, lsl #4
     230:	a6030000 	strge	r0, [r3], -r0
     234:	4b4b0101 	blmi	12c0640 <__Stack_Size+0x12c0440>
     238:	01000802 	tsteq	r0, r2, lsl #16
     23c:	00013c01 	andeq	r3, r1, r1, lsl #24
     240:	07000200 	streq	r0, [r0, -r0, lsl #4]
     244:	02000001 	andeq	r0, r0, #1
     248:	0d0efb01 	vstreq	d15, [lr, #-4]
     24c:	01010100 	mrseq	r0, (UNDEF: 17)
     250:	00000001 	andeq	r0, r0, r1
     254:	01000001 	tsteq	r0, r1
     258:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
     25c:	6d726f66 	ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68
     260:	6f722f00 	svcvs	0x00722f00
     264:	672f746f 	strvs	r7, [pc, -pc, ror #8]!
     268:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
     26c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     270:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     274:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     278:	345f352d 	ldrbcc	r3, [pc], #-1325	; 280 <__Stack_Size+0x80>
     27c:	3130322d 	teqcc	r0, sp, lsr #4
     280:	2f337136 	svccs	0x00337136
     284:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     288:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     28c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     290:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     294:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     298:	616d2f65 	cmnvs	sp, r5, ror #30
     29c:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
     2a0:	722f0065 	eorvc	r0, pc, #101	; 0x65
     2a4:	2f746f6f 	svccs	0x00746f6f
     2a8:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
     2ac:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     2b0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     2b4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     2b8:	5f352d69 	svcpl	0x00352d69
     2bc:	30322d34 	eorscc	r2, r2, r4, lsr sp
     2c0:	33713631 	cmncc	r1, #51380224	; 0x3100000
     2c4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     2c8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     2cc:	61652d65 	cmnvs	r5, r5, ror #26
     2d0:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     2d4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     2d8:	732f6564 			; <UNDEFINED> instruction: 0x732f6564
     2dc:	2e007379 	mcrcs	3, 0, r7, cr0, cr9, {3}
     2e0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     2e4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     2e8:	632f2e00 			; <UNDEFINED> instruction: 0x632f2e00
     2ec:	0065726f 	rsbeq	r7, r5, pc, ror #4
     2f0:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     2f4:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     2f8:	5f000001 	svcpl	0x00000001
     2fc:	61666564 	cmnvs	r6, r4, ror #10
     300:	5f746c75 	svcpl	0x00746c75
     304:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     308:	00682e73 	rsbeq	r2, r8, r3, ror lr
     30c:	5f000002 	svcpl	0x00000002
     310:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     314:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     318:	00000300 	andeq	r0, r0, r0, lsl #6
     31c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     320:	30316632 	eorscc	r6, r1, r2, lsr r6
     324:	00682e78 	rsbeq	r2, r8, r8, ror lr
     328:	74000001 	strvc	r0, [r0], #-1
     32c:	73657079 	cmnvc	r5, #121	; 0x79
     330:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
     334:	6f6c0000 	svcvs	0x006c0000
     338:	00682e67 	rsbeq	r2, r8, r7, ror #28
     33c:	63000004 	movwvs	r0, #4
     340:	5f65726f 	svcpl	0x0065726f
     344:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     348:	00050068 	andeq	r0, r5, r8, rrx
     34c:	05000000 	streq	r0, [r0, #-0]
     350:	00000002 	andeq	r0, r0, r2
     354:	00751800 	rsbseq	r1, r5, r0, lsl #16
     358:	9f010402 	svcls	0x00010402
     35c:	01000302 	tsteq	r0, r2, lsl #6
     360:	02050001 	andeq	r0, r5, #1
     364:	08000348 	stmdaeq	r0, {r3, r6, r8, r9}
     368:	03012803 	movweq	r2, #6147	; 0x1803
     36c:	68692e0f 	stmdavs	r9!, {r0, r1, r2, r3, r9, sl, fp, sp}^
     370:	00306869 	eorseq	r6, r0, r9, ror #16
     374:	4e010402 	cdpmi	4, 0, cr0, cr1, cr2, {0}
     378:	01000c02 	tsteq	r0, r2, lsl #24
     37c:	0000ed01 	andeq	lr, r0, r1, lsl #26
     380:	43000200 	movwmi	r0, #512	; 0x200
     384:	02000000 	andeq	r0, r0, #0
     388:	0d0efb01 	vstreq	d15, [lr, #-4]
     38c:	01010100 	mrseq	r0, (UNDEF: 17)
     390:	00000001 	andeq	r0, r0, r1
     394:	01000001 	tsteq	r0, r1
     398:	74616c70 	strbtvc	r6, [r1], #-3184	; 0xfffff390
     39c:	6d726f66 	ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68
     3a0:	632f2e00 			; <UNDEFINED> instruction: 0x632f2e00
     3a4:	0065726f 	rsbeq	r7, r5, pc, ror #4
     3a8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     3ac:	31663233 	cmncc	r6, r3, lsr r2
     3b0:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     3b4:	00632e74 	rsbeq	r2, r3, r4, ror lr
     3b8:	63000001 	movwvs	r0, #1
     3bc:	5f65726f 	svcpl	0x0065726f
     3c0:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     3c4:	00020068 	andeq	r0, r2, r8, rrx
     3c8:	05000000 	streq	r0, [r0, #-0]
     3cc:	0003a002 	andeq	sl, r3, r2
     3d0:	011d0308 	tsteq	sp, r8, lsl #6
     3d4:	0004022f 	andeq	r0, r4, pc, lsr #4
     3d8:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     3dc:	0003ac02 	andeq	sl, r3, r2, lsl #24
     3e0:	01210308 			; <UNDEFINED> instruction: 0x01210308
     3e4:	01040200 	mrseq	r0, R12_usr
     3e8:	00010232 	andeq	r0, r1, r2, lsr r2
     3ec:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     3f0:	0003b402 	andeq	fp, r3, r2, lsl #8
     3f4:	01290308 			; <UNDEFINED> instruction: 0x01290308
     3f8:	01040200 	mrseq	r0, R12_usr
     3fc:	00010232 	andeq	r0, r1, r2, lsr r2
     400:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     404:	0003bc02 	andeq	fp, r3, r2, lsl #24
     408:	01320308 	teqeq	r2, r8, lsl #6
     40c:	01040200 	mrseq	r0, R12_usr
     410:	00010232 	andeq	r0, r1, r2, lsr r2
     414:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     418:	0003c402 	andeq	ip, r3, r2, lsl #8
     41c:	013a0308 	teqeq	sl, r8, lsl #6
     420:	01040200 	mrseq	r0, R12_usr
     424:	00010232 	andeq	r0, r1, r2, lsr r2
     428:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     42c:	0003cc02 	andeq	ip, r3, r2, lsl #24
     430:	00c20308 	sbceq	r0, r2, r8, lsl #6
     434:	04022f01 	streq	r2, [r2], #-3841	; 0xfffff0ff
     438:	00010100 	andeq	r0, r1, r0, lsl #2
     43c:	03d80205 	bicseq	r0, r8, #1342177280	; 0x50000000
     440:	c6030800 	strgt	r0, [r3], -r0, lsl #16
     444:	022f0100 	eoreq	r0, pc, #0, 2
     448:	01010004 	tsteq	r1, r4
     44c:	e4020500 	str	r0, [r2], #-1280	; 0xfffffb00
     450:	03080003 	movweq	r0, #32771	; 0x8003
     454:	2f0100ca 	svccs	0x000100ca
     458:	01000402 	tsteq	r0, r2, lsl #8
     45c:	02050001 	andeq	r0, r5, #1
     460:	080003f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9}
     464:	0100ce03 	tsteq	r0, r3, lsl #28
     468:	0004022f 	andeq	r0, r4, pc, lsr #4
     46c:	01a90101 			; <UNDEFINED> instruction: 0x01a90101
     470:	00020000 	andeq	r0, r2, r0
     474:	000000f5 	strdeq	r0, [r0], -r5
     478:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     47c:	0101000d 	tsteq	r1, sp
     480:	00000101 	andeq	r0, r0, r1, lsl #2
     484:	00000100 	andeq	r0, r0, r0, lsl #2
     488:	616c7001 	cmnvs	ip, r1
     48c:	726f6674 	rsbvc	r6, pc, #116, 12	; 0x7400000
     490:	722f006d 	eorvc	r0, pc, #109	; 0x6d
     494:	2f746f6f 	svccs	0x00746f6f
     498:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
     49c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     4a0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     4a4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     4a8:	5f352d69 	svcpl	0x00352d69
     4ac:	30322d34 	eorscc	r2, r2, r4, lsr sp
     4b0:	33713631 	cmncc	r1, #51380224	; 0x3100000
     4b4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     4b8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     4bc:	61652d65 	cmnvs	r5, r5, ror #26
     4c0:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     4c4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     4c8:	6d2f6564 	cfstr32vs	mvfx6, [pc, #-400]!	; 340 <__Stack_Size+0x140>
     4cc:	69686361 	stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^
     4d0:	2f00656e 	svccs	0x0000656e
     4d4:	746f6f72 	strbtvc	r6, [pc], #-3954	; 4dc <__Stack_Size+0x2dc>
     4d8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     4dc:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
     4e0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     4e4:	61652d65 	cmnvs	r5, r5, ror #26
     4e8:	352d6962 	strcc	r6, [sp, #-2402]!	; 0xfffff69e
     4ec:	322d345f 	eorcc	r3, sp, #1593835520	; 0x5f000000
     4f0:	71363130 	teqvc	r6, r0, lsr r1
     4f4:	72612f33 	rsbvc	r2, r1, #51, 30	; 0xcc
     4f8:	6f6e2d6d 	svcvs	0x006e2d6d
     4fc:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     500:	2f696261 	svccs	0x00696261
     504:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     508:	2f656475 	svccs	0x00656475
     50c:	00737973 	rsbseq	r7, r3, r3, ror r9
     510:	6f632f2e 	svcvs	0x00632f2e
     514:	00006572 	andeq	r6, r0, r2, ror r5
     518:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     51c:	735f6d65 	cmpvc	pc, #6464	; 0x1940
     520:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     524:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     528:	0100632e 	tsteq	r0, lr, lsr #6
     52c:	645f0000 	ldrbvs	r0, [pc], #-0	; 534 <__Stack_Size+0x334>
     530:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
     534:	745f746c 	ldrbvc	r7, [pc], #-1132	; 53c <__Stack_Size+0x33c>
     538:	73657079 	cmnvc	r5, #121	; 0x79
     53c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     540:	735f0000 	cmpvc	pc, #0
     544:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
     548:	00682e74 	rsbeq	r2, r8, r4, ror lr
     54c:	63000003 	movwvs	r0, #3
     550:	5f65726f 	svcpl	0x0065726f
     554:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     558:	00040068 	andeq	r0, r4, r8, rrx
     55c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     560:	31663233 	cmncc	r6, r3, lsr r2
     564:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
     568:	00000100 	andeq	r0, r0, r0, lsl #2
     56c:	02050000 	andeq	r0, r5, #0
     570:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     574:	0101d403 	tsteq	r1, r3, lsl #8
     578:	856c6a31 	strbhi	r6, [ip, #-2609]!	; 0xfffff5cf
     57c:	66130369 	ldrvs	r0, [r3], -r9, ror #6
     580:	334a0b03 	movtcc	r0, #43779	; 0xab03
     584:	0008024c 	andeq	r0, r8, ip, asr #4
     588:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     58c:	00000002 	andeq	r0, r0, r2
     590:	02b20300 	adcseq	r0, r2, #0, 6
     594:	0b033d01 	bleq	cf9a0 <__Stack_Size+0xcf7a0>
     598:	3d775a66 	vldmdbcc	r7!, {s11-s112}
     59c:	59243d22 	stmdbpl	r4!, {r1, r5, r8, sl, fp, ip, sp}
     5a0:	033f4c5b 	teqeq	pc, #23296	; 0x5b00
     5a4:	4f03663b 	svcmi	0x0003663b
     5a8:	2f036820 	svccs	0x00036820
     5ac:	20550366 	subscs	r0, r5, r6, ror #6
     5b0:	23662b03 	cmncs	r6, #3072	; 0xc00
     5b4:	7592253d 	ldrvc	r2, [r2, #1341]	; 0x53d
     5b8:	01000f02 	tsteq	r0, r2, lsl #30
     5bc:	02050001 	andeq	r0, r5, #1
     5c0:	08000464 	stmdaeq	r0, {r2, r5, r6, sl}
     5c4:	0103a303 	tsteq	r3, r3, lsl #6
     5c8:	332e0c03 			; <UNDEFINED> instruction: 0x332e0c03
     5cc:	01000202 	tsteq	r0, r2, lsl #4
     5d0:	02050001 	andeq	r0, r5, #1
     5d4:	08000470 	stmdaeq	r0, {r4, r5, r6, sl}
     5d8:	0107db03 	tsteq	r7, r3, lsl #22
     5dc:	02004e3d 	andeq	r4, r0, #976	; 0x3d0
     5e0:	006b0204 	rsbeq	r0, fp, r4, lsl #4
     5e4:	59020402 	stmdbpl	r2, {r1, sl}
     5e8:	02040200 	andeq	r0, r4, #0, 4
     5ec:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
     5f0:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     5f4:	3140684c 	cmpcc	r0, ip, asr #16
     5f8:	6a67693f 	bvs	19daafc <__Stack_Size+0x19da8fc>
     5fc:	1a034d4d 	bne	d3b38 <__Stack_Size+0xd3938>
     600:	696a6866 	stmdbvs	sl!, {r1, r2, r5, r6, fp, sp, lr}^
     604:	01040200 	mrseq	r0, R12_usr
     608:	6b062006 	blvs	188628 <__Stack_Size+0x188428>
     60c:	02006967 	andeq	r6, r0, #1687552	; 0x19c000
     610:	20060104 	andcs	r0, r6, r4, lsl #2
     614:	0a026e06 	beq	9be34 <__Stack_Size+0x9bc34>
     618:	23010100 	movwcs	r0, #4352	; 0x1100
     61c:	02000003 	andeq	r0, r0, #3
     620:	00013300 	andeq	r3, r1, r0, lsl #6
     624:	fb010200 	blx	40e2e <__Stack_Size+0x40c2e>
     628:	01000d0e 	tsteq	r0, lr, lsl #26
     62c:	00010101 	andeq	r0, r1, r1, lsl #2
     630:	00010000 	andeq	r0, r1, r0
     634:	74730100 	ldrbtvc	r0, [r3], #-256	; 0xffffff00
     638:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     63c:	5f783031 	svcpl	0x00783031
     640:	696c7766 	stmdbvs	ip!, {r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     644:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     648:	722f0063 	eorvc	r0, pc, #99	; 0x63
     64c:	2f746f6f 	svccs	0x00746f6f
     650:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
     654:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     658:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     65c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     660:	5f352d69 	svcpl	0x00352d69
     664:	30322d34 	eorscc	r2, r2, r4, lsr sp
     668:	33713631 	cmncc	r1, #51380224	; 0x3100000
     66c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     670:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     674:	61652d65 	cmnvs	r5, r5, ror #26
     678:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     67c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     680:	6d2f6564 	cfstr32vs	mvfx6, [pc, #-400]!	; 4f8 <__Stack_Size+0x2f8>
     684:	69686361 	stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^
     688:	2f00656e 	svccs	0x0000656e
     68c:	746f6f72 	strbtvc	r6, [pc], #-3954	; 694 <__Stack_Size+0x494>
     690:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     694:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
     698:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     69c:	61652d65 	cmnvs	r5, r5, ror #26
     6a0:	352d6962 	strcc	r6, [sp, #-2402]!	; 0xfffff69e
     6a4:	322d345f 	eorcc	r3, sp, #1593835520	; 0x5f000000
     6a8:	71363130 	teqvc	r6, r0, lsr r1
     6ac:	72612f33 	rsbvc	r2, r1, #51, 30	; 0xcc
     6b0:	6f6e2d6d 	svcvs	0x006e2d6d
     6b4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     6b8:	2f696261 	svccs	0x00696261
     6bc:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     6c0:	2f656475 	svccs	0x00656475
     6c4:	00737973 	rsbseq	r7, r3, r3, ror r9
     6c8:	6c702f2e 	ldclvs	15, cr2, [r0], #-184	; 0xffffff48
     6cc:	6f667461 	svcvs	0x00667461
     6d0:	2e006d72 	mcrcs	13, 0, r6, cr0, cr2, {3}
     6d4:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
     6d8:	31663233 	cmncc	r6, r3, lsr r2
     6dc:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     6e0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
     6e4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     6e8:	632f2e00 			; <UNDEFINED> instruction: 0x632f2e00
     6ec:	0065726f 	rsbeq	r7, r5, pc, ror #4
     6f0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     6f4:	31663233 	cmncc	r6, r3, lsr r2
     6f8:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     6fc:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     700:	00010063 	andeq	r0, r1, r3, rrx
     704:	65645f00 	strbvs	r5, [r4, #-3840]!	; 0xfffff100
     708:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
     70c:	79745f74 	ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     710:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
     714:	00020068 	andeq	r0, r2, r8, rrx
     718:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
     71c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
     720:	0300682e 	movweq	r6, #2094	; 0x82e
     724:	74730000 	ldrbtvc	r0, [r3], #-0
     728:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     72c:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
     730:	00040068 	andeq	r0, r4, r8, rrx
     734:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     738:	31663233 	cmncc	r6, r3, lsr r2
     73c:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     740:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     744:	00050068 	andeq	r0, r5, r8, rrx
     748:	726f6300 	rsbvc	r6, pc, #0, 6
     74c:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     750:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     754:	00000006 	andeq	r0, r0, r6
     758:	00020500 	andeq	r0, r2, r0, lsl #10
     75c:	03000000 	movweq	r0, #0
     760:	4e0100ec 	cdpmi	0, 0, cr0, cr1, cr12, {7}
     764:	23034b4c 	movwcs	r4, #15180	; 0x3b4c
     768:	205f034a 	subscs	r0, pc, sl, asr #6
     76c:	1e034b4c 	vmlsne.f64	d4, d3, d12
     770:	2064034a 	rsbcs	r0, r4, sl, asr #6
     774:	19034b4c 	stmdbne	r3, {r2, r3, r6, r8, r9, fp, lr}
     778:	2069034a 	rsbcs	r0, r9, sl, asr #6
     77c:	14034b4c 	strne	r4, [r3], #-2892	; 0xfffff4b4
     780:	206e034a 	rsbcs	r0, lr, sl, asr #6
     784:	0f034b4c 	svceq	0x00034b4c
     788:	2073034a 	rsbscs	r0, r3, sl, asr #6
     78c:	0a034b4c 	beq	d34c4 <__Stack_Size+0xd32c4>
     790:	207a034a 	rsbscs	r0, sl, sl, asr #6
     794:	025b594c 	subseq	r5, fp, #76, 18	; 0x130000
     798:	01010012 	tsteq	r1, r2, lsl r0
     79c:	00020500 	andeq	r0, r2, r0, lsl #10
     7a0:	03000000 	movweq	r0, #0
     7a4:	2f01019f 	svccs	0x0001019f
     7a8:	02024b4b 	andeq	r4, r2, #76800	; 0x12c00
     7ac:	00010100 	andeq	r0, r1, r0, lsl #2
     7b0:	05700205 	ldrbeq	r0, [r0, #-517]!	; 0xfffffdfb
     7b4:	ad030800 	stcge	8, cr0, [r3, #-0]
     7b8:	83590101 	cmphi	r9, #1073741824	; 0x40000000
     7bc:	6a6b5951 	bvs	1ad6d08 <__Stack_Size+0x1ad6b08>
     7c0:	5a3e3d5a 	bpl	f8fd30 <__Stack_Size+0xf8fb30>
     7c4:	593e4c67 	ldmdbpl	lr!, {r0, r1, r2, r5, r6, sl, fp, lr}
     7c8:	6b4c765a 	blvs	131e138 <__Stack_Size+0x131df38>
     7cc:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
     7d0:	58690302 	stmdapl	r9!, {r1, r8, r9}^
     7d4:	01040200 	mrseq	r0, R12_usr
     7d8:	03063c06 	movweq	r3, #27654	; 0x6c06
     7dc:	4c403c1c 	mcrrmi	12, 1, r3, r0, cr12
     7e0:	67683e3d 			; <UNDEFINED> instruction: 0x67683e3d
     7e4:	5a593e4c 	bpl	165011c <__Stack_Size+0x164ff1c>
     7e8:	4c694c76 	stclmi	12, cr4, [r9], #-472	; 0xfffffe28
     7ec:	02040200 	andeq	r0, r4, #0, 4
     7f0:	00666b03 	rsbeq	r6, r6, r3, lsl #22
     7f4:	06010402 	streq	r0, [r1], -r2, lsl #8
     7f8:	1903063c 	stmdbne	r3, {r2, r3, r4, r5, r9, sl}
     7fc:	05023e3c 	streq	r3, [r2, #-3644]	; 0xfffff1c4
     800:	00010100 	andeq	r0, r1, r0, lsl #2
     804:	00000205 	andeq	r0, r0, r5, lsl #4
     808:	8a030000 	bhi	c0810 <__Stack_Size+0xc0610>
     80c:	4b4c0102 	blmi	1300c1c <__Stack_Size+0x1300a1c>
     810:	05023d3d 	streq	r3, [r2, #-3389]	; 0xfffff2c3
     814:	00010100 	andeq	r0, r1, r0, lsl #2
     818:	00000205 	andeq	r0, r0, r5, lsl #4
     81c:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
     820:	34670102 	strbtcc	r0, [r7], #-258	; 0xfffffefe
     824:	21304068 	teqcs	r0, r8, rrx
     828:	01000502 	tsteq	r0, r2, lsl #10
     82c:	02050001 	andeq	r0, r5, #1
     830:	00000000 	andeq	r0, r0, r0
     834:	0102b103 	tsteq	r2, r3, lsl #2
     838:	05023d4e 	streq	r3, [r2, #-3406]	; 0xfffff2b2
     83c:	00010100 	andeq	r0, r1, r0, lsl #2
     840:	00000205 	andeq	r0, r0, r5, lsl #4
     844:	c0030000 	andgt	r0, r3, r0
     848:	33670102 	cmncc	r7, #-2147483648	; 0x80000000
     84c:	21304068 	teqcs	r0, r8, rrx
     850:	01000502 	tsteq	r0, r2, lsl #10
     854:	02050001 	andeq	r0, r5, #1
     858:	00000000 	andeq	r0, r0, r0
     85c:	0102d703 	tsteq	r2, r3, lsl #14
     860:	05023d4e 	streq	r3, [r2, #-3406]	; 0xfffff2b2
     864:	00010100 	andeq	r0, r1, r0, lsl #2
     868:	00000205 	andeq	r0, r0, r5, lsl #4
     86c:	e6030000 	str	r0, [r3], -r0
     870:	3d6b0102 	stfcce	f0, [fp, #-8]!
     874:	01000502 	tsteq	r0, r2, lsl #10
     878:	02050001 	andeq	r0, r5, #1
     87c:	00000000 	andeq	r0, r0, r0
     880:	0102f603 	tsteq	r2, r3, lsl #12	; <UNPREDICTABLE>
     884:	05023d6b 	streq	r3, [r2, #-3435]	; 0xfffff295
     888:	00010100 	andeq	r0, r1, r0, lsl #2
     88c:	00000205 	andeq	r0, r0, r5, lsl #4
     890:	8a030000 	bhi	c0898 <__Stack_Size+0xc0698>
     894:	3e880103 	rmfcce	f0, f0, f3
     898:	023e1e42 	eorseq	r1, lr, #1056	; 0x420
     89c:	01010005 	tsteq	r1, r5
     8a0:	00020500 	andeq	r0, r2, r0, lsl #10
     8a4:	03000000 	movweq	r0, #0
     8a8:	6a0103a1 	bvs	41734 <__Stack_Size+0x41534>
     8ac:	0005023d 	andeq	r0, r5, sp, lsr r2
     8b0:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     8b4:	00000002 	andeq	r0, r0, r2
     8b8:	03b00300 	movseq	r0, #0, 6
     8bc:	4c426701 	mcrrmi	7, 0, r6, r2, cr1
     8c0:	3e3e3e3e 	mrccc	14, 1, r3, cr14, cr14, {1}
     8c4:	0005023d 	andeq	r0, r5, sp, lsr r2
     8c8:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     8cc:	00000002 	andeq	r0, r0, r2
     8d0:	03ce0300 	biceq	r0, lr, #0, 6
     8d4:	3e338301 	cdpcc	3, 3, cr8, cr3, cr1, {0}
     8d8:	3d4b5959 	stclcc	9, cr5, [fp, #-356]	; 0xfffffe9c
     8dc:	01000802 	tsteq	r0, r2, lsl #16
     8e0:	02050001 	andeq	r0, r5, #1
     8e4:	00000000 	andeq	r0, r0, r0
     8e8:	0103e303 	tsteq	r3, r3, lsl #6
     8ec:	08023d5c 	stmdaeq	r2, {r2, r3, r4, r6, r8, sl, fp, ip, sp}
     8f0:	00010100 	andeq	r0, r1, r0, lsl #2
     8f4:	00000205 	andeq	r0, r0, r5, lsl #4
     8f8:	a5030000 	strge	r0, [r3, #-0]
     8fc:	88670104 	stmdahi	r7!, {r2, r8}^
     900:	593f4e3e 	ldmdbpl	pc!, {r1, r2, r3, r4, r5, r9, sl, fp, lr}	; <UNPREDICTABLE>
     904:	764b683e 			; <UNDEFINED> instruction: 0x764b683e
     908:	5c59595a 	mrrcpl	9, 5, r5, r9, cr10
     90c:	933e4d9f 	teqls	lr, #10176	; 0x27c0
     910:	3e1e423e 	mrccc	2, 0, r4, cr14, cr14, {1}
     914:	01000702 	tsteq	r0, r2, lsl #14
     918:	02050001 	andeq	r0, r5, #1
     91c:	00000000 	andeq	r0, r0, r0
     920:	0104e103 	tsteq	r4, r3, lsl #2
     924:	08833383 	stmeq	r3, {r0, r1, r7, r8, r9, ip, sp}
     928:	02670821 	rsbeq	r0, r7, #2162688	; 0x210000
     92c:	01010007 	tsteq	r1, r7
     930:	00020500 	andeq	r0, r2, r0, lsl #10
     934:	03000000 	movweq	r0, #0
     938:	4e0104f6 	mcrmi	4, 0, r0, cr1, cr6, {7}
     93c:	0007023d 	andeq	r0, r7, sp, lsr r2
     940:	041e0101 	ldreq	r0, [lr], #-257	; 0xfffffeff
     944:	00020000 	andeq	r0, r2, r0
     948:	00000131 	andeq	r0, r0, r1, lsr r1
     94c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     950:	0101000d 	tsteq	r1, sp
     954:	00000101 	andeq	r0, r0, r1, lsl #2
     958:	00000100 	andeq	r0, r0, r0, lsl #2
     95c:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     960:	31663233 	cmncc	r6, r3, lsr r2
     964:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     968:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
     96c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     970:	6f722f00 	svcvs	0x00722f00
     974:	672f746f 	strvs	r7, [pc, -pc, ror #8]!
     978:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
     97c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     980:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     984:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     988:	345f352d 	ldrbcc	r3, [pc], #-1325	; 990 <__Stack_Size+0x790>
     98c:	3130322d 	teqcc	r0, sp, lsr #4
     990:	2f337136 	svccs	0x00337136
     994:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     998:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     99c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     9a0:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     9a4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     9a8:	616d2f65 	cmnvs	sp, r5, ror #30
     9ac:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
     9b0:	722f0065 	eorvc	r0, pc, #101	; 0x65
     9b4:	2f746f6f 	svccs	0x00746f6f
     9b8:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
     9bc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     9c0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     9c4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     9c8:	5f352d69 	svcpl	0x00352d69
     9cc:	30322d34 	eorscc	r2, r2, r4, lsr sp
     9d0:	33713631 	cmncc	r1, #51380224	; 0x3100000
     9d4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     9d8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     9dc:	61652d65 	cmnvs	r5, r5, ror #26
     9e0:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     9e4:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     9e8:	732f6564 			; <UNDEFINED> instruction: 0x732f6564
     9ec:	2e007379 	mcrcs	3, 0, r7, cr0, cr9, {3}
     9f0:	616c702f 	cmnvs	ip, pc, lsr #32
     9f4:	726f6674 	rsbvc	r6, pc, #116, 12	; 0x7400000
     9f8:	2f2e006d 	svccs	0x002e006d
     9fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a00:	30316632 	eorscc	r6, r1, r2, lsr r6
     a04:	77665f78 			; <UNDEFINED> instruction: 0x77665f78
     a08:	2f62696c 	svccs	0x0062696c
     a0c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     a10:	6f632f2e 	svcvs	0x00632f2e
     a14:	00006572 	andeq	r6, r0, r2, ror r5
     a18:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a1c:	30316632 	eorscc	r6, r1, r2, lsr r6
     a20:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     a24:	00632e63 	rsbeq	r2, r3, r3, ror #28
     a28:	5f000001 	svcpl	0x00000001
     a2c:	61666564 	cmnvs	r6, r4, ror #10
     a30:	5f746c75 	svcpl	0x00746c75
     a34:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     a38:	00682e73 	rsbeq	r2, r8, r3, ror lr
     a3c:	5f000002 	svcpl	0x00000002
     a40:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     a44:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     a48:	00000300 	andeq	r0, r0, r0, lsl #6
     a4c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a50:	30316632 	eorscc	r6, r1, r2, lsr r6
     a54:	00682e78 	rsbeq	r2, r8, r8, ror lr
     a58:	73000004 	movwvc	r0, #4
     a5c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a60:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a64:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
     a68:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
     a6c:	6f630000 	svcvs	0x00630000
     a70:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
     a74:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
     a78:	00000600 	andeq	r0, r0, r0, lsl #12
     a7c:	02050000 	andeq	r0, r5, #0
     a80:	00000000 	andeq	r0, r0, r0
     a84:	0101d903 	tsteq	r1, r3, lsl #18
     a88:	856c6a30 	strbhi	r6, [ip, #-2608]!	; 0xfffff5d0
     a8c:	66130369 	ldrvs	r0, [r3], -r9, ror #6
     a90:	0008024d 	andeq	r0, r8, sp, asr #4
     a94:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     a98:	00000002 	andeq	r0, r0, r2
     a9c:	028e0300 	addeq	r0, lr, #0, 6
     aa0:	68684f01 	stmdavs	r8!, {r0, r8, r9, sl, fp, lr}^
     aa4:	03740d03 	cmneq	r4, #3, 26	; 0xc0
     aa8:	24672077 	strbtcs	r2, [r7], #-119	; 0xffffff89
     aac:	08022567 	stmdaeq	r2, {r0, r1, r2, r5, r6, r8, sl, sp}
     ab0:	00010100 	andeq	r0, r1, r0, lsl #2
     ab4:	00000205 	andeq	r0, r0, r5, lsl #4
     ab8:	b0030000 	andlt	r0, r3, r0
     abc:	2f3d0102 	svccs	0x003d0102
     ac0:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     ac4:	02003302 	andeq	r3, r0, #134217728	; 0x8000000
     ac8:	00590204 	subseq	r0, r9, r4, lsl #4
     acc:	3d020402 	cfstrscc	mvf0, [r2, #-8]
     ad0:	01040200 	mrseq	r0, R12_usr
     ad4:	3e064a06 	vmlacc.f32	s8, s12, s12
     ad8:	21304068 	teqcs	r0, r8, rrx
     adc:	01000402 	tsteq	r0, r2, lsl #8
     ae0:	02050001 	andeq	r0, r5, #1
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	0102ce03 	tsteq	r2, r3, lsl #28
     aec:	4c3e3159 	ldfmis	f3, [lr], #-356	; 0xfffffe9c
     af0:	08023d5a 	stmdaeq	r2, {r1, r3, r4, r6, r8, sl, fp, ip, sp}
     af4:	00010100 	andeq	r0, r1, r0, lsl #2
     af8:	00000205 	andeq	r0, r0, r5, lsl #4
     afc:	e2030000 	and	r0, r3, #0
     b00:	3d5b0102 	ldfcce	f0, [fp, #-8]
     b04:	01000802 	tsteq	r0, r2, lsl #16
     b08:	02050001 	andeq	r0, r5, #1
     b0c:	00000000 	andeq	r0, r0, r0
     b10:	0102fa03 	tsteq	r2, r3, lsl #20	; <UNPREDICTABLE>
     b14:	4c3e3459 	cfldrsmi	mvf3, [lr], #-356	; 0xfffffe9c
     b18:	07023d68 	streq	r3, [r2, -r8, ror #26]
     b1c:	00010100 	andeq	r0, r1, r0, lsl #2
     b20:	00000205 	andeq	r0, r0, r5, lsl #4
     b24:	91030000 	mrsls	r0, (UNDEF: 3)
     b28:	3d5c0103 	ldfcce	f0, [ip, #-12]
     b2c:	01000802 	tsteq	r0, r2, lsl #16
     b30:	02050001 	andeq	r0, r5, #1
     b34:	00000000 	andeq	r0, r0, r0
     b38:	0104b403 	tsteq	r4, r3, lsl #8
     b3c:	4c3e314b 	ldfmis	f3, [lr], #-300	; 0xfffffed4
     b40:	08023d4c 	stmdaeq	r2, {r2, r3, r6, r8, sl, fp, ip, sp}
     b44:	00010100 	andeq	r0, r1, r0, lsl #2
     b48:	00000205 	andeq	r0, r0, r5, lsl #4
     b4c:	cb030000 	blgt	c0b54 <__Stack_Size+0xc0954>
     b50:	672f0104 	strvs	r0, [pc, -r4, lsl #2]!
     b54:	01000602 	tsteq	r0, r2, lsl #12
     b58:	02050001 	andeq	r0, r5, #1
     b5c:	00000000 	andeq	r0, r0, r0
     b60:	0104e003 	tsteq	r4, r3
     b64:	4c3e314b 	ldfmis	f3, [lr], #-300	; 0xfffffed4
     b68:	08023d4c 	stmdaeq	r2, {r2, r3, r6, r8, sl, fp, ip, sp}
     b6c:	00010100 	andeq	r0, r1, r0, lsl #2
     b70:	00000205 	andeq	r0, r0, r5, lsl #4
     b74:	fa030000 	blx	c0b7c <__Stack_Size+0xc097c>
     b78:	314b0104 	cmpcc	fp, r4, lsl #2
     b7c:	3d4c4c3e 	stclcc	12, cr4, [ip, #-248]	; 0xffffff08
     b80:	01000802 	tsteq	r0, r2, lsl #16
     b84:	02050001 	andeq	r0, r5, #1
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	01059403 	tsteq	r5, r3, lsl #8
     b90:	4c3e314b 	ldfmis	f3, [lr], #-300	; 0xfffffed4
     b94:	07023d5a 	smlsdeq	r2, sl, sp, r3
     b98:	00010100 	andeq	r0, r1, r0, lsl #2
     b9c:	00000205 	andeq	r0, r0, r5, lsl #4
     ba0:	bc030000 	stclt	0, cr0, [r3], {-0}
     ba4:	3f860105 	svccc	0x00860105
     ba8:	02a01e89 	adceq	r1, r0, #2192	; 0x890
     bac:	01010008 	tsteq	r1, r8
     bb0:	00020500 	andeq	r0, r2, r0, lsl #10
     bb4:	03000000 	movweq	r0, #0
     bb8:	4e0105d8 	mcrmi	5, 0, r0, cr1, cr8, {6}
     bbc:	0007023d 	andeq	r0, r7, sp, lsr r2
     bc0:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     bc4:	00000002 	andeq	r0, r0, r2
     bc8:	05fe0300 	ldrbeq	r0, [lr, #768]!	; 0x300
     bcc:	3e314b01 	vaddcc.f64	d4, d1, d1
     bd0:	023d4c4c 	eorseq	r4, sp, #76, 24	; 0x4c00
     bd4:	01010008 	tsteq	r1, r8
     bd8:	00020500 	andeq	r0, r2, r0, lsl #10
     bdc:	03000000 	movweq	r0, #0
     be0:	5d0106bd 	stcpl	6, cr0, [r1, #-756]	; 0xfffffd0c
     be4:	0d033e3e 	stceq	14, cr3, [r3, #-248]	; 0xffffff08
     be8:	20770358 	rsbscs	r0, r7, r8, asr r3
     bec:	253d243d 	ldrcs	r2, [sp, #-1085]!	; 0xfffffbc3
     bf0:	01000702 	tsteq	r0, r2, lsl #14
     bf4:	02050001 	andeq	r0, r5, #1
     bf8:	00000000 	andeq	r0, r0, r0
     bfc:	0106de03 	tsteq	r6, r3, lsl #28
     c00:	08023d5b 	stmdaeq	r2, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp}
     c04:	00010100 	andeq	r0, r1, r0, lsl #2
     c08:	00000205 	andeq	r0, r0, r5, lsl #4
     c0c:	ef030000 	svc	0x00030000
     c10:	674e0106 	strbvs	r0, [lr, -r6, lsl #2]
     c14:	01000802 	tsteq	r0, r2, lsl #16
     c18:	02050001 	andeq	r0, r5, #1
     c1c:	00000000 	andeq	r0, r0, r0
     c20:	0106fd03 	tsteq	r6, r3, lsl #26	; <UNPREDICTABLE>
     c24:	08023d5b 	stmdaeq	r2, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp}
     c28:	00010100 	andeq	r0, r1, r0, lsl #2
     c2c:	06e80205 	strbteq	r0, [r8], r5, lsl #4
     c30:	8c030800 	stchi	8, cr0, [r3], {-0}
     c34:	034b0107 	movteq	r0, #45319	; 0xb107
     c38:	775a820b 	ldrbvc	r8, [sl, -fp, lsl #4]
     c3c:	243d223d 	ldrtcs	r2, [sp], #-573	; 0xfffffdc3
     c40:	3e4c5b59 	vmovcc.8	d12[2], r5
     c44:	03663903 	cmneq	r6, #49152	; 0xc000
     c48:	03682051 	cmneq	r8, #81	; 0x51
     c4c:	5703662d 	strpl	r6, [r3, -sp, lsr #12]
     c50:	66290320 	strtvs	r0, [r9], -r0, lsr #6
     c54:	59253d23 	stmdbpl	r5!, {r0, r1, r5, r8, sl, fp, ip, sp}
     c58:	5968683d 	stmdbpl	r8!, {r0, r2, r3, r4, r5, fp, sp, lr}^
     c5c:	5968683d 	stmdbpl	r8!, {r0, r2, r3, r4, r5, fp, sp, lr}^
     c60:	5968683d 	stmdbpl	r8!, {r0, r2, r3, r4, r5, fp, sp, lr}^
     c64:	0275683d 	rsbseq	r6, r5, #3997696	; 0x3d0000
     c68:	0101000f 	tsteq	r1, pc
     c6c:	00020500 	andeq	r0, r2, r0, lsl #10
     c70:	03000000 	movweq	r0, #0
     c74:	6b0108a8 	blvs	42f1c <__Stack_Size+0x42d1c>
     c78:	761e6c3e 			; <UNDEFINED> instruction: 0x761e6c3e
     c7c:	01000702 	tsteq	r0, r2, lsl #14
     c80:	02050001 	andeq	r0, r5, #1
     c84:	08000848 	stmdaeq	r0, {r3, r6, fp}
     c88:	0108c703 	tsteq	r8, r3, lsl #14
     c8c:	1e6c3e6a 	cdpne	14, 6, cr3, cr12, cr10, {3}
     c90:	00070276 	andeq	r0, r7, r6, ror r2
     c94:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     c98:	00000002 	andeq	r0, r0, r2
     c9c:	08e60300 	stmiaeq	r6!, {r8, r9}^
     ca0:	6c3e6a01 	ldcvs	10, cr6, [lr], #-4
     ca4:	0702761e 	smladeq	r2, lr, r6, r7
     ca8:	00010100 	andeq	r0, r1, r0, lsl #2
     cac:	00000205 	andeq	r0, r0, r5, lsl #4
     cb0:	a1030000 	mrsge	r0, (UNDEF: 3)
     cb4:	3e6a0109 	powcce	f0, f2, #1.0
     cb8:	02761e6c 	rsbseq	r1, r6, #108, 28	; 0x6c0
     cbc:	01010007 	tsteq	r1, r7
     cc0:	00020500 	andeq	r0, r2, r0, lsl #10
     cc4:	03000000 	movweq	r0, #0
     cc8:	6a0109c0 	bvs	433d0 <__Stack_Size+0x431d0>
     ccc:	761e6c3e 			; <UNDEFINED> instruction: 0x761e6c3e
     cd0:	01000702 	tsteq	r0, r2, lsl #14
     cd4:	02050001 	andeq	r0, r5, #1
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	0109d503 	tsteq	r9, r3, lsl #10
     ce0:	08023d5b 	stmdaeq	r2, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp}
     ce4:	00010100 	andeq	r0, r1, r0, lsl #2
     ce8:	00000205 	andeq	r0, r0, r5, lsl #4
     cec:	e2030000 	and	r0, r3, #0
     cf0:	3d5b0109 	ldfcce	f0, [fp, #-36]	; 0xffffffdc
     cf4:	01000802 	tsteq	r0, r2, lsl #16
     cf8:	02050001 	andeq	r0, r5, #1
     cfc:	00000000 	andeq	r0, r0, r0
     d00:	010a8203 	tsteq	sl, r3, lsl #4
     d04:	08023d5d 	stmdaeq	r2, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp}
     d08:	00010100 	andeq	r0, r1, r0, lsl #2
     d0c:	00000205 	andeq	r0, r0, r5, lsl #4
     d10:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
     d14:	2f59010a 	svccs	0x0059010a
     d18:	3e4b332f 	cdpcc	3, 4, cr3, cr11, cr15, {1}
     d1c:	404e3e4c 	submi	r3, lr, ip, asr #28
     d20:	3240844b 	subcc	r8, r0, #1258291200	; 0x4b000000
     d24:	00080221 	andeq	r0, r8, r1, lsr #4
     d28:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     d2c:	00000002 	andeq	r0, r0, r2
     d30:	0adb0300 	beq	ff6c1938 <BootRAM+0xd8b20d9>
     d34:	02673001 	rsbeq	r3, r7, #1
     d38:	01010006 	tsteq	r1, r6
     d3c:	00020500 	andeq	r0, r2, r0, lsl #10
     d40:	03000000 	movweq	r0, #0
     d44:	59010afa 	stmdbpl	r1, {r1, r3, r4, r5, r6, r7, r9, fp}
     d48:	32406833 	subcc	r6, r0, #3342336	; 0x330000
     d4c:	00070221 	andeq	r0, r7, r1, lsr #4
     d50:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     d54:	00000002 	andeq	r0, r0, r2
     d58:	0ba80300 	bleq	fea01960 <BootRAM+0xcbf2101>
     d5c:	023d5e01 	eorseq	r5, sp, #1, 28
     d60:	01010008 	tsteq	r1, r8
     d64:	00000196 	muleq	r0, r6, r1
     d68:	011f0002 	tsteq	pc, r2
     d6c:	01020000 	mrseq	r0, (UNDEF: 2)
     d70:	000d0efb 	strdeq	r0, [sp], -fp
     d74:	01010101 	tsteq	r1, r1, lsl #2
     d78:	01000000 	mrseq	r0, (UNDEF: 0)
     d7c:	73010000 	movwvc	r0, #4096	; 0x1000
     d80:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     d84:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d88:	6c77665f 	ldclvs	6, cr6, [r7], #-380	; 0xfffffe84
     d8c:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
     d90:	2f006372 	svccs	0x00006372
     d94:	746f6f72 	strbtvc	r6, [pc], #-3954	; d9c <__Stack_Size+0xb9c>
     d98:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     d9c:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
     da0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     da4:	61652d65 	cmnvs	r5, r5, ror #26
     da8:	352d6962 	strcc	r6, [sp, #-2402]!	; 0xfffff69e
     dac:	322d345f 	eorcc	r3, sp, #1593835520	; 0x5f000000
     db0:	71363130 	teqvc	r6, r0, lsr r1
     db4:	72612f33 	rsbvc	r2, r1, #51, 30	; 0xcc
     db8:	6f6e2d6d 	svcvs	0x006e2d6d
     dbc:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     dc0:	2f696261 	svccs	0x00696261
     dc4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     dc8:	2f656475 	svccs	0x00656475
     dcc:	6863616d 	stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^
     dd0:	00656e69 	rsbeq	r6, r5, r9, ror #28
     dd4:	6f6f722f 	svcvs	0x006f722f
     dd8:	63672f74 	cmnvs	r7, #116, 30	; 0x1d0
     ddc:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
     de0:	6f6e2d6d 	svcvs	0x006e2d6d
     de4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     de8:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
     dec:	2d345f35 	ldccs	15, cr5, [r4, #-212]!	; 0xffffff2c
     df0:	36313032 			; <UNDEFINED> instruction: 0x36313032
     df4:	612f3371 			; <UNDEFINED> instruction: 0x612f3371
     df8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     dfc:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     e00:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     e04:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     e08:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     e0c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
     e10:	632f2e00 			; <UNDEFINED> instruction: 0x632f2e00
     e14:	0065726f 	rsbeq	r7, r5, pc, ror #4
     e18:	6c702f2e 	ldclvs	15, cr2, [r0], #-184	; 0xffffff48
     e1c:	6f667461 	svcvs	0x00667461
     e20:	2e006d72 	mcrcs	13, 0, r6, cr0, cr2, {3}
     e24:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
     e28:	31663233 	cmncc	r6, r3, lsr r2
     e2c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     e30:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
     e34:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     e38:	696d0000 	stmdbvs	sp!, {}^	; <UNPREDICTABLE>
     e3c:	632e6373 			; <UNDEFINED> instruction: 0x632e6373
     e40:	00000100 	andeq	r0, r0, r0, lsl #2
     e44:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
     e48:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
     e4c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     e50:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
     e54:	00000200 	andeq	r0, r0, r0, lsl #4
     e58:	6474735f 	ldrbtvs	r7, [r4], #-863	; 0xfffffca1
     e5c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
     e60:	00030068 	andeq	r0, r3, r8, rrx
     e64:	726f6300 	rsbvc	r6, pc, #0, 6
     e68:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     e6c:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     e70:	73000004 	movwvc	r0, #4
     e74:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     e78:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     e7c:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
     e80:	696d0000 	stmdbvs	sp!, {}^	; <UNPREDICTABLE>
     e84:	682e6373 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}
     e88:	00000600 	andeq	r0, r0, r0, lsl #12
     e8c:	02050000 	andeq	r0, r5, #0
     e90:	08000884 	stmdaeq	r0, {r2, r7, fp}
     e94:	0100e003 	tsteq	r0, r3
     e98:	0702754f 	streq	r7, [r2, -pc, asr #10]
     e9c:	00010100 	andeq	r0, r1, r0, lsl #2
     ea0:	08a80205 	stmiaeq	r8!, {r0, r2, r9}
     ea4:	f0030800 			; <UNDEFINED> instruction: 0xf0030800
     ea8:	6d4b0100 	stfvse	f0, [fp, #-0]
     eac:	5a4b754d 	bpl	12de3e8 <__Stack_Size+0x12de1e8>
     eb0:	933e8375 	teqls	lr, #-738197503	; 0xd4000001
     eb4:	09037367 	stmdbeq	r3, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
     eb8:	65671d2e 	strbvs	r1, [r7, #-3374]!	; 0xfffff2d2
     ebc:	0009024d 	andeq	r0, r9, sp, asr #4
     ec0:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
     ec4:	00000002 	andeq	r0, r0, r2
     ec8:	019c0300 	orrseq	r0, ip, r0, lsl #6
     ecc:	02915d01 	addseq	r5, r1, #1, 26	; 0x40
     ed0:	01010008 	tsteq	r1, r8
     ed4:	00020500 	andeq	r0, r2, r0, lsl #10
     ed8:	03000000 	movweq	r0, #0
     edc:	870101af 	strhi	r0, [r1, -pc, lsr #3]
     ee0:	761e6c3e 			; <UNDEFINED> instruction: 0x761e6c3e
     ee4:	01000702 	tsteq	r0, r2, lsl #14
     ee8:	02050001 	andeq	r0, r5, #1
     eec:	00000000 	andeq	r0, r0, r0
     ef0:	0101c703 	tsteq	r1, r3, lsl #14
     ef4:	1e6c3e4d 	cdpne	14, 6, cr3, cr12, cr13, {2}
     ef8:	00080268 	andeq	r0, r8, r8, ror #4
     efc:	04050101 	streq	r0, [r5], #-257	; 0xfffffeff
     f00:	00020000 	andeq	r0, r2, r0
     f04:	00000148 	andeq	r0, r0, r8, asr #2
     f08:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     f0c:	0101000d 	tsteq	r1, sp
     f10:	00000101 	andeq	r0, r0, r1, lsl #2
     f14:	00000100 	andeq	r0, r0, r0, lsl #2
     f18:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     f1c:	31663233 	cmncc	r6, r3, lsr r2
     f20:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     f24:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
     f28:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     f2c:	6f722f00 	svcvs	0x00722f00
     f30:	672f746f 	strvs	r7, [pc, -pc, ror #8]!
     f34:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
     f38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     f3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     f40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     f44:	345f352d 	ldrbcc	r3, [pc], #-1325	; f4c <__Stack_Size+0xd4c>
     f48:	3130322d 	teqcc	r0, sp, lsr #4
     f4c:	2f337136 	svccs	0x00337136
     f50:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     f54:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     f58:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     f5c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     f60:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     f64:	616d2f65 	cmnvs	sp, r5, ror #30
     f68:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
     f6c:	722f0065 	eorvc	r0, pc, #101	; 0x65
     f70:	2f746f6f 	svccs	0x00746f6f
     f74:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
     f78:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     f7c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     f80:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     f84:	5f352d69 	svcpl	0x00352d69
     f88:	30322d34 	eorscc	r2, r2, r4, lsr sp
     f8c:	33713631 	cmncc	r1, #51380224	; 0x3100000
     f90:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     f94:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     f98:	61652d65 	cmnvs	r5, r5, ror #26
     f9c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     fa0:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     fa4:	732f6564 			; <UNDEFINED> instruction: 0x732f6564
     fa8:	2e007379 	mcrcs	3, 0, r7, cr0, cr9, {3}
     fac:	616c702f 	cmnvs	ip, pc, lsr #32
     fb0:	726f6674 	rsbvc	r6, pc, #116, 12	; 0x7400000
     fb4:	2f2e006d 	svccs	0x002e006d
     fb8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     fbc:	30316632 	eorscc	r6, r1, r2, lsr r6
     fc0:	77665f78 			; <UNDEFINED> instruction: 0x77665f78
     fc4:	2f62696c 	svccs	0x0062696c
     fc8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     fcc:	6f632f2e 	svcvs	0x00632f2e
     fd0:	00006572 	andeq	r6, r0, r2, ror r5
     fd4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     fd8:	30316632 	eorscc	r6, r1, r2, lsr r6
     fdc:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
     fe0:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     fe4:	00010063 	andeq	r0, r1, r3, rrx
     fe8:	65645f00 	strbvs	r5, [r4, #-3840]!	; 0xfffff100
     fec:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
     ff0:	79745f74 	ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ff4:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
     ff8:	00020068 	andeq	r0, r2, r8, rrx
     ffc:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
    1000:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    1004:	0300682e 	movweq	r6, #2094	; 0x82e
    1008:	74730000 	ldrbtvc	r0, [r3], #-0
    100c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1010:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
    1014:	00040068 	andeq	r0, r4, r8, rrx
    1018:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    101c:	31663233 	cmncc	r6, r3, lsr r2
    1020:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1024:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1028:	00000500 	andeq	r0, r0, r0, lsl #10
    102c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1030:	30316632 	eorscc	r6, r1, r2, lsr r6
    1034:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    1038:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    103c:	00050068 	andeq	r0, r5, r8, rrx
    1040:	726f6300 	rsbvc	r6, pc, #0, 6
    1044:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
    1048:	00682e33 	rsbeq	r2, r8, r3, lsr lr
    104c:	00000006 	andeq	r0, r0, r6
    1050:	00020500 	andeq	r0, r2, r0, lsl #10
    1054:	03000000 	movweq	r0, #0
    1058:	4e010182 	adfmid	f0, f1, f2
    105c:	1903594c 	stmdbne	r3, {r2, r3, r6, r8, fp, ip, lr}
    1060:	20690358 	rsbcs	r0, r9, r8, asr r3
    1064:	1403594c 	strne	r5, [r3], #-2380	; 0xfffff6b4
    1068:	206e0358 	rsbcs	r0, lr, r8, asr r3
    106c:	0f03594c 	svceq	0x0003594c
    1070:	20730358 	rsbscs	r0, r3, r8, asr r3
    1074:	0a03594c 	beq	d75ac <__Stack_Size+0xd73ac>
    1078:	207a0358 	rsbscs	r0, sl, r8, asr r3
    107c:	025b594c 	subseq	r5, fp, #76, 18	; 0x130000
    1080:	0101000e 	tsteq	r1, lr
    1084:	6c020500 	cfstr32vs	mvfx0, [r2], {-0}
    1088:	03080009 	movweq	r0, #32777	; 0x8009
    108c:	590101b0 	stmdbpl	r1, {r4, r5, r7, r8}
    1090:	032f2f4b 			; <UNDEFINED> instruction: 0x032f2f4b
    1094:	4c312e10 	ldcmi	14, cr2, [r1], #-64	; 0xffffffc0
    1098:	4c4d695b 	mcrrmi	9, 5, r6, sp, cr11
    109c:	692d675d 	pushvs	{r0, r2, r3, r4, r6, r8, r9, sl, sp, lr}
    10a0:	685b4c4d 	ldmdavs	fp, {r0, r2, r3, r6, sl, fp, lr}^
    10a4:	404c594e 	submi	r5, ip, lr, asr #18
    10a8:	bccd6932 	stcllt	9, cr6, [sp], {50}	; 0x32
    10ac:	cc688577 	cfstr64gt	mvdx8, [r8], #-476	; 0xfffffe24
    10b0:	09024bbe 	stmdbeq	r2, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}
    10b4:	00010100 	andeq	r0, r1, r0, lsl #2
    10b8:	00000205 	andeq	r0, r0, r5, lsl #4
    10bc:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    10c0:	4b4c0102 	blmi	13014d0 <__Stack_Size+0x13012d0>
    10c4:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
    10c8:	0005023d 	andeq	r0, r5, sp, lsr r2
    10cc:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
    10d0:	00000002 	andeq	r0, r0, r2
    10d4:	02ae0300 	adceq	r0, lr, #0, 6
    10d8:	09035901 	stmdbeq	r3, {r0, r8, fp, ip, lr}
    10dc:	4b5e4c2e 	blmi	179419c <__Stack_Size+0x1793f9c>
    10e0:	024b3fab 	subeq	r3, fp, #684	; 0x2ac
    10e4:	01010005 	tsteq	r1, r5
    10e8:	00020500 	andeq	r0, r2, r0, lsl #10
    10ec:	03000000 	movweq	r0, #0
    10f0:	4c0102cd 	sfmmi	f0, 4, [r1], {205}	; 0xcd
    10f4:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
    10f8:	01000502 	tsteq	r0, r2, lsl #10
    10fc:	02050001 	andeq	r0, r5, #1
    1100:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
    1104:	0102df03 	tsteq	r2, r3, lsl #30
    1108:	1e893f6b 	cdpne	15, 8, cr3, cr9, cr11, {3}
    110c:	00050284 	andeq	r0, r5, r4, lsl #5
    1110:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
    1114:	000b2002 	andeq	r2, fp, r2
    1118:	03840308 	orreq	r0, r4, #8, 6	; 0x20000000
    111c:	03678301 	cmneq	r7, #67108864	; 0x4000000
    1120:	5b312e0b 	blpl	c4c954 <__Stack_Size+0xc4c754>
    1124:	4c3e5a4b 	ldcmi	10, cr5, [lr], #-300	; 0xfffffed4
    1128:	3e3e4e3e 	mrccc	14, 1, r4, cr14, cr14, {1}
    112c:	02761e6c 	rsbseq	r1, r6, #108, 28	; 0x6c0
    1130:	01010005 	tsteq	r1, r5
    1134:	00020500 	andeq	r0, r2, r0, lsl #10
    1138:	03000000 	movweq	r0, #0
    113c:	870103c0 	strhi	r0, [r1, -r0, asr #7]
    1140:	a01e8a40 	andsge	r8, lr, r0, asr #20
    1144:	01000502 	tsteq	r0, r2, lsl #10
    1148:	02050001 	andeq	r0, r5, #1
    114c:	00000000 	andeq	r0, r0, r0
    1150:	0103dc03 	tsteq	r3, r3, lsl #24
    1154:	0291846c 	addseq	r8, r1, #108, 8	; 0x6c000000
    1158:	01010005 	tsteq	r1, r5
    115c:	00020500 	andeq	r0, r2, r0, lsl #10
    1160:	03000000 	movweq	r0, #0
    1164:	6b0103f3 	blvs	42138 <__Stack_Size+0x41f38>
    1168:	05028383 	streq	r8, [r2, #-899]	; 0xfffffc7d
    116c:	00010100 	andeq	r0, r1, r0, lsl #2
    1170:	00000205 	andeq	r0, r0, r5, lsl #4
    1174:	86030000 	strhi	r0, [r3], -r0
    1178:	3f6b0104 	svccc	0x006b0104
    117c:	02841e89 	addeq	r1, r4, #2192	; 0x890
    1180:	01010005 	tsteq	r1, r5
    1184:	00020500 	andeq	r0, r2, r0, lsl #10
    1188:	03000000 	movweq	r0, #0
    118c:	6b0104a3 	blvs	42420 <__Stack_Size+0x42220>
    1190:	05028383 	streq	r8, [r2, #-899]	; 0xfffffc7d
    1194:	00010100 	andeq	r0, r1, r0, lsl #2
    1198:	00000205 	andeq	r0, r0, r5, lsl #4
    119c:	b6030000 	strlt	r0, [r3], -r0
    11a0:	3f6b0104 	svccc	0x006b0104
    11a4:	02841e89 	addeq	r1, r4, #2192	; 0x890
    11a8:	01010005 	tsteq	r1, r5
    11ac:	b0020500 	andlt	r0, r2, r0, lsl #10
    11b0:	0308000b 	movweq	r0, #32779	; 0x800b
    11b4:	6c0104d0 	cfstrsvs	mvf0, [r1], {208}	; 0xd0
    11b8:	00050267 	andeq	r0, r5, r7, ror #4
    11bc:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
    11c0:	000bd402 	andeq	sp, fp, r2, lsl #8
    11c4:	04e10308 	strbteq	r0, [r1], #776	; 0x308
    11c8:	02674f01 	rsbeq	r4, r7, #1, 30
    11cc:	01010005 	tsteq	r1, r5
    11d0:	00020500 	andeq	r0, r2, r0, lsl #10
    11d4:	03000000 	movweq	r0, #0
    11d8:	4f0104f1 	svcmi	0x000104f1
    11dc:	00050283 	andeq	r0, r5, r3, lsl #5
    11e0:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
    11e4:	00000002 	andeq	r0, r0, r2
    11e8:	05810300 	streq	r0, [r1, #768]	; 0x300
    11ec:	ad766b01 	fldmdbxge	r6!, {d22-d21}	;@ Deprecated
    11f0:	01000502 	tsteq	r0, r2, lsl #10
    11f4:	02050001 	andeq	r0, r5, #1
    11f8:	00000000 	andeq	r0, r0, r0
    11fc:	01059503 	tsteq	r5, r3, lsl #10
    1200:	0291846b 	addseq	r8, r1, #1795162112	; 0x6b000000
    1204:	01010005 	tsteq	r1, r5
    1208:	00020500 	andeq	r0, r2, r0, lsl #10
    120c:	03000000 	movweq	r0, #0
    1210:	6a0105a8 	bvs	428b8 <__Stack_Size+0x426b8>
    1214:	841e893f 	ldrhi	r8, [lr], #-2367	; 0xfffff6c1
    1218:	01000502 	tsteq	r0, r2, lsl #10
    121c:	02050001 	andeq	r0, r5, #1
    1220:	00000000 	andeq	r0, r0, r0
    1224:	0105c103 	tsteq	r5, r3, lsl #2
    1228:	1e893f6a 	cdpne	15, 8, cr3, cr9, cr10, {3}
    122c:	00050284 	andeq	r0, r5, r4, lsl #5
    1230:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
    1234:	00000002 	andeq	r0, r0, r2
    1238:	05db0300 	ldrbeq	r0, [fp, #768]	; 0x300
    123c:	893f6b01 	ldmdbhi	pc!, {r0, r8, r9, fp, sp, lr}	; <UNPREDICTABLE>
    1240:	0502841e 	streq	r8, [r2, #-1054]	; 0xfffffbe2
    1244:	00010100 	andeq	r0, r1, r0, lsl #2
    1248:	00000205 	andeq	r0, r0, r5, lsl #4
    124c:	fa030000 	blx	c1254 <__Stack_Size+0xc1054>
    1250:	3f6b0105 	svccc	0x006b0105
    1254:	02841ea5 	addeq	r1, r4, #2640	; 0xa50
    1258:	01010005 	tsteq	r1, r5
    125c:	00020500 	andeq	r0, r2, r0, lsl #10
    1260:	03000000 	movweq	r0, #0
    1264:	6b010695 	blvs	42cc0 <__Stack_Size+0x42ac0>
    1268:	841e893f 	ldrhi	r8, [lr], #-2367	; 0xfffff6c1
    126c:	01000502 	tsteq	r0, r2, lsl #10
    1270:	02050001 	andeq	r0, r5, #1
    1274:	00000000 	andeq	r0, r0, r0
    1278:	0106b203 	tsteq	r6, r3, lsl #4
    127c:	0283836b 	addeq	r8, r3, #-1409286143	; 0xac000001
    1280:	01010005 	tsteq	r1, r5
    1284:	00020500 	andeq	r0, r2, r0, lsl #10
    1288:	03000000 	movweq	r0, #0
    128c:	6b0106c5 	blvs	42da8 <__Stack_Size+0x42ba8>
    1290:	841e893f 	ldrhi	r8, [lr], #-2367	; 0xfffff6c1
    1294:	01000502 	tsteq	r0, r2, lsl #10
    1298:	02050001 	andeq	r0, r5, #1
    129c:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
    12a0:	0106ea03 	tsteq	r6, r3, lsl #20
    12a4:	2e0a0367 	cdpcs	3, 0, cr0, cr10, cr7, {3}
    12a8:	21304084 	teqcs	r0, r4, lsl #1
    12ac:	01000502 	tsteq	r0, r2, lsl #10
    12b0:	02050001 	andeq	r0, r5, #1
    12b4:	00000000 	andeq	r0, r0, r0
    12b8:	01079b03 	tsteq	r7, r3, lsl #22
    12bc:	59660a03 	stmdbpl	r6!, {r0, r1, r9, fp}^
    12c0:	01000502 	tsteq	r0, r2, lsl #10
    12c4:	02050001 	andeq	r0, r5, #1
    12c8:	00000000 	andeq	r0, r0, r0
    12cc:	0107bc03 	tsteq	r7, r3, lsl #24
    12d0:	0b036767 	bleq	db074 <__Stack_Size+0xdae74>
    12d4:	5a4b5a2e 	bpl	12d7b94 <__Stack_Size+0x12d7994>
    12d8:	863e843e 			; <UNDEFINED> instruction: 0x863e843e
    12dc:	75594b77 	ldrbvc	r4, [r9, #-2935]	; 0xfffff489
    12e0:	01040200 	mrseq	r0, R12_usr
    12e4:	3e063c06 	cdpcc	12, 0, cr3, cr6, cr6, {0}
    12e8:	02213140 	eoreq	r3, r1, #64, 2
    12ec:	01010005 	tsteq	r1, r5
    12f0:	00020500 	andeq	r0, r2, r0, lsl #10
    12f4:	03000000 	movweq	r0, #0
    12f8:	67010886 	strvs	r0, [r1, -r6, lsl #17]
    12fc:	3d4a0a03 	vstrcc	s1, [sl, #-12]
    1300:	05025959 	streq	r5, [r2, #-2393]	; 0xfffff6a7
    1304:	73010100 	movwvc	r0, #4352	; 0x1100
    1308:	02000000 	andeq	r0, r0, #0
    130c:	00003200 	andeq	r3, r0, r0, lsl #4
    1310:	fb010200 	blx	41b1a <__Stack_Size+0x4191a>
    1314:	01000d0e 	tsteq	r0, lr, lsl #26
    1318:	00010101 	andeq	r0, r1, r1, lsl #2
    131c:	00010000 	andeq	r0, r1, r0
    1320:	6f630100 	svcvs	0x00630100
    1324:	00006572 	andeq	r6, r0, r2, ror r5
    1328:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
    132c:	5f707574 	svcpl	0x00707574
    1330:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1334:	30316632 	eorscc	r6, r1, r2, lsr r6
    1338:	64685f78 	strbtvs	r5, [r8], #-3960	; 0xfffff088
    133c:	0100732e 	tsteq	r0, lr, lsr #6
    1340:	00000000 	andeq	r0, r0, r0
    1344:	0c2c0205 	sfmeq	f0, 4, [ip], #-20	; 0xffffffec
    1348:	c5030800 	strgt	r0, [r3, #-2048]	; 0xfffff800
    134c:	23210100 			; <UNDEFINED> instruction: 0x23210100
    1350:	23212121 			; <UNDEFINED> instruction: 0x23212121
    1354:	21212121 			; <UNDEFINED> instruction: 0x21212121
    1358:	21232121 			; <UNDEFINED> instruction: 0x21232121
    135c:	22212131 	eorcs	r2, r1, #1073741836	; 0x4000000c
    1360:	66032f30 			; <UNDEFINED> instruction: 0x66032f30
    1364:	322f3420 	eorcc	r3, pc, #32, 8	; 0x20000000
    1368:	00020236 	andeq	r0, r2, r6, lsr r2
    136c:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
    1370:	000c7002 	andeq	r7, ip, r2
    1374:	00f00308 	rscseq	r0, r0, r8, lsl #6
    1378:	00010201 	andeq	r0, r1, r1, lsl #4
    137c:	Address 0x0000137c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
#include "usart.h"
#include "log.h"
#include "libc.h"

s32 _assert(const char *file_name, const char *func_name, u32 line_num, char *desc)
{
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    PRINT_EMG("[%s][%s][%d]: %s\n", file_name, func_name, line_num, desc);
      10:	00000020 	andeq	r0, r0, r0, lsr #32
      14:	00000000 	andeq	r0, r0, r0
      18:	080001e4 	stmdaeq	r0, {r2, r5, r6, r7, r8}
      1c:	0000002e 	andeq	r0, r0, lr, lsr #32
      20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    while(1);
      24:	41018e02 	tstmi	r1, r2, lsl #28
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
      28:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
      2c:	080e5207 	stmdaeq	lr, {r0, r1, r2, r9, ip, lr}
      30:	000d0d41 	andeq	r0, sp, r1, asr #26
  }
}
      34:	00000020 	andeq	r0, r0, r0, lsr #32
      38:	00000000 	andeq	r0, r0, r0
      3c:	08000214 	stmdaeq	r0, {r2, r4, r9}
	USART_SendData(pUSARTx,temp_h);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);
	
	/* 发送低八位 */
	USART_SendData(pUSARTx,temp_l);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);	
      40:	00000094 	muleq	r0, r4, r0
      44:	87080e41 	strhi	r0, [r8, -r1, asr #28]
      48:	41018e02 	tstmi	r1, r2, lsl #28
      4c:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
}
      50:	0e410207 	cdpeq	2, 4, cr0, cr1, cr7, {0}
      54:	0d0d4108 	stfeqs	f4, [sp, #-32]	; 0xffffffe0

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
  {
    bitstatus = SET;
      58:	00000020 	andeq	r0, r0, r0, lsr #32
      5c:	00000000 	andeq	r0, r0, r0
  }
  else
  {
    bitstatus = RESET;
      60:	080002a8 	stmdaeq	r0, {r3, r5, r7, r9}
  }

  /* Return the flag status */
  return bitstatus;
}
      64:	00000030 	andeq	r0, r0, r0, lsr r0
      68:	87080e41 	strhi	r0, [r8, -r1, asr #28]
      6c:	41018e02 	tstmi	r1, r2, lsl #28
      70:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      74:	080e5307 	stmdaeq	lr, {r0, r1, r2, r8, r9, ip, lr}
      78:	000d0d41 	andeq	r0, sp, r1, asr #26
      7c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  }    
  else
  {
    if (USARTx == UART5)
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      88:	0000004c 	andeq	r0, r0, ip, asr #32
      8c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
      90:	41018e02 	tstmi	r1, r2, lsl #28
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      94:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
      98:	080e6107 	stmdaeq	lr, {r0, r1, r2, r8, sp, lr}
    }
  }
}
      9c:	000d0d41 	andeq	r0, sp, r1, asr #26
      a0:	00000020 	andeq	r0, r0, r0, lsr #32
      a4:	00000000 	andeq	r0, r0, r0
      a8:	080002d8 	stmdaeq	r0, {r3, r4, r6, r7, r9}
      ac:	00000048 	andeq	r0, r0, r8, asr #32
      b0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
      b4:	41018e02 	tstmi	r1, r2, lsl #28
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
      b8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
}
      bc:	080e5f07 	stmdaeq	lr, {r0, r1, r2, r8, r9, sl, fp, ip, lr}
      c0:	000d0d41 	andeq	r0, sp, r1, asr #26
      c4:	00000020 	andeq	r0, r0, r0, lsr #32
	...
      d0:	00000058 	andeq	r0, r0, r8, asr r0
      d4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
      d8:	41018e02 	tstmi	r1, r2, lsl #28
      dc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
      e0:	080e6707 	stmdaeq	lr, {r0, r1, r2, r8, r9, sl, sp, lr}
      e4:	000d0d41 	andeq	r0, sp, r1, asr #26
      e8:	00000020 	andeq	r0, r0, r0, lsr #32
      ec:	00000000 	andeq	r0, r0, r0
      f0:	08000320 	stmdaeq	r0, {r5, r8, r9}
      f4:	00000028 	andeq	r0, r0, r8, lsr #32
      f8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
      fc:	41018e02 	tstmi	r1, r2, lsl #28
     100:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
     104:	080e4b07 	stmdaeq	lr, {r0, r1, r2, r8, r9, fp, lr}
     108:	000d0d41 	andeq	r0, sp, r1, asr #26
     10c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
     118:	00000020 	andeq	r0, r0, r0, lsr #32
     11c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     120:	41018e02 	tstmi	r1, r2, lsl #28
     124:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
     128:	080e4807 	stmdaeq	lr, {r0, r1, r2, fp, lr}
     12c:	000d0d41 	andeq	r0, sp, r1, asr #26
     130:	0000000c 	andeq	r0, r0, ip
     134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     138:	7c020001 	stcvc	0, cr0, [r2], {1}
     13c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     140:	0000001c 	andeq	r0, r0, ip, lsl r0
     144:	00000130 	andeq	r0, r0, r0, lsr r1
     148:	00000000 	andeq	r0, r0, r0
     14c:	00000028 	andeq	r0, r0, r8, lsr #32
     150:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     154:	41018e02 	tstmi	r1, r2, lsl #28
     158:	0c41200e 	mcrreq	0, 0, r2, r1, cr14
     15c:	00001807 	andeq	r1, r0, r7, lsl #16
     160:	00000018 	andeq	r0, r0, r8, lsl r0
     164:	00000130 	andeq	r0, r0, r0, lsr r1
     168:	08000348 	stmdaeq	r0, {r3, r6, r8, r9}
     16c:	00000058 	andeq	r0, r0, r8, asr r0
     170:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     174:	41018e02 	tstmi	r1, r2, lsl #28
     178:	0000070d 	andeq	r0, r0, sp, lsl #14
     17c:	0000000c 	andeq	r0, r0, ip
     180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     184:	7c020001 	stcvc	0, cr0, [r2], {1}
     188:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     18c:	0000001c 	andeq	r0, r0, ip, lsl r0
     190:	0000017c 	andeq	r0, r0, ip, ror r1
     194:	080003a0 	stmdaeq	r0, {r5, r7, r8, r9}
     198:	0000000c 	andeq	r0, r0, ip
     19c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     1a0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     1a4:	410d0d42 	tstmi	sp, r2, asr #26
     1a8:	00000ec7 	andeq	r0, r0, r7, asr #29
     1ac:	00000014 	andeq	r0, r0, r4, lsl r0
     1b0:	0000017c 	andeq	r0, r0, ip, ror r1
     1b4:	080003ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9}
     1b8:	00000006 	andeq	r0, r0, r6
     1bc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     1c0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     1c4:	00000014 	andeq	r0, r0, r4, lsl r0
     1c8:	0000017c 	andeq	r0, r0, ip, ror r1
     1cc:	080003b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9}
     1d0:	00000006 	andeq	r0, r0, r6
     1d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     1d8:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     1dc:	00000014 	andeq	r0, r0, r4, lsl r0
     1e0:	0000017c 	andeq	r0, r0, ip, ror r1
     1e4:	080003bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9}
     1e8:	00000006 	andeq	r0, r0, r6
     1ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     1f0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     1f4:	00000014 	andeq	r0, r0, r4, lsl r0
     1f8:	0000017c 	andeq	r0, r0, ip, ror r1
     1fc:	080003c4 	stmdaeq	r0, {r2, r6, r7, r8, r9}
     200:	00000006 	andeq	r0, r0, r6
     204:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     208:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     20c:	0000001c 	andeq	r0, r0, ip, lsl r0
     210:	0000017c 	andeq	r0, r0, ip, ror r1
     214:	080003cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9}
     218:	0000000c 	andeq	r0, r0, ip
     21c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     220:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     224:	410d0d42 	tstmi	sp, r2, asr #26
     228:	00000ec7 	andeq	r0, r0, r7, asr #29
     22c:	0000001c 	andeq	r0, r0, ip, lsl r0
     230:	0000017c 	andeq	r0, r0, ip, ror r1
     234:	080003d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9}
     238:	0000000c 	andeq	r0, r0, ip
     23c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     240:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     244:	410d0d42 	tstmi	sp, r2, asr #26
     248:	00000ec7 	andeq	r0, r0, r7, asr #29
     24c:	0000001c 	andeq	r0, r0, ip, lsl r0
     250:	0000017c 	andeq	r0, r0, ip, ror r1
     254:	080003e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9}
     258:	0000000c 	andeq	r0, r0, ip
     25c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     260:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     264:	410d0d42 	tstmi	sp, r2, asr #26
     268:	00000ec7 	andeq	r0, r0, r7, asr #29
     26c:	0000001c 	andeq	r0, r0, ip, lsl r0
     270:	0000017c 	andeq	r0, r0, ip, ror r1
     274:	080003f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9}
     278:	0000000c 	andeq	r0, r0, ip
     27c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     280:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     284:	410d0d42 	tstmi	sp, r2, asr #26
     288:	00000ec7 	andeq	r0, r0, r7, asr #29
     28c:	0000000c 	andeq	r0, r0, ip
     290:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     294:	7c020001 	stcvc	0, cr0, [r2], {1}
     298:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     29c:	00000018 	andeq	r0, r0, r8, lsl r0
     2a0:	0000028c 	andeq	r0, r0, ip, lsl #5
     2a4:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     2a8:	00000068 	andeq	r0, r0, r8, rrx
     2ac:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     2b0:	41018e02 	tstmi	r1, r2, lsl #28
     2b4:	0000070d 	andeq	r0, r0, sp, lsl #14
     2b8:	00000024 	andeq	r0, r0, r4, lsr #32
     2bc:	0000028c 	andeq	r0, r0, ip, lsl #5
     2c0:	00000000 	andeq	r0, r0, r0
     2c4:	000000d8 	ldrdeq	r0, [r0], -r8
     2c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     2cc:	180e4101 	stmdane	lr, {r0, r8, lr}
     2d0:	02070d41 	andeq	r0, r7, #4160	; 0x1040
     2d4:	41040e5c 	tstmi	r4, ip, asr lr
     2d8:	c7410d0d 	strbgt	r0, [r1, -sp, lsl #26]
     2dc:	0000000e 	andeq	r0, r0, lr
     2e0:	00000018 	andeq	r0, r0, r8, lsl r0
     2e4:	0000028c 	andeq	r0, r0, ip, lsl #5
     2e8:	08000464 	stmdaeq	r0, {r2, r5, r6, sl}
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     2f4:	41018e02 	tstmi	r1, r2, lsl #28
     2f8:	0000070d 	andeq	r0, r0, sp, lsl #14
     2fc:	00000024 	andeq	r0, r0, r4, lsr #32
     300:	0000028c 	andeq	r0, r0, ip, lsl #5
     304:	08000470 	stmdaeq	r0, {r4, r5, r6, sl}
     308:	00000100 	andeq	r0, r0, r0, lsl #2
     30c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     310:	100e4101 	andne	r4, lr, r1, lsl #2
     314:	02070d41 	andeq	r0, r7, #4160	; 0x1040
     318:	41040e75 	tstmi	r4, r5, ror lr
     31c:	c7410d0d 	strbgt	r0, [r1, -sp, lsl #26]
     320:	0000000e 	andeq	r0, r0, lr
     324:	0000000c 	andeq	r0, r0, ip
     328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     32c:	7c020001 	stcvc	0, cr0, [r2], {1}
     330:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     334:	00000020 	andeq	r0, r0, r0, lsr #32
     338:	00000324 	andeq	r0, r0, r4, lsr #6
     33c:	00000000 	andeq	r0, r0, r0
     340:	000000e4 	andeq	r0, r0, r4, ror #1
     344:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     348:	41018e02 	tstmi	r1, r2, lsl #28
     34c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
     350:	0e5f0207 	cdpeq	2, 5, cr0, cr15, cr7, {0}
     354:	0d0d4108 	stfeqs	f4, [sp, #-32]	; 0xffffffe0
     358:	00000018 	andeq	r0, r0, r8, lsl r0
     35c:	00000324 	andeq	r0, r0, r4, lsr #6
     360:	00000000 	andeq	r0, r0, r0
     364:	00000018 	andeq	r0, r0, r8, lsl r0
     368:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     36c:	41018e02 	tstmi	r1, r2, lsl #28
     370:	0000070d 	andeq	r0, r0, sp, lsl #14
     374:	00000024 	andeq	r0, r0, r4, lsr #32
     378:	00000324 	andeq	r0, r0, r4, lsr #6
     37c:	08000570 	stmdaeq	r0, {r4, r5, r6, r8, sl}
     380:	00000178 	andeq	r0, r0, r8, ror r1
     384:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     388:	280e4101 	stmdacs	lr, {r0, r8, lr}
     38c:	02070d41 	andeq	r0, r7, #4160	; 0x1040
     390:	41040eb6 			; <UNDEFINED> instruction: 0x41040eb6
     394:	c7410d0d 	strbgt	r0, [r1, -sp, lsl #26]
     398:	0000000e 	andeq	r0, r0, lr
     39c:	00000024 	andeq	r0, r0, r4, lsr #32
     3a0:	00000324 	andeq	r0, r0, r4, lsr #6
     3a4:	00000000 	andeq	r0, r0, r0
     3a8:	00000026 	andeq	r0, r0, r6, lsr #32
     3ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     3b0:	100e4101 	andne	r4, lr, r1, lsl #2
     3b4:	4d070d41 	stcmi	13, cr0, [r7, #-260]	; 0xfffffefc
     3b8:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     3bc:	0ec7410d 	poleqs	f4, f7, #5.0
     3c0:	00000000 	andeq	r0, r0, r0
     3c4:	00000024 	andeq	r0, r0, r4, lsr #32
     3c8:	00000324 	andeq	r0, r0, r4, lsr #6
     3cc:	00000000 	andeq	r0, r0, r0
     3d0:	00000032 	andeq	r0, r0, r2, lsr r0
     3d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     3d8:	180e4101 	stmdane	lr, {r0, r8, lr}
     3dc:	53070d41 	movwpl	r0, #32065	; 0x7d41
     3e0:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     3e4:	0ec7410d 	poleqs	f4, f7, #5.0
     3e8:	00000000 	andeq	r0, r0, r0
     3ec:	00000024 	andeq	r0, r0, r4, lsr #32
     3f0:	00000324 	andeq	r0, r0, r4, lsr #6
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	00000018 	andeq	r0, r0, r8, lsl r0
     3fc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     400:	100e4101 	andne	r4, lr, r1, lsl #2
     404:	46070d41 	strmi	r0, [r7], -r1, asr #26
     408:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     40c:	0ec7410d 	poleqs	f4, f7, #5.0
     410:	00000000 	andeq	r0, r0, r0
     414:	00000024 	andeq	r0, r0, r4, lsr #32
     418:	00000324 	andeq	r0, r0, r4, lsr #6
     41c:	00000000 	andeq	r0, r0, r0
     420:	00000032 	andeq	r0, r0, r2, lsr r0
     424:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     428:	180e4101 	stmdane	lr, {r0, r8, lr}
     42c:	53070d41 	movwpl	r0, #32065	; 0x7d41
     430:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     434:	0ec7410d 	poleqs	f4, f7, #5.0
     438:	00000000 	andeq	r0, r0, r0
     43c:	00000024 	andeq	r0, r0, r4, lsr #32
     440:	00000324 	andeq	r0, r0, r4, lsr #6
     444:	00000000 	andeq	r0, r0, r0
     448:	00000018 	andeq	r0, r0, r8, lsl r0
     44c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     450:	100e4101 	andne	r4, lr, r1, lsl #2
     454:	46070d41 	strmi	r0, [r7], -r1, asr #26
     458:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     45c:	0ec7410d 	poleqs	f4, f7, #5.0
     460:	00000000 	andeq	r0, r0, r0
     464:	00000024 	andeq	r0, r0, r4, lsr #32
     468:	00000324 	andeq	r0, r0, r4, lsr #6
     46c:	00000000 	andeq	r0, r0, r0
     470:	0000001c 	andeq	r0, r0, ip, lsl r0
     474:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     478:	100e4101 	andne	r4, lr, r1, lsl #2
     47c:	48070d41 	stmdami	r7, {r0, r6, r8, sl, fp}
     480:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     484:	0ec7410d 	poleqs	f4, f7, #5.0
     488:	00000000 	andeq	r0, r0, r0
     48c:	00000024 	andeq	r0, r0, r4, lsr #32
     490:	00000324 	andeq	r0, r0, r4, lsr #6
     494:	00000000 	andeq	r0, r0, r0
     498:	0000001c 	andeq	r0, r0, ip, lsl r0
     49c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     4a0:	100e4101 	andne	r4, lr, r1, lsl #2
     4a4:	48070d41 	stmdami	r7, {r0, r6, r8, sl, fp}
     4a8:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     4ac:	0ec7410d 	poleqs	f4, f7, #5.0
     4b0:	00000000 	andeq	r0, r0, r0
     4b4:	00000024 	andeq	r0, r0, r4, lsr #32
     4b8:	00000324 	andeq	r0, r0, r4, lsr #6
     4bc:	00000000 	andeq	r0, r0, r0
     4c0:	0000002e 	andeq	r0, r0, lr, lsr #32
     4c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     4c8:	100e4101 	andne	r4, lr, r1, lsl #2
     4cc:	51070d41 	tstpl	r7, r1, asr #26
     4d0:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     4d4:	0ec7410d 	poleqs	f4, f7, #5.0
     4d8:	00000000 	andeq	r0, r0, r0
     4dc:	00000024 	andeq	r0, r0, r4, lsr #32
     4e0:	00000324 	andeq	r0, r0, r4, lsr #6
     4e4:	00000000 	andeq	r0, r0, r0
     4e8:	0000001c 	andeq	r0, r0, ip, lsl r0
     4ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     4f0:	100e4101 	andne	r4, lr, r1, lsl #2
     4f4:	48070d41 	stmdami	r7, {r0, r6, r8, sl, fp}
     4f8:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     4fc:	0ec7410d 	poleqs	f4, f7, #5.0
     500:	00000000 	andeq	r0, r0, r0
     504:	00000024 	andeq	r0, r0, r4, lsr #32
     508:	00000324 	andeq	r0, r0, r4, lsr #6
     50c:	00000000 	andeq	r0, r0, r0
     510:	00000042 	andeq	r0, r0, r2, asr #32
     514:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     518:	180e4101 	stmdane	lr, {r0, r8, lr}
     51c:	5b070d41 	blpl	1c3a28 <__Stack_Size+0x1c3828>
     520:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     524:	0ec7410d 	poleqs	f4, f7, #5.0
     528:	00000000 	andeq	r0, r0, r0
     52c:	00000024 	andeq	r0, r0, r4, lsr #32
     530:	00000324 	andeq	r0, r0, r4, lsr #6
     534:	00000000 	andeq	r0, r0, r0
     538:	0000004c 	andeq	r0, r0, ip, asr #32
     53c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     540:	180e4101 	stmdane	lr, {r0, r8, lr}
     544:	5d070d41 	stcpl	13, cr0, [r7, #-260]	; 0xfffffefc
     548:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     54c:	0ec7410d 	poleqs	f4, f7, #5.0
     550:	00000000 	andeq	r0, r0, r0
     554:	00000024 	andeq	r0, r0, r4, lsr #32
     558:	00000324 	andeq	r0, r0, r4, lsr #6
     55c:	00000000 	andeq	r0, r0, r0
     560:	00000020 	andeq	r0, r0, r0, lsr #32
     564:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     568:	100e4101 	andne	r4, lr, r1, lsl #2
     56c:	47070d41 	strmi	r0, [r7, -r1, asr #26]
     570:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     574:	0ec7410d 	poleqs	f4, f7, #5.0
     578:	00000000 	andeq	r0, r0, r0
     57c:	00000024 	andeq	r0, r0, r4, lsr #32
     580:	00000324 	andeq	r0, r0, r4, lsr #6
     584:	00000000 	andeq	r0, r0, r0
     588:	000000e0 	andeq	r0, r0, r0, ror #1
     58c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     590:	200e4101 	andcs	r4, lr, r1, lsl #2
     594:	02070d41 	andeq	r0, r7, #4160	; 0x1040
     598:	41040e68 	tstmi	r4, r8, ror #28
     59c:	c7410d0d 	strbgt	r0, [r1, -sp, lsl #26]
     5a0:	0000000e 	andeq	r0, r0, lr
     5a4:	00000024 	andeq	r0, r0, r4, lsr #32
     5a8:	00000324 	andeq	r0, r0, r4, lsr #6
     5ac:	00000000 	andeq	r0, r0, r0
     5b0:	00000084 	andeq	r0, r0, r4, lsl #1
     5b4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     5b8:	41018702 	tstmi	r1, r2, lsl #14
     5bc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     5c0:	080e7a07 	stmdaeq	lr, {r0, r1, r2, r9, fp, ip, sp, lr}
     5c4:	410d0d41 	tstmi	sp, r1, asr #26
     5c8:	000ec4c7 	andeq	ip, lr, r7, asr #9
     5cc:	00000024 	andeq	r0, r0, r4, lsr #32
     5d0:	00000324 	andeq	r0, r0, r4, lsr #6
     5d4:	00000000 	andeq	r0, r0, r0
     5d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     5dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     5e0:	100e4101 	andne	r4, lr, r1, lsl #2
     5e4:	46070d41 	strmi	r0, [r7], -r1, asr #26
     5e8:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     5ec:	0ec7410d 	poleqs	f4, f7, #5.0
     5f0:	00000000 	andeq	r0, r0, r0
     5f4:	0000000c 	andeq	r0, r0, ip
     5f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     5fc:	7c020001 	stcvc	0, cr0, [r2], {1}
     600:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     604:	0000001c 	andeq	r0, r0, ip, lsl r0
     608:	000005f4 	strdeq	r0, [r0], -r4
     60c:	00000000 	andeq	r0, r0, r0
     610:	0000005c 	andeq	r0, r0, ip, asr r0
     614:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     618:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     61c:	410d0d66 	tstmi	sp, r6, ror #26
     620:	00000ec7 	andeq	r0, r0, r7, asr #29
     624:	00000024 	andeq	r0, r0, r4, lsr #32
     628:	000005f4 	strdeq	r0, [r0], -r4
     62c:	00000000 	andeq	r0, r0, r0
     630:	0000005c 	andeq	r0, r0, ip, asr r0
     634:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     638:	100e4101 	andne	r4, lr, r1, lsl #2
     63c:	65070d41 	strvs	r0, [r7, #-3393]	; 0xfffff2bf
     640:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     644:	0ec7410d 	poleqs	f4, f7, #5.0
     648:	00000000 	andeq	r0, r0, r0
     64c:	00000020 	andeq	r0, r0, r0, lsr #32
     650:	000005f4 	strdeq	r0, [r0], -r4
     654:	00000000 	andeq	r0, r0, r0
     658:	00000050 	andeq	r0, r0, r0, asr r0
     65c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     660:	41018e02 	tstmi	r1, r2, lsl #28
     664:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
     668:	080e6307 	stmdaeq	lr, {r0, r1, r2, r8, r9, sp, lr}
     66c:	000d0d41 	andeq	r0, sp, r1, asr #26
     670:	00000024 	andeq	r0, r0, r4, lsr #32
     674:	000005f4 	strdeq	r0, [r0], -r4
     678:	00000000 	andeq	r0, r0, r0
     67c:	0000003c 	andeq	r0, r0, ip, lsr r0
     680:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     684:	180e4101 	stmdane	lr, {r0, r8, lr}
     688:	55070d41 	strpl	r0, [r7, #-3393]	; 0xfffff2bf
     68c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     690:	0ec7410d 	poleqs	f4, f7, #5.0
     694:	00000000 	andeq	r0, r0, r0
     698:	00000024 	andeq	r0, r0, r4, lsr #32
     69c:	000005f4 	strdeq	r0, [r0], -r4
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	00000020 	andeq	r0, r0, r0, lsr #32
     6a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     6ac:	100e4101 	andne	r4, lr, r1, lsl #2
     6b0:	47070d41 	strmi	r0, [r7, -r1, asr #26]
     6b4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     6b8:	0ec7410d 	poleqs	f4, f7, #5.0
     6bc:	00000000 	andeq	r0, r0, r0
     6c0:	00000024 	andeq	r0, r0, r4, lsr #32
     6c4:	000005f4 	strdeq	r0, [r0], -r4
     6c8:	00000000 	andeq	r0, r0, r0
     6cc:	0000003c 	andeq	r0, r0, ip, lsr r0
     6d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     6d4:	180e4101 	stmdane	lr, {r0, r8, lr}
     6d8:	56070d41 	strpl	r0, [r7], -r1, asr #26
     6dc:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     6e0:	0ec7410d 	poleqs	f4, f7, #5.0
     6e4:	00000000 	andeq	r0, r0, r0
     6e8:	00000024 	andeq	r0, r0, r4, lsr #32
     6ec:	000005f4 	strdeq	r0, [r0], -r4
     6f0:	00000000 	andeq	r0, r0, r0
     6f4:	00000020 	andeq	r0, r0, r0, lsr #32
     6f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     6fc:	100e4101 	andne	r4, lr, r1, lsl #2
     700:	47070d41 	strmi	r0, [r7, -r1, asr #26]
     704:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     708:	0ec7410d 	poleqs	f4, f7, #5.0
     70c:	00000000 	andeq	r0, r0, r0
     710:	00000024 	andeq	r0, r0, r4, lsr #32
     714:	000005f4 	strdeq	r0, [r0], -r4
     718:	00000000 	andeq	r0, r0, r0
     71c:	00000038 	andeq	r0, r0, r8, lsr r0
     720:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     724:	180e4101 	stmdane	lr, {r0, r8, lr}
     728:	53070d41 	movwpl	r0, #32065	; 0x7d41
     72c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     730:	0ec7410d 	poleqs	f4, f7, #5.0
     734:	00000000 	andeq	r0, r0, r0
     738:	0000001c 	andeq	r0, r0, ip, lsl r0
     73c:	000005f4 	strdeq	r0, [r0], -r4
     740:	00000000 	andeq	r0, r0, r0
     744:	0000001c 	andeq	r0, r0, ip, lsl r0
     748:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     74c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     750:	410d0d48 	tstmi	sp, r8, asr #26
     754:	00000ec7 	andeq	r0, r0, r7, asr #29
     758:	00000024 	andeq	r0, r0, r4, lsr #32
     75c:	000005f4 	strdeq	r0, [r0], -r4
     760:	00000000 	andeq	r0, r0, r0
     764:	00000038 	andeq	r0, r0, r8, lsr r0
     768:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     76c:	180e4101 	stmdane	lr, {r0, r8, lr}
     770:	53070d41 	movwpl	r0, #32065	; 0x7d41
     774:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     778:	0ec7410d 	poleqs	f4, f7, #5.0
     77c:	00000000 	andeq	r0, r0, r0
     780:	00000024 	andeq	r0, r0, r4, lsr #32
     784:	000005f4 	strdeq	r0, [r0], -r4
     788:	00000000 	andeq	r0, r0, r0
     78c:	00000038 	andeq	r0, r0, r8, lsr r0
     790:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     794:	180e4101 	stmdane	lr, {r0, r8, lr}
     798:	53070d41 	movwpl	r0, #32065	; 0x7d41
     79c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     7a0:	0ec7410d 	poleqs	f4, f7, #5.0
     7a4:	00000000 	andeq	r0, r0, r0
     7a8:	00000024 	andeq	r0, r0, r4, lsr #32
     7ac:	000005f4 	strdeq	r0, [r0], -r4
     7b0:	00000000 	andeq	r0, r0, r0
     7b4:	00000038 	andeq	r0, r0, r8, lsr r0
     7b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     7bc:	180e4101 	stmdane	lr, {r0, r8, lr}
     7c0:	54070d41 	strpl	r0, [r7], #-3393	; 0xfffff2bf
     7c4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     7c8:	0ec7410d 	poleqs	f4, f7, #5.0
     7cc:	00000000 	andeq	r0, r0, r0
     7d0:	00000024 	andeq	r0, r0, r4, lsr #32
     7d4:	000005f4 	strdeq	r0, [r0], -r4
     7d8:	00000000 	andeq	r0, r0, r0
     7dc:	0000004c 	andeq	r0, r0, ip, asr #32
     7e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     7e4:	100e4101 	andne	r4, lr, r1, lsl #2
     7e8:	5d070d41 	stcpl	13, cr0, [r7, #-260]	; 0xfffffefc
     7ec:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     7f0:	0ec7410d 	poleqs	f4, f7, #5.0
     7f4:	00000000 	andeq	r0, r0, r0
     7f8:	00000024 	andeq	r0, r0, r4, lsr #32
     7fc:	000005f4 	strdeq	r0, [r0], -r4
     800:	00000000 	andeq	r0, r0, r0
     804:	0000001c 	andeq	r0, r0, ip, lsl r0
     808:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     80c:	100e4101 	andne	r4, lr, r1, lsl #2
     810:	46070d41 	strmi	r0, [r7], -r1, asr #26
     814:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     818:	0ec7410d 	poleqs	f4, f7, #5.0
     81c:	00000000 	andeq	r0, r0, r0
     820:	00000024 	andeq	r0, r0, r4, lsr #32
     824:	000005f4 	strdeq	r0, [r0], -r4
     828:	00000000 	andeq	r0, r0, r0
     82c:	00000038 	andeq	r0, r0, r8, lsr r0
     830:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     834:	180e4101 	stmdane	lr, {r0, r8, lr}
     838:	53070d41 	movwpl	r0, #32065	; 0x7d41
     83c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     840:	0ec7410d 	poleqs	f4, f7, #5.0
     844:	00000000 	andeq	r0, r0, r0
     848:	00000024 	andeq	r0, r0, r4, lsr #32
     84c:	000005f4 	strdeq	r0, [r0], -r4
     850:	00000000 	andeq	r0, r0, r0
     854:	00000040 	andeq	r0, r0, r0, asr #32
     858:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     85c:	100e4101 	andne	r4, lr, r1, lsl #2
     860:	58070d41 	stmdapl	r7, {r0, r6, r8, sl, fp}
     864:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     868:	0ec7410d 	poleqs	f4, f7, #5.0
     86c:	00000000 	andeq	r0, r0, r0
     870:	00000024 	andeq	r0, r0, r4, lsr #32
     874:	000005f4 	strdeq	r0, [r0], -r4
     878:	00000000 	andeq	r0, r0, r0
     87c:	00000020 	andeq	r0, r0, r0, lsr #32
     880:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     884:	100e4101 	andne	r4, lr, r1, lsl #2
     888:	47070d41 	strmi	r0, [r7, -r1, asr #26]
     88c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     890:	0ec7410d 	poleqs	f4, f7, #5.0
     894:	00000000 	andeq	r0, r0, r0
     898:	00000024 	andeq	r0, r0, r4, lsr #32
     89c:	000005f4 	strdeq	r0, [r0], -r4
     8a0:	00000000 	andeq	r0, r0, r0
     8a4:	00000024 	andeq	r0, r0, r4, lsr #32
     8a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     8ac:	100e4101 	andne	r4, lr, r1, lsl #2
     8b0:	49070d41 	stmdbmi	r7, {r0, r6, r8, sl, fp}
     8b4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     8b8:	0ec7410d 	poleqs	f4, f7, #5.0
     8bc:	00000000 	andeq	r0, r0, r0
     8c0:	00000024 	andeq	r0, r0, r4, lsr #32
     8c4:	000005f4 	strdeq	r0, [r0], -r4
     8c8:	00000000 	andeq	r0, r0, r0
     8cc:	00000020 	andeq	r0, r0, r0, lsr #32
     8d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     8d4:	100e4101 	andne	r4, lr, r1, lsl #2
     8d8:	47070d41 	strmi	r0, [r7, -r1, asr #26]
     8dc:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     8e0:	0ec7410d 	poleqs	f4, f7, #5.0
     8e4:	00000000 	andeq	r0, r0, r0
     8e8:	00000024 	andeq	r0, r0, r4, lsr #32
     8ec:	000005f4 	strdeq	r0, [r0], -r4
     8f0:	080006e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl}
     8f4:	00000160 	andeq	r0, r0, r0, ror #2
     8f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     8fc:	200e4101 	andcs	r4, lr, r1, lsl #2
     900:	02070d41 	andeq	r0, r7, #4160	; 0x1040
     904:	41040ea0 	smlatbmi	r4, r0, lr, r0
     908:	c7410d0d 	strbgt	r0, [r1, -sp, lsl #26]
     90c:	0000000e 	andeq	r0, r0, lr
     910:	00000024 	andeq	r0, r0, r4, lsr #32
     914:	000005f4 	strdeq	r0, [r0], -r4
     918:	00000000 	andeq	r0, r0, r0
     91c:	0000003c 	andeq	r0, r0, ip, lsr r0
     920:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     924:	100e4101 	andne	r4, lr, r1, lsl #2
     928:	56070d41 	strpl	r0, [r7], -r1, asr #26
     92c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     930:	0ec7410d 	poleqs	f4, f7, #5.0
     934:	00000000 	andeq	r0, r0, r0
     938:	00000024 	andeq	r0, r0, r4, lsr #32
     93c:	000005f4 	strdeq	r0, [r0], -r4
     940:	08000848 	stmdaeq	r0, {r3, r6, fp}
     944:	0000003c 	andeq	r0, r0, ip, lsr r0
     948:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     94c:	100e4101 	andne	r4, lr, r1, lsl #2
     950:	56070d41 	strpl	r0, [r7], -r1, asr #26
     954:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     958:	0ec7410d 	poleqs	f4, f7, #5.0
     95c:	00000000 	andeq	r0, r0, r0
     960:	00000024 	andeq	r0, r0, r4, lsr #32
     964:	000005f4 	strdeq	r0, [r0], -r4
     968:	00000000 	andeq	r0, r0, r0
     96c:	0000003c 	andeq	r0, r0, ip, lsr r0
     970:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     974:	100e4101 	andne	r4, lr, r1, lsl #2
     978:	56070d41 	strpl	r0, [r7], -r1, asr #26
     97c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     980:	0ec7410d 	poleqs	f4, f7, #5.0
     984:	00000000 	andeq	r0, r0, r0
     988:	00000024 	andeq	r0, r0, r4, lsr #32
     98c:	000005f4 	strdeq	r0, [r0], -r4
     990:	00000000 	andeq	r0, r0, r0
     994:	0000003c 	andeq	r0, r0, ip, lsr r0
     998:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     99c:	100e4101 	andne	r4, lr, r1, lsl #2
     9a0:	56070d41 	strpl	r0, [r7], -r1, asr #26
     9a4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     9a8:	0ec7410d 	poleqs	f4, f7, #5.0
     9ac:	00000000 	andeq	r0, r0, r0
     9b0:	00000024 	andeq	r0, r0, r4, lsr #32
     9b4:	000005f4 	strdeq	r0, [r0], -r4
     9b8:	00000000 	andeq	r0, r0, r0
     9bc:	0000003c 	andeq	r0, r0, ip, lsr r0
     9c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     9c4:	100e4101 	andne	r4, lr, r1, lsl #2
     9c8:	56070d41 	strpl	r0, [r7], -r1, asr #26
     9cc:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     9d0:	0ec7410d 	poleqs	f4, f7, #5.0
     9d4:	00000000 	andeq	r0, r0, r0
     9d8:	00000024 	andeq	r0, r0, r4, lsr #32
     9dc:	000005f4 	strdeq	r0, [r0], -r4
     9e0:	00000000 	andeq	r0, r0, r0
     9e4:	00000020 	andeq	r0, r0, r0, lsr #32
     9e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     9ec:	100e4101 	andne	r4, lr, r1, lsl #2
     9f0:	47070d41 	strmi	r0, [r7, -r1, asr #26]
     9f4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     9f8:	0ec7410d 	poleqs	f4, f7, #5.0
     9fc:	00000000 	andeq	r0, r0, r0
     a00:	00000024 	andeq	r0, r0, r4, lsr #32
     a04:	000005f4 	strdeq	r0, [r0], -r4
     a08:	00000000 	andeq	r0, r0, r0
     a0c:	00000020 	andeq	r0, r0, r0, lsr #32
     a10:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a14:	100e4101 	andne	r4, lr, r1, lsl #2
     a18:	47070d41 	strmi	r0, [r7, -r1, asr #26]
     a1c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     a20:	0ec7410d 	poleqs	f4, f7, #5.0
     a24:	00000000 	andeq	r0, r0, r0
     a28:	00000024 	andeq	r0, r0, r4, lsr #32
     a2c:	000005f4 	strdeq	r0, [r0], -r4
     a30:	00000000 	andeq	r0, r0, r0
     a34:	00000020 	andeq	r0, r0, r0, lsr #32
     a38:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a3c:	100e4101 	andne	r4, lr, r1, lsl #2
     a40:	47070d41 	strmi	r0, [r7, -r1, asr #26]
     a44:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     a48:	0ec7410d 	poleqs	f4, f7, #5.0
     a4c:	00000000 	andeq	r0, r0, r0
     a50:	00000024 	andeq	r0, r0, r4, lsr #32
     a54:	000005f4 	strdeq	r0, [r0], -r4
     a58:	00000000 	andeq	r0, r0, r0
     a5c:	00000074 	andeq	r0, r0, r4, ror r0
     a60:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a64:	200e4101 	andcs	r4, lr, r1, lsl #2
     a68:	71070d41 	tstvc	r7, r1, asr #26
     a6c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     a70:	0ec7410d 	poleqs	f4, f7, #5.0
     a74:	00000000 	andeq	r0, r0, r0
     a78:	0000001c 	andeq	r0, r0, ip, lsl r0
     a7c:	000005f4 	strdeq	r0, [r0], -r4
     a80:	00000000 	andeq	r0, r0, r0
     a84:	0000001c 	andeq	r0, r0, ip, lsl r0
     a88:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a8c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     a90:	410d0d48 	tstmi	sp, r8, asr #26
     a94:	00000ec7 	andeq	r0, r0, r7, asr #29
     a98:	00000024 	andeq	r0, r0, r4, lsr #32
     a9c:	000005f4 	strdeq	r0, [r0], -r4
     aa0:	00000000 	andeq	r0, r0, r0
     aa4:	00000034 	andeq	r0, r0, r4, lsr r0
     aa8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     aac:	180e4101 	stmdane	lr, {r0, r8, lr}
     ab0:	52070d41 	andpl	r0, r7, #4160	; 0x1040
     ab4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     ab8:	0ec7410d 	poleqs	f4, f7, #5.0
     abc:	00000000 	andeq	r0, r0, r0
     ac0:	00000024 	andeq	r0, r0, r4, lsr #32
     ac4:	000005f4 	strdeq	r0, [r0], -r4
     ac8:	00000000 	andeq	r0, r0, r0
     acc:	00000020 	andeq	r0, r0, r0, lsr #32
     ad0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ad4:	100e4101 	andne	r4, lr, r1, lsl #2
     ad8:	47070d41 	strmi	r0, [r7, -r1, asr #26]
     adc:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     ae0:	0ec7410d 	poleqs	f4, f7, #5.0
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	0000000c 	andeq	r0, r0, ip
     aec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     af0:	7c020001 	stcvc	0, cr0, [r2], {1}
     af4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     af8:	00000024 	andeq	r0, r0, r4, lsr #32
     afc:	00000ae8 	andeq	r0, r0, r8, ror #21
     b00:	08000884 	stmdaeq	r0, {r2, r7, fp}
     b04:	00000024 	andeq	r0, r0, r4, lsr #32
     b08:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     b0c:	100e4101 	andne	r4, lr, r1, lsl #2
     b10:	4a070d41 	bmi	1c401c <__Stack_Size+0x1c3e1c>
     b14:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     b18:	0ec7410d 	poleqs	f4, f7, #5.0
     b1c:	00000000 	andeq	r0, r0, r0
     b20:	00000024 	andeq	r0, r0, r4, lsr #32
     b24:	00000ae8 	andeq	r0, r0, r8, ror #21
     b28:	080008a8 	stmdaeq	r0, {r3, r5, r7, fp}
     b2c:	000000c4 	andeq	r0, r0, r4, asr #1
     b30:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     b34:	200e4101 	andcs	r4, lr, r1, lsl #2
     b38:	02070d41 	andeq	r0, r7, #4160	; 0x1040
     b3c:	41040e58 	tstmi	r4, r8, asr lr
     b40:	c7410d0d 	strbgt	r0, [r1, -sp, lsl #26]
     b44:	0000000e 	andeq	r0, r0, lr
     b48:	00000024 	andeq	r0, r0, r4, lsr #32
     b4c:	00000ae8 	andeq	r0, r0, r8, ror #21
     b50:	00000000 	andeq	r0, r0, r0
     b54:	0000002c 	andeq	r0, r0, ip, lsr #32
     b58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     b5c:	100e4101 	andne	r4, lr, r1, lsl #2
     b60:	4d070d41 	stcmi	13, cr0, [r7, #-260]	; 0xfffffefc
     b64:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     b68:	0ec7410d 	poleqs	f4, f7, #5.0
     b6c:	00000000 	andeq	r0, r0, r0
     b70:	00000024 	andeq	r0, r0, r4, lsr #32
     b74:	00000ae8 	andeq	r0, r0, r8, ror #21
     b78:	00000000 	andeq	r0, r0, r0
     b7c:	00000040 	andeq	r0, r0, r0, asr #32
     b80:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     b84:	100e4101 	andne	r4, lr, r1, lsl #2
     b88:	58070d41 	stmdapl	r7, {r0, r6, r8, sl, fp}
     b8c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     b90:	0ec7410d 	poleqs	f4, f7, #5.0
     b94:	00000000 	andeq	r0, r0, r0
     b98:	00000024 	andeq	r0, r0, r4, lsr #32
     b9c:	00000ae8 	andeq	r0, r0, r8, ror #21
     ba0:	00000000 	andeq	r0, r0, r0
     ba4:	00000038 	andeq	r0, r0, r8, lsr r0
     ba8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     bac:	100e4101 	andne	r4, lr, r1, lsl #2
     bb0:	53070d41 	movwpl	r0, #32065	; 0x7d41
     bb4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     bb8:	0ec7410d 	poleqs	f4, f7, #5.0
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	0000000c 	andeq	r0, r0, ip
     bc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bc8:	7c020001 	stcvc	0, cr0, [r2], {1}
     bcc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bd0:	00000020 	andeq	r0, r0, r0, lsr #32
     bd4:	00000bc0 	andeq	r0, r0, r0, asr #23
     bd8:	00000000 	andeq	r0, r0, r0
     bdc:	000000b8 	strheq	r0, [r0], -r8
     be0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     be4:	41018e02 	tstmi	r1, r2, lsl #28
     be8:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
     bec:	0e4d0207 	cdpeq	2, 4, cr0, cr13, cr7, {0}
     bf0:	0d0d4108 	stfeqs	f4, [sp, #-32]	; 0xffffffe0
     bf4:	00000020 	andeq	r0, r0, r0, lsr #32
     bf8:	00000bc0 	andeq	r0, r0, r0, asr #23
     bfc:	0800096c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp}
     c00:	00000174 	andeq	r0, r0, r4, ror r1
     c04:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     c08:	41018e02 	tstmi	r1, r2, lsl #28
     c0c:	0d41380e 	stcleq	8, cr3, [r1, #-56]	; 0xffffffc8
     c10:	0eb00207 	cdpeq	2, 11, cr0, cr0, cr7, {0}
     c14:	0d0d4108 	stfeqs	f4, [sp, #-32]	; 0xffffffe0
     c18:	00000024 	andeq	r0, r0, r4, lsr #32
     c1c:	00000bc0 	andeq	r0, r0, r0, asr #23
     c20:	00000000 	andeq	r0, r0, r0
     c24:	00000038 	andeq	r0, r0, r8, lsr r0
     c28:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c2c:	100e4101 	andne	r4, lr, r1, lsl #2
     c30:	56070d41 	strpl	r0, [r7], -r1, asr #26
     c34:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     c38:	0ec7410d 	poleqs	f4, f7, #5.0
     c3c:	00000000 	andeq	r0, r0, r0
     c40:	00000024 	andeq	r0, r0, r4, lsr #32
     c44:	00000bc0 	andeq	r0, r0, r0, asr #23
     c48:	00000000 	andeq	r0, r0, r0
     c4c:	00000056 	andeq	r0, r0, r6, asr r0
     c50:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c54:	180e4101 	stmdane	lr, {r0, r8, lr}
     c58:	65070d41 	strvs	r0, [r7, #-3393]	; 0xfffff2bf
     c5c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     c60:	0ec7410d 	poleqs	f4, f7, #5.0
     c64:	00000000 	andeq	r0, r0, r0
     c68:	00000024 	andeq	r0, r0, r4, lsr #32
     c6c:	00000bc0 	andeq	r0, r0, r0, asr #23
     c70:	00000000 	andeq	r0, r0, r0
     c74:	0000002a 	andeq	r0, r0, sl, lsr #32
     c78:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c7c:	100e4101 	andne	r4, lr, r1, lsl #2
     c80:	4f070d41 	svcmi	0x00070d41
     c84:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     c88:	0ec7410d 	poleqs	f4, f7, #5.0
     c8c:	00000000 	andeq	r0, r0, r0
     c90:	00000024 	andeq	r0, r0, r4, lsr #32
     c94:	00000bc0 	andeq	r0, r0, r0, asr #23
     c98:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
     c9c:	0000003e 	andeq	r0, r0, lr, lsr r0
     ca0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ca4:	100e4101 	andne	r4, lr, r1, lsl #2
     ca8:	59070d41 	stmdbpl	r7, {r0, r6, r8, sl, fp}
     cac:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     cb0:	0ec7410d 	poleqs	f4, f7, #5.0
     cb4:	00000000 	andeq	r0, r0, r0
     cb8:	00000024 	andeq	r0, r0, r4, lsr #32
     cbc:	00000bc0 	andeq	r0, r0, r0, asr #23
     cc0:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
     cc4:	0000008e 	andeq	r0, r0, lr, lsl #1
     cc8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ccc:	200e4101 	andcs	r4, lr, r1, lsl #2
     cd0:	02070d41 	andeq	r0, r7, #4160	; 0x1040
     cd4:	41040e41 	tstmi	r4, r1, asr #28
     cd8:	c7410d0d 	strbgt	r0, [r1, -sp, lsl #26]
     cdc:	0000000e 	andeq	r0, r0, lr
     ce0:	00000024 	andeq	r0, r0, r4, lsr #32
     ce4:	00000bc0 	andeq	r0, r0, r0, asr #23
     ce8:	00000000 	andeq	r0, r0, r0
     cec:	00000046 	andeq	r0, r0, r6, asr #32
     cf0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     cf4:	100e4101 	andne	r4, lr, r1, lsl #2
     cf8:	5d070d41 	stcpl	13, cr0, [r7, #-260]	; 0xfffffefc
     cfc:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     d00:	0ec7410d 	poleqs	f4, f7, #5.0
     d04:	00000000 	andeq	r0, r0, r0
     d08:	00000024 	andeq	r0, r0, r4, lsr #32
     d0c:	00000bc0 	andeq	r0, r0, r0, asr #23
     d10:	00000000 	andeq	r0, r0, r0
     d14:	00000038 	andeq	r0, r0, r8, lsr r0
     d18:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d1c:	100e4101 	andne	r4, lr, r1, lsl #2
     d20:	56070d41 	strpl	r0, [r7], -r1, asr #26
     d24:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     d28:	0ec7410d 	poleqs	f4, f7, #5.0
     d2c:	00000000 	andeq	r0, r0, r0
     d30:	00000024 	andeq	r0, r0, r4, lsr #32
     d34:	00000bc0 	andeq	r0, r0, r0, asr #23
     d38:	00000000 	andeq	r0, r0, r0
     d3c:	00000036 	andeq	r0, r0, r6, lsr r0
     d40:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d44:	100e4101 	andne	r4, lr, r1, lsl #2
     d48:	55070d41 	strpl	r0, [r7, #-3393]	; 0xfffff2bf
     d4c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     d50:	0ec7410d 	poleqs	f4, f7, #5.0
     d54:	00000000 	andeq	r0, r0, r0
     d58:	00000024 	andeq	r0, r0, r4, lsr #32
     d5c:	00000bc0 	andeq	r0, r0, r0, asr #23
     d60:	00000000 	andeq	r0, r0, r0
     d64:	0000003e 	andeq	r0, r0, lr, lsr r0
     d68:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d6c:	100e4101 	andne	r4, lr, r1, lsl #2
     d70:	59070d41 	stmdbpl	r7, {r0, r6, r8, sl, fp}
     d74:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     d78:	0ec7410d 	poleqs	f4, f7, #5.0
     d7c:	00000000 	andeq	r0, r0, r0
     d80:	00000024 	andeq	r0, r0, r4, lsr #32
     d84:	00000bc0 	andeq	r0, r0, r0, asr #23
     d88:	00000000 	andeq	r0, r0, r0
     d8c:	00000036 	andeq	r0, r0, r6, lsr r0
     d90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d94:	100e4101 	andne	r4, lr, r1, lsl #2
     d98:	55070d41 	strpl	r0, [r7, #-3393]	; 0xfffff2bf
     d9c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     da0:	0ec7410d 	poleqs	f4, f7, #5.0
     da4:	00000000 	andeq	r0, r0, r0
     da8:	00000024 	andeq	r0, r0, r4, lsr #32
     dac:	00000bc0 	andeq	r0, r0, r0, asr #23
     db0:	00000000 	andeq	r0, r0, r0
     db4:	0000003e 	andeq	r0, r0, lr, lsr r0
     db8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     dbc:	100e4101 	andne	r4, lr, r1, lsl #2
     dc0:	59070d41 	stmdbpl	r7, {r0, r6, r8, sl, fp}
     dc4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     dc8:	0ec7410d 	poleqs	f4, f7, #5.0
     dcc:	00000000 	andeq	r0, r0, r0
     dd0:	00000024 	andeq	r0, r0, r4, lsr #32
     dd4:	00000bc0 	andeq	r0, r0, r0, asr #23
     dd8:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
     ddc:	00000022 	andeq	r0, r0, r2, lsr #32
     de0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     de4:	100e4101 	andne	r4, lr, r1, lsl #2
     de8:	4b070d41 	blmi	1c42f4 <__Stack_Size+0x1c40f4>
     dec:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     df0:	0ec7410d 	poleqs	f4, f7, #5.0
     df4:	00000000 	andeq	r0, r0, r0
     df8:	00000024 	andeq	r0, r0, r4, lsr #32
     dfc:	00000bc0 	andeq	r0, r0, r0, asr #23
     e00:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
     e04:	0000001e 	andeq	r0, r0, lr, lsl r0
     e08:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e0c:	100e4101 	andne	r4, lr, r1, lsl #2
     e10:	49070d41 	stmdbmi	r7, {r0, r6, r8, sl, fp}
     e14:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     e18:	0ec7410d 	poleqs	f4, f7, #5.0
     e1c:	00000000 	andeq	r0, r0, r0
     e20:	00000024 	andeq	r0, r0, r4, lsr #32
     e24:	00000bc0 	andeq	r0, r0, r0, asr #23
     e28:	00000000 	andeq	r0, r0, r0
     e2c:	00000022 	andeq	r0, r0, r2, lsr #32
     e30:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e34:	100e4101 	andne	r4, lr, r1, lsl #2
     e38:	4b070d41 	blmi	1c4344 <__Stack_Size+0x1c4144>
     e3c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     e40:	0ec7410d 	poleqs	f4, f7, #5.0
     e44:	00000000 	andeq	r0, r0, r0
     e48:	00000024 	andeq	r0, r0, r4, lsr #32
     e4c:	00000bc0 	andeq	r0, r0, r0, asr #23
     e50:	00000000 	andeq	r0, r0, r0
     e54:	0000003a 	andeq	r0, r0, sl, lsr r0
     e58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e5c:	100e4101 	andne	r4, lr, r1, lsl #2
     e60:	57070d41 	strpl	r0, [r7, -r1, asr #26]
     e64:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     e68:	0ec7410d 	poleqs	f4, f7, #5.0
     e6c:	00000000 	andeq	r0, r0, r0
     e70:	00000024 	andeq	r0, r0, r4, lsr #32
     e74:	00000bc0 	andeq	r0, r0, r0, asr #23
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	00000038 	andeq	r0, r0, r8, lsr r0
     e80:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e84:	100e4101 	andne	r4, lr, r1, lsl #2
     e88:	56070d41 	strpl	r0, [r7], -r1, asr #26
     e8c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     e90:	0ec7410d 	poleqs	f4, f7, #5.0
     e94:	00000000 	andeq	r0, r0, r0
     e98:	00000024 	andeq	r0, r0, r4, lsr #32
     e9c:	00000bc0 	andeq	r0, r0, r0, asr #23
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	0000003e 	andeq	r0, r0, lr, lsr r0
     ea8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     eac:	100e4101 	andne	r4, lr, r1, lsl #2
     eb0:	59070d41 	stmdbpl	r7, {r0, r6, r8, sl, fp}
     eb4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     eb8:	0ec7410d 	poleqs	f4, f7, #5.0
     ebc:	00000000 	andeq	r0, r0, r0
     ec0:	00000024 	andeq	r0, r0, r4, lsr #32
     ec4:	00000bc0 	andeq	r0, r0, r0, asr #23
     ec8:	00000000 	andeq	r0, r0, r0
     ecc:	0000003e 	andeq	r0, r0, lr, lsr r0
     ed0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ed4:	100e4101 	andne	r4, lr, r1, lsl #2
     ed8:	59070d41 	stmdbpl	r7, {r0, r6, r8, sl, fp}
     edc:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     ee0:	0ec7410d 	poleqs	f4, f7, #5.0
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	00000024 	andeq	r0, r0, r4, lsr #32
     eec:	00000bc0 	andeq	r0, r0, r0, asr #23
     ef0:	00000000 	andeq	r0, r0, r0
     ef4:	0000003e 	andeq	r0, r0, lr, lsr r0
     ef8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     efc:	100e4101 	andne	r4, lr, r1, lsl #2
     f00:	59070d41 	stmdbpl	r7, {r0, r6, r8, sl, fp}
     f04:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     f08:	0ec7410d 	poleqs	f4, f7, #5.0
     f0c:	00000000 	andeq	r0, r0, r0
     f10:	00000024 	andeq	r0, r0, r4, lsr #32
     f14:	00000bc0 	andeq	r0, r0, r0, asr #23
     f18:	00000000 	andeq	r0, r0, r0
     f1c:	00000042 	andeq	r0, r0, r2, asr #32
     f20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f24:	100e4101 	andne	r4, lr, r1, lsl #2
     f28:	5b070d41 	blpl	1c4434 <__Stack_Size+0x1c4234>
     f2c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     f30:	0ec7410d 	poleqs	f4, f7, #5.0
     f34:	00000000 	andeq	r0, r0, r0
     f38:	00000024 	andeq	r0, r0, r4, lsr #32
     f3c:	00000bc0 	andeq	r0, r0, r0, asr #23
     f40:	00000000 	andeq	r0, r0, r0
     f44:	0000003e 	andeq	r0, r0, lr, lsr r0
     f48:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f4c:	100e4101 	andne	r4, lr, r1, lsl #2
     f50:	59070d41 	stmdbpl	r7, {r0, r6, r8, sl, fp}
     f54:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     f58:	0ec7410d 	poleqs	f4, f7, #5.0
     f5c:	00000000 	andeq	r0, r0, r0
     f60:	00000024 	andeq	r0, r0, r4, lsr #32
     f64:	00000bc0 	andeq	r0, r0, r0, asr #23
     f68:	00000000 	andeq	r0, r0, r0
     f6c:	00000036 	andeq	r0, r0, r6, lsr r0
     f70:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f74:	100e4101 	andne	r4, lr, r1, lsl #2
     f78:	55070d41 	strpl	r0, [r7, #-3393]	; 0xfffff2bf
     f7c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     f80:	0ec7410d 	poleqs	f4, f7, #5.0
     f84:	00000000 	andeq	r0, r0, r0
     f88:	00000024 	andeq	r0, r0, r4, lsr #32
     f8c:	00000bc0 	andeq	r0, r0, r0, asr #23
     f90:	00000000 	andeq	r0, r0, r0
     f94:	0000003e 	andeq	r0, r0, lr, lsr r0
     f98:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f9c:	100e4101 	andne	r4, lr, r1, lsl #2
     fa0:	59070d41 	stmdbpl	r7, {r0, r6, r8, sl, fp}
     fa4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     fa8:	0ec7410d 	poleqs	f4, f7, #5.0
     fac:	00000000 	andeq	r0, r0, r0
     fb0:	00000024 	andeq	r0, r0, r4, lsr #32
     fb4:	00000bc0 	andeq	r0, r0, r0, asr #23
     fb8:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
     fbc:	00000036 	andeq	r0, r0, r6, lsr r0
     fc0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     fc4:	180e4101 	stmdane	lr, {r0, r8, lr}
     fc8:	55070d41 	strpl	r0, [r7, #-3393]	; 0xfffff2bf
     fcc:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     fd0:	0ec7410d 	poleqs	f4, f7, #5.0
     fd4:	00000000 	andeq	r0, r0, r0
     fd8:	00000024 	andeq	r0, r0, r4, lsr #32
     fdc:	00000bc0 	andeq	r0, r0, r0, asr #23
     fe0:	00000000 	andeq	r0, r0, r0
     fe4:	00000020 	andeq	r0, r0, r0, lsr #32
     fe8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     fec:	100e4101 	andne	r4, lr, r1, lsl #2
     ff0:	4a070d41 	bmi	1c44fc <__Stack_Size+0x1c42fc>
     ff4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
     ff8:	0ec7410d 	poleqs	f4, f7, #5.0
     ffc:	00000000 	andeq	r0, r0, r0
    1000:	00000024 	andeq	r0, r0, r4, lsr #32
    1004:	00000bc0 	andeq	r0, r0, r0, asr #23
    1008:	00000000 	andeq	r0, r0, r0
    100c:	000000b4 	strheq	r0, [r0], -r4
    1010:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1014:	200e4101 	andcs	r4, lr, r1, lsl #2
    1018:	02070d41 	andeq	r0, r7, #4160	; 0x1040
    101c:	41040e54 	tstmi	r4, r4, asr lr
    1020:	c7410d0d 	strbgt	r0, [r1, -sp, lsl #26]
    1024:	0000000e 	andeq	r0, r0, lr
    1028:	00000024 	andeq	r0, r0, r4, lsr #32
    102c:	00000bc0 	andeq	r0, r0, r0, asr #23
    1030:	00000000 	andeq	r0, r0, r0
    1034:	00000038 	andeq	r0, r0, r8, lsr r0
    1038:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    103c:	180e4101 	stmdane	lr, {r0, r8, lr}
    1040:	56070d41 	strpl	r0, [r7], -r1, asr #26
    1044:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
    1048:	0ec7410d 	poleqs	f4, f7, #5.0
    104c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_str:

00000000 <.debug_str>:
#include "usart.h"
#include "log.h"
#include "libc.h"

s32 _assert(const char *file_name, const char *func_name, u32 line_num, char *desc)
{
       0:	5f425355 	svcpl	0x00425355
       4:	435f504c 	cmpmi	pc, #76	; 0x4c
       8:	5f314e41 	svcpl	0x00314e41
       c:	5f305852 	svcpl	0x00305852
    PRINT_EMG("[%s][%s][%d]: %s\n", file_name, func_name, line_num, desc);
      10:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
      14:	52534200 	subspl	r4, r3, #0, 4
      18:	44530052 	ldrbmi	r0, [r3], #-82	; 0xffffffae
      1c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
      20:	006e5152 	rsbeq	r5, lr, r2, asr r1
    while(1);
      24:	4f495047 	svcmi	0x00495047
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
      28:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 30 <_Minimum_Stack_Size-0xd0>
      2c:	41430065 	cmpmi	r3, r5, rrx
      30:	535f314e 	cmppl	pc, #-2147483629	; 0x80000013
  }
}
      34:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
      38:	006e5152 	rsbeq	r5, lr, r2, asr r1
      3c:	31414d44 	cmpcc	r1, r4, asr #26
	USART_SendData(pUSARTx,temp_h);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);
	
	/* 发送低八位 */
	USART_SendData(pUSARTx,temp_l);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);	
      40:	6168435f 	cmnvs	r8, pc, asr r3
      44:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
      48:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
      4c:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
}
      50:	5f324332 	svcpl	0x00324332
      54:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
  {
    bitstatus = SET;
      58:	006e5152 	rsbeq	r5, lr, r2, asr r1
      5c:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
  }
  else
  {
    bitstatus = RESET;
      60:	5152495f 	cmppl	r2, pc, asr r9
  }

  /* Return the flag status */
  return bitstatus;
}
      64:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
      68:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
      6c:	6e6e6168 	powvsez	f6, f6, #0.0
      70:	5f326c65 	svcpl	0x00326c65
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      74:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
      78:	72617500 	rsbvc	r7, r1, #0, 10
      7c:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  }    
  else
  {
    if (USARTx == UART5)
      80:	46007374 			; <UNDEFINED> instruction: 0x46007374
      84:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      88:	616e6f69 	cmnvs	lr, r9, ror #30
      8c:	6174536c 	cmnvs	r4, ip, ror #6
      90:	46006574 			; <UNDEFINED> instruction: 0x46006574
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
      94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
      98:	5152495f 	cmppl	r2, pc, asr r9
    }
  }
}
      9c:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
      a0:	5f304954 	svcpl	0x00304954
      a4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
      a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
      ac:	646f4d4f 	strbtvs	r4, [pc], #-3407	; b4 <_Minimum_Stack_Size-0x4c>
      b0:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
      b4:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
      b8:	58450066 	stmdapl	r5, {r1, r2, r5, r6}^
}
      bc:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0xfffff6ac
      c0:	5f30315f 	svcpl	0x0030315f
      c4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
      c8:	41535500 	cmpmi	r3, r0, lsl #10
      cc:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
      d0:	42706f74 	rsbsmi	r6, r0, #116, 30	; 0x1d0
      d4:	00737469 	rsbseq	r7, r3, r9, ror #8
      d8:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
      dc:	495f5653 	ldmdbmi	pc, {r0, r1, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
      e0:	006e5152 	rsbeq	r5, lr, r2, asr r1
      e4:	54524155 	ldrbpl	r4, [r2], #-341	; 0xfffffeab
      e8:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
      ec:	52006e51 	andpl	r6, r0, #1296	; 0x510
      f0:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
      f4:	006e5152 	rsbeq	r5, lr, r2, asr r1
      f8:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
      fc:	6d654d00 	stclvs	13, cr4, [r5, #-0]
     100:	4d79726f 	lfmmi	f7, 2, [r9, #-444]!	; 0xfffffe44
     104:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     108:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
     10c:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
     110:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     114:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
     118:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     11c:	72745364 	rsbsvc	r5, r4, #100, 6	; 0x90000001
     120:	00676e69 	rsbeq	r6, r7, r9, ror #28
     124:	41535570 	cmpmi	r3, r0, ror r5
     128:	00785452 	rsbseq	r5, r8, r2, asr r4
     12c:	33434441 	movtcc	r4, #13377	; 0x3441
     130:	5152495f 	cmppl	r2, pc, asr r9
     134:	5355006e 	cmppl	r5, #110	; 0x6e
     138:	5f545241 	svcpl	0x00545241
     13c:	64756142 	ldrbtvs	r6, [r5], #-322	; 0xfffffebe
     140:	65746152 	ldrbvs	r6, [r4, #-338]!	; 0xfffffeae
     144:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
     148:	00685f70 	rsbeq	r5, r8, r0, ror pc
     14c:	706d6574 	rsbvc	r6, sp, r4, ror r5
     150:	54006c5f 	strpl	r6, [r0], #-3167	; 0xfffff3a1
     154:	5f314d49 	svcpl	0x00314d49
     158:	5f4b5242 	svcpl	0x004b5242
     15c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     160:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     164:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     168:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     16c:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     170:	72640066 	rsbvc	r0, r4, #102	; 0x66
     174:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     178:	6173752f 	cmnvs	r3, pc, lsr #10
     17c:	752f7472 	strvc	r7, [pc, #-1138]!	; fffffd12 <BootRAM+0xe1f04b3>
     180:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
     184:	5300632e 	movwpl	r6, #814	; 0x32e
     188:	5f314950 	svcpl	0x00314950
     18c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     190:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     194:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
     198:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
     19c:	5f31414d 	svcpl	0x0031414d
     1a0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     1a4:	346c656e 	strbtcc	r6, [ip], #-1390	; 0xfffffa92
     1a8:	5152495f 	cmppl	r2, pc, asr r9
     1ac:	6f6c006e 	svcvs	0x006c006e
     1b0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
     1b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     1b8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     1bc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
     1c0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
     1c4:	755f5f00 	ldrbvc	r5, [pc, #-3840]	; fffff2cc <BootRAM+0xe1efa6d>
     1c8:	31746e69 	cmncc	r4, r9, ror #28
     1cc:	00745f36 	rsbseq	r5, r4, r6, lsr pc
     1d0:	314e4143 	cmpcc	lr, r3, asr #2
     1d4:	3158525f 	cmpcc	r8, pc, asr r2
     1d8:	5152495f 	cmppl	r2, pc, asr r9
     1dc:	5355006e 	cmppl	r5, #110	; 0x6e
     1e0:	5f545241 	svcpl	0x00545241
     1e4:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xfffff0a9
     1e8:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     1ec:	47006874 	smlsdxmi	r0, r4, r8, r6
     1f0:	5f4f4950 	svcpl	0x004f4950
     1f4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     1f8:	4450495f 	ldrbmi	r4, [r0], #-2399	; 0xfffff6a1
     1fc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     200:	6f4d5f4f 	svcvs	0x004d5f4f
     204:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     208:	55005550 	strpl	r5, [r0, #-1360]	; 0xfffffab0
     20c:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     210:	41435f50 	cmpmi	r3, r0, asr pc
     214:	545f314e 	ldrbpl	r3, [pc], #-334	; 21c <__Stack_Size+0x1c>
     218:	52495f58 	subpl	r5, r9, #88, 30	; 0x160
     21c:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     220:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     224:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     228:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     22c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     230:	7261485f 	rsbvc	r4, r1, #6225920	; 0x5f0000
     234:	72617764 	rsbvc	r7, r1, #100, 14	; 0x1900000
     238:	6f6c4665 	svcvs	0x006c4665
     23c:	6e6f4377 	mcrvs	3, 3, r4, cr15, cr7, {3}
     240:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 78 <_Minimum_Stack_Size-0x88>
     244:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     248:	6f4d5f4f 	svcvs	0x004d5f4f
     24c:	4f5f6564 	svcmi	0x005f6564
     250:	4f5f7475 	svcmi	0x005f7475
     254:	564e0044 	strbpl	r0, [lr], -r4, asr #32
     258:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     25c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     260:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     264:	646d436c 	strbtvs	r4, [sp], #-876	; 0xfffffc94
     268:	41535500 	cmpmi	r3, r0, lsl #10
     26c:	545f5452 	ldrbpl	r5, [pc], #-1106	; 274 <__Stack_Size+0x74>
     270:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     274:	45006665 	strmi	r6, [r0, #-1637]	; 0xfffff99b
     278:	32495458 	subcc	r5, r9, #88, 8	; 0x58000000
     27c:	5152495f 	cmppl	r2, pc, asr r9
     280:	3249006e 	subcc	r0, r9, #110	; 0x6e
     284:	455f3243 	ldrbmi	r3, [pc, #-579]	; 49 <_Minimum_Stack_Size-0xb7>
     288:	52495f56 	subpl	r5, r9, #344	; 0x158
     28c:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     290:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     294:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     298:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     29c:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0xfffffc8b
     2a0:	53006572 	movwpl	r6, #1394	; 0x572
     2a4:	5f334950 	svcpl	0x00334950
     2a8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     2ac:	53494400 	movtpl	r4, #37888	; 0x9400
     2b0:	454c4241 	strbmi	r4, [ip, #-577]	; 0xfffffdbf
     2b4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     2b8:	6f4d5f4f 	svcvs	0x004d5f4f
     2bc:	4f5f6564 	svcmi	0x005f6564
     2c0:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
     2c4:	4d440050 	stclmi	0, cr0, [r4, #-320]	; 0xfffffec0
     2c8:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     2cc:	6e6e6168 	powvsez	f6, f6, #0.0
     2d0:	5f366c65 	svcpl	0x00366c65
     2d4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     2d8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     2dc:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     2e0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
     2e4:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
     2e8:	00657275 	rsbeq	r7, r5, r5, ror r2
     2ec:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     2f0:	6168435f 	cmnvs	r8, pc, asr r3
     2f4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     2f8:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     2fc:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
     300:	5f334d49 	svcpl	0x00334d49
     304:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     308:	414d4400 	cmpmi	sp, r0, lsl #8
     30c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     310:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     314:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     318:	006e5152 	rsbeq	r5, lr, r2, asr r1
     31c:	61746164 	cmnvs	r4, r4, ror #2
     320:	41535500 	cmpmi	r3, r0, lsl #10
     324:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; 1e4 <_Minimum_Stack_Size+0xe4>
     328:	0065646f 	rsbeq	r6, r5, pc, ror #8
     32c:	57425355 	smlsldpl	r5, r2, r5, r3
     330:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
     334:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
     338:	6c006e51 	stcvs	14, cr6, [r0], {81}	; 0x51
     33c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     340:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     344:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
     348:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
     34c:	52495f47 	subpl	r5, r9, #284	; 0x11c
     350:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     354:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     358:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     35c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     360:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     364:	61735500 	cmnvs	r3, r0, lsl #10
     368:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
     36c:	41646e65 	cmnmi	r4, r5, ror #28
     370:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
     374:	73754200 	cmnvc	r5, #0, 4
     378:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     37c:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
     380:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
     384:	5f434956 	svcpl	0x00434956
     388:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     38c:	6e6e6168 	powvsez	f6, f6, #0.0
     390:	75536c65 	ldrbvc	r6, [r3, #-3173]	; 0xfffff39b
     394:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
     398:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
     39c:	58450079 	stmdapl	r5, {r0, r3, r4, r5, r6}^
     3a0:	5f344954 	svcpl	0x00344954
     3a4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     3a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     3ac:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     3b0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
     3b4:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
     3b8:	00657275 	rsbeq	r7, r5, r5, ror r2
     3bc:	6f6f722f 	svcvs	0x006f722f
     3c0:	736f2f74 	cmnvc	pc, #116, 30	; 0x1d0
     3c4:	2d752f73 	ldclcs	15, cr2, [r5, #-460]!	; 0xfffffe34
     3c8:	6e696874 	mcrvs	8, 3, r6, cr9, cr4, {3}
     3cc:	752f7367 	strvc	r7, [pc, #-871]!	; 6d <_Minimum_Stack_Size-0x93>
     3d0:	616f6c74 	smcvs	63172	; 0xf6c4
     3d4:	00726564 	rsbseq	r6, r2, r4, ror #10
     3d8:	5f445650 	svcpl	0x00445650
     3dc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     3e0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     3e4:	52495f43 	subpl	r5, r9, #268	; 0x10c
     3e8:	61684351 	cmnvs	r8, r1, asr r3
     3ec:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     3f0:	414d4400 	cmpmi	sp, r0, lsl #8
     3f4:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     3f8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     3fc:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     400:	006e5152 	rsbeq	r5, lr, r2, asr r1
     404:	354d4954 	strbcc	r4, [sp, #-2388]	; 0xfffff6ac
     408:	5152495f 	cmppl	r2, pc, asr r9
     40c:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     410:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     414:	6e6e6168 	powvsez	f6, f6, #0.0
     418:	5f336c65 	svcpl	0x00336c65
     41c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     420:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     424:	52545f38 	subspl	r5, r4, #56, 30	; 0xe0
     428:	4f435f47 	svcmi	0x00435f47
     42c:	52495f4d 	subpl	r5, r9, #308	; 0x134
     430:	47006e51 	smlsdmi	r0, r1, lr, r6
     434:	5f4f4950 	svcpl	0x004f4950
     438:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     43c:	5f46415f 	svcpl	0x0046415f
     440:	4900444f 	stmdbmi	r0, {r0, r1, r2, r3, r6, sl, lr}
     444:	5f314332 	svcpl	0x00314332
     448:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     44c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     450:	61727261 	cmnvs	r2, r1, ror #4
     454:	73550079 	cmpvc	r5, #121	; 0x79
     458:	5f747261 	svcpl	0x00747261
     45c:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
     460:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
     464:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     468:	50555f31 	subspl	r5, r5, r1, lsr pc
     46c:	5152495f 	cmppl	r2, pc, asr r9
     470:	5047006e 	subpl	r0, r7, lr, rrx
     474:	535f4f49 	cmppl	pc, #292	; 0x124
     478:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     47c:	4d30315f 	ldfmis	f3, [r0, #-380]!	; 0xfffffe84
     480:	54007a48 	strpl	r7, [r0], #-2632	; 0xfffff5b8
     484:	5f384d49 	svcpl	0x00384d49
     488:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     48c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     490:	4f495047 	svcmi	0x00495047
     494:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
     498:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     49c:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     4a0:	4e470066 	cdpmi	0, 4, cr0, cr7, cr6, {3}
     4a4:	31432055 	qdaddcc	r2, r5, r3
     4a8:	2e352031 	mrccs	0, 1, r2, cr5, cr1, {1}
     4ac:	20312e34 	eorscs	r2, r1, r4, lsr lr
     4b0:	36313032 			; <UNDEFINED> instruction: 0x36313032
     4b4:	39313930 	ldmdbcc	r1!, {r4, r5, r8, fp, ip, sp}
     4b8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
     4bc:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
     4c0:	5b202965 	blpl	80aa5c <__Stack_Size+0x80a85c>
     4c4:	2f4d5241 	svccs	0x004d5241
     4c8:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xfffff29b
     4cc:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
     4d0:	622d352d 	eorvs	r3, sp, #188743680	; 0xb400000
     4d4:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
     4d8:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
     4dc:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     4e0:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
     4e4:	39343034 	ldmdbcc	r4!, {r2, r4, r5, ip, sp}
     4e8:	2d205d36 	stccs	13, cr5, [r0, #-216]!	; 0xffffff28
     4ec:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
     4f0:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
     4f4:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
     4f8:	2d20336d 	stccs	3, cr3, [r0, #-436]!	; 0xfffffe4c
     4fc:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
     500:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
     504:	4f2d2067 	svcmi	0x002d2067
     508:	662d2030 			; <UNDEFINED> instruction: 0x662d2030
     50c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
     510:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     514:	6365732d 	cmnvs	r5, #-1275068416	; 0xb4000000
     518:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     51c:	54520073 	ldrbpl	r0, [r2], #-115	; 0xffffff8d
     520:	52495f43 	subpl	r5, r9, #268	; 0x10c
     524:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     528:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
     52c:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     530:	6c614864 	stclvs	8, cr4, [r1], #-400	; 0xfffffe70
     534:	726f5766 	rsbvc	r5, pc, #26738688	; 0x1980000
     538:	45520064 	ldrbmi	r0, [r2, #-100]	; 0xffffff9c
     53c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     540:	00304445 	eorseq	r4, r0, r5, asr #8
     544:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     548:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     54c:	45520031 	ldrbmi	r0, [r2, #-49]	; 0xffffffcf
     550:	56524553 			; <UNDEFINED> instruction: 0x56524553
     554:	00324445 	eorseq	r4, r2, r5, asr #8
     558:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     55c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     560:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
     564:	56524553 			; <UNDEFINED> instruction: 0x56524553
     568:	00344445 	eorseq	r4, r4, r5, asr #8
     56c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     570:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     574:	45520035 	ldrbmi	r0, [r2, #-53]	; 0xffffffcb
     578:	56524553 			; <UNDEFINED> instruction: 0x56524553
     57c:	00364445 	eorseq	r4, r6, r5, asr #8
     580:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     584:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
     588:	50470074 	subpl	r0, r7, r4, ror r0
     58c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 470 <__Stack_Size+0x270>
     590:	5f65646f 	svcpl	0x0065646f
     594:	505f4641 	subspl	r4, pc, r1, asr #12
     598:	53550050 	cmppl	r5, #80	; 0x50
     59c:	31545241 	cmpcc	r4, r1, asr #4
     5a0:	5152495f 	cmppl	r2, pc, asr r9
     5a4:	4155006e 	cmpmi	r5, lr, rrx
     5a8:	5f355452 	svcpl	0x00355452
     5ac:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     5b0:	4d544900 	ldclmi	9, cr4, [r4, #-0]
     5b4:	4278525f 	rsbsmi	r5, r8, #-268435451	; 0xf0000005
     5b8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     5bc:	6f4e0072 	svcvs	0x004e0072
     5c0:	73614d6e 	cmnvc	r1, #7040	; 0x1b80
     5c4:	6c62616b 	stfvse	f6, [r2], #-428	; 0xfffffe54
     5c8:	746e4965 	strbtvc	r4, [lr], #-2405	; 0xfffff69b
     5cc:	5152495f 	cmppl	r2, pc, asr r9
     5d0:	5047006e 	subpl	r0, r7, lr, rrx
     5d4:	505f4f49 	subspl	r4, pc, r9, asr #30
     5d8:	54006e69 	strpl	r6, [r0], #-3689	; 0xfffff197
     5dc:	5f314d49 	svcpl	0x00314d49
     5e0:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     5e4:	006e5152 	rsbeq	r5, lr, r2, asr r1
     5e8:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     5ec:	5f43435f 	svcpl	0x0043435f
     5f0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     5f4:	4d534600 	ldclmi	6, cr4, [r3, #-0]
     5f8:	52495f43 	subpl	r5, r9, #268	; 0x10c
     5fc:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     600:	31495458 	cmpcc	r9, r8, asr r4
     604:	5152495f 	cmppl	r2, pc, asr r9
     608:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     60c:	545f314d 	ldrbpl	r3, [pc], #-333	; 614 <__Stack_Size+0x414>
     610:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     614:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     618:	006e5152 	rsbeq	r5, lr, r2, asr r1
     61c:	4f495047 	svcmi	0x00495047
     620:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     624:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     628:	43324900 	teqmi	r2, #0, 18
     62c:	52455f31 	subpl	r5, r5, #49, 30	; 0xc4
     630:	5152495f 	cmppl	r2, pc, asr r9
     634:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
     638:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     63c:	52495f6b 	subpl	r5, r9, #428	; 0x1ac
     640:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
     644:	4c42414e 	stfmie	f4, [r2], {78}	; 0x4e
     648:	69730045 	ldmdbvs	r3!, {r0, r2, r6}^
     64c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
     650:	54006570 	strpl	r6, [r0], #-1392	; 0xfffffa90
     654:	5f324d49 	svcpl	0x00324d49
     658:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     65c:	62654400 	rsbvs	r4, r5, #0, 8
     660:	6f4d6775 	svcvs	0x004d6775
     664:	6f74696e 	svcvs	0x0074696e
     668:	52495f72 	subpl	r5, r9, #456	; 0x1c8
     66c:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     670:	65676173 	strbvs	r6, [r7, #-371]!	; 0xfffffe8d
     674:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     678:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
     67c:	47006e51 	smlsdmi	r0, r1, lr, r6
     680:	5f4f4950 	svcpl	0x004f4950
     684:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     688:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     68c:	00666544 	rsbeq	r6, r6, r4, asr #10
     690:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     694:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
     698:	61686320 	cmnvs	r8, r0, lsr #6
     69c:	5f5f0072 	svcpl	0x005f0072
     6a0:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
     6a4:	745f3233 	ldrbvc	r3, [pc], #-563	; 6ac <__Stack_Size+0x4ac>
     6a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     6ac:	6f4d5f4f 	svcvs	0x004d5f4f
     6b0:	415f6564 	cmpmi	pc, r4, ror #10
     6b4:	47004e49 	strmi	r4, [r0, -r9, asr #28]
     6b8:	5f4f4950 	svcpl	0x004f4950
     6bc:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
     6c0:	30355f64 	eorscc	r5, r5, r4, ror #30
     6c4:	007a484d 	rsbseq	r4, sl, sp, asr #16
     6c8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     6cc:	5f355f39 	svcpl	0x00355f39
     6d0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     6d4:	43565300 	cmpmi	r6, #0, 6
     6d8:	5f6c6c61 	svcpl	0x006c6c61
     6dc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     6e0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     6e4:	70535f4f 	subsvc	r5, r3, pc, asr #30
     6e8:	5f646565 	svcpl	0x00646565
     6ec:	7a484d32 	bvc	1213bbc <__Stack_Size+0x12139bc>
     6f0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     6f4:	6f435f43 	svcvs	0x00435f43
     6f8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6fc:	74617275 	strbtvc	r7, [r1], #-629	; 0xfffffd8b
     700:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     704:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     708:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     70c:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     710:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     714:	50530066 	subspl	r0, r3, r6, rrx
     718:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     71c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     720:	374d4954 	smlsldcc	r4, sp, r4, r9
     724:	5152495f 	cmppl	r2, pc, asr r9
     728:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     72c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     730:	6e6e6168 	powvsez	f6, f6, #0.0
     734:	5f356c65 	svcpl	0x00356c65
     738:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     73c:	41535500 	cmpmi	r3, r0, lsl #10
     740:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
     744:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
     748:	53550079 	cmppl	r5, #121	; 0x79
     74c:	5f545241 	svcpl	0x00545241
     750:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     754:	5f006769 	svcpl	0x00006769
     758:	6e69755f 	mcrvs	5, 3, r7, cr9, cr15, {2}
     75c:	745f3874 	ldrbvc	r3, [pc], #-2164	; 764 <__Stack_Size+0x564>
     760:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     764:	70535f4f 	subsvc	r5, r3, pc, asr #30
     768:	00646565 	rsbeq	r6, r4, r5, ror #10
     76c:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     770:	4b52425f 	blmi	14910f4 <__Stack_Size+0x1490ef4>
     774:	5152495f 	cmppl	r2, pc, asr r9
     778:	6873006e 	ldmdavs	r3!, {r1, r2, r3, r5, r6}^
     77c:	2074726f 	rsbscs	r7, r4, pc, ror #4
     780:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     784:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
     788:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
     78c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     790:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     794:	006e5152 	rsbeq	r5, lr, r2, asr r1
     798:	4349564e 	movtmi	r5, #38478	; 0x964e
     79c:	5152495f 	cmppl	r2, pc, asr r9
     7a0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     7a4:	506c656e 	rsbpl	r6, ip, lr, ror #10
     7a8:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!	; 0xfffffe38
     7ac:	6f697470 	svcvs	0x00697470
     7b0:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
     7b4:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
     7b8:	4d440079 	stclmi	0, cr0, [r4, #-484]	; 0xfffffe1c
     7bc:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     7c0:	6e6e6168 	powvsez	f6, f6, #0.0
     7c4:	5f346c65 	svcpl	0x00346c65
     7c8:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     7cc:	41006e51 	tstmi	r0, r1, asr lr
     7d0:	5f314344 	svcpl	0x00314344
     7d4:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     7d8:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
     7dc:	5f32414d 	svcpl	0x0032414d
     7e0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     7e4:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     7e8:	5152495f 	cmppl	r2, pc, asr r9
     7ec:	5047006e 	subpl	r0, r7, lr, rrx
     7f0:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 6d4 <__Stack_Size+0x4d4>
     7f4:	5f65646f 	svcpl	0x0065646f
     7f8:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     7fc:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xfffff0b4
     800:	00474e49 	subeq	r4, r7, r9, asr #28
     804:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     808:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     80c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     810:	504d4154 	subpl	r4, sp, r4, asr r1
     814:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     818:	006e5152 	rsbeq	r5, lr, r2, asr r1
     81c:	524b434c 	subpl	r4, fp, #76, 6	; 0x30000001
     820:	43545200 	cmpmi	r4, #0, 4
     824:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     828:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     82c:	4c006e51 	stcmi	14, cr6, [r0], {81}	; 0x51
     830:	4d5f474f 	ldclmi	7, cr4, [pc, #-316]	; 6fc <__Stack_Size+0x4fc>
     834:	64005841 	strvs	r5, [r0], #-2113	; 0xfffff7bf
     838:	00637365 	rsbeq	r7, r3, r5, ror #6
     83c:	5f474f4c 	svcpl	0x00474f4c
     840:	00525245 	subseq	r5, r2, r5, asr #4
     844:	656c6966 	strbvs	r6, [ip, #-2406]!	; 0xfffff69a
     848:	6d616e5f 	stclvs	14, cr6, [r1, #-380]!	; 0xfffffe84
     84c:	6c700065 	ldclvs	0, cr0, [r0], #-404	; 0xfffffe6c
     850:	6f667461 	svcvs	0x00667461
     854:	6d2f6d72 	stcvs	13, cr6, [pc, #-456]!	; 694 <__Stack_Size+0x494>
     858:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     85c:	616d0063 	cmnvs	sp, r3, rrx
     860:	4c006e69 	stcmi	14, cr6, [r0], {105}	; 0x69
     864:	455f474f 	ldrbmi	r4, [pc, #-1871]	; 11d <_Minimum_Stack_Size+0x1d>
     868:	4c00474d 	stcmi	7, cr4, [r0], {77}	; 0x4d
     86c:	4c5f474f 	mrrcmi	7, 4, r4, pc, cr15	; <UNPREDICTABLE>
     870:	4c455645 	mcrrmi	6, 4, r5, r5, cr5
     874:	4c00455f 	cfstr32mi	mvfx4, [r0], {95}	; 0x5f
     878:	575f474f 	ldrbpl	r4, [pc, -pc, asr #14]
     87c:	004e5241 	subeq	r5, lr, r1, asr #4
     880:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
     884:	6d616e5f 	stclvs	14, cr6, [r1, #-380]!	; 0xfffffe84
     888:	696c0065 	stmdbvs	ip!, {r0, r2, r5, r6}^
     88c:	6e5f656e 	cdpvs	5, 5, cr6, cr15, cr14, {3}
     890:	5f006d75 	svcpl	0x00006d75
     894:	65737361 	ldrbvs	r7, [r3, #-865]!	; 0xfffffc9f
     898:	4c007472 	cfstrsmi	mvf7, [r0], {114}	; 0x72
     89c:	495f474f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     8a0:	004f464e 	subeq	r4, pc, lr, asr #12
     8a4:	5f474f4c 	svcpl	0x00474f4c
     8a8:	55424544 	strbpl	r4, [r2, #-1348]	; 0xfffffabc
     8ac:	6c700047 	ldclvs	0, cr0, [r0], #-284	; 0xfffffee4
     8b0:	6f667461 	svcvs	0x00667461
     8b4:	732f6d72 			; <UNDEFINED> instruction: 0x732f6d72
     8b8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     8bc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     8c0:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     8c4:	73550063 	cmpvc	r5, #99	; 0x63
     8c8:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     8cc:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
     8d0:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     8d4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     8d8:	73754200 	cmnvc	r5, #0, 4
     8dc:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     8e0:	61485f74 	hvcvs	34292	; 0x85f4
     8e4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     8e8:	61480072 	hvcvs	32770	; 0x8002
     8ec:	61466472 	hvcvs	26178	; 0x6642
     8f0:	5f746c75 	svcpl	0x00746c75
     8f4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     8f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     8fc:	5f494d4e 	svcpl	0x00494d4e
     900:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     904:	0072656c 	rsbseq	r6, r2, ip, ror #10
     908:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
     90c:	485f5653 	ldmdami	pc, {r0, r1, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     910:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     914:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
     918:	614d6d65 	cmpvs	sp, r5, ror #26
     91c:	6567616e 	strbvs	r6, [r7, #-366]!	; 0xfffffe92
     920:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     924:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     928:	73795300 	cmnvc	r9, #0, 6
     92c:	6b636954 	blvs	18dae84 <__Stack_Size+0x18dac84>
     930:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     934:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     938:	43565300 	cmpmi	r6, #0, 6
     93c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     940:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     944:	62654400 	rsbvs	r4, r5, #0, 8
     948:	6f4d6775 	svcvs	0x004d6775
     94c:	61485f6e 	cmpvs	r8, lr, ror #30
     950:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     954:	43520072 	cmpmi	r2, #114	; 0x72
     958:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     95c:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     960:	50410066 	subpl	r0, r1, r6, rrx
     964:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
     968:	4d005254 	sfmmi	f5, 4, [r0, #-336]	; 0xfffffeb0
     96c:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
     970:	43444200 	movtmi	r4, #16896	; 0x4200
     974:	53480052 	movtpl	r0, #32850	; 0x8052
     978:	61745345 	cmnvs	r4, r5, asr #6
     97c:	00737574 	rsbseq	r7, r3, r4, ror r5
     980:	49555043 	ldmdbmi	r5, {r0, r1, r6, ip, lr}^
     984:	46430044 	strbmi	r0, [r3], -r4, asr #32
     988:	41005247 	tstmi	r0, r7, asr #4
     98c:	45314250 	ldrmi	r4, [r1, #-592]!	; 0xfffffdb0
     990:	4900524e 	stmdbmi	r0, {r1, r2, r3, r6, r9, ip, lr}
     994:	00525343 	subseq	r5, r2, r3, asr #6
     998:	4b54504f 	blmi	1514adc <__Stack_Size+0x15148dc>
     99c:	00525945 	subseq	r5, r2, r5, asr #18
     9a0:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
     9a4:	6c6c7000 	stclvs	0, cr7, [ip], #-0
     9a8:	6c6c756d 	cfstr64vs	mvdx7, [ip], #-436	; 0xfffffe4c
     9ac:	42484100 	submi	r4, r8, #0, 2
     9b0:	00524e45 	subseq	r4, r2, r5, asr #28
     9b4:	32425041 	subcc	r5, r2, #65	; 0x41
     9b8:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
     9bc:	50525700 	subspl	r5, r2, r0, lsl #14
     9c0:	46430052 			; <UNDEFINED> instruction: 0x46430052
     9c4:	53005253 	movwpl	r5, #595	; 0x253
     9c8:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
     9cc:	6f6c4373 	svcvs	0x006c4373
     9d0:	6f546b63 	svcvs	0x00546b63
     9d4:	70003237 	andvc	r3, r0, r7, lsr r2
     9d8:	6f736c6c 	svcvs	0x00736c6c
     9dc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     9e0:	52494100 	subpl	r4, r9, #0, 2
     9e4:	53005243 	movwpl	r5, #579	; 0x243
     9e8:	545f4243 	ldrbpl	r4, [pc], #-579	; 9f0 <__Stack_Size+0x7f0>
     9ec:	00657079 	rsbeq	r7, r5, r9, ror r0
     9f0:	32425041 	subcc	r5, r2, #65	; 0x41
     9f4:	00524e45 	subseq	r4, r2, r5, asr #28
     9f8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     9fc:	43705574 	cmnmi	r0, #116, 10	; 0x1d000000
     a00:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
     a04:	53007265 	movwpl	r7, #613	; 0x265
     a08:	52534348 	subspl	r4, r3, #72, 6	; 0x20000001
     a0c:	73795300 	cmnvc	r9, #0, 6
     a10:	496d6574 	stmdbmi	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
     a14:	0074696e 	rsbseq	r6, r4, lr, ror #18
     a18:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
     a1c:	616c7000 	cmnvs	ip, r0
     a20:	726f6674 	rsbvc	r6, pc, #116, 12	; 0x7400000
     a24:	79732f6d 	ldmdbvc	r3!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
     a28:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     a2c:	6d74735f 	ldclvs	3, cr7, [r4, #-380]!	; 0xfffffe84
     a30:	31663233 	cmncc	r6, r3, lsr r2
     a34:	632e7830 			; <UNDEFINED> instruction: 0x632e7830
     a38:	73795300 	cmnvc	r9, #0, 6
     a3c:	436d6574 	cmnmi	sp, #116, 10	; 0x1d000000
     a40:	4365726f 	cmnmi	r5, #-268435450	; 0xf0000006
     a44:	6b636f6c 	blvs	18dc7fc <__Stack_Size+0x18dc5fc>
     a48:	61647055 	qdsubvs	r7, r5, r4
     a4c:	49006574 	stmdbmi	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
     a50:	00524153 	subseq	r4, r2, r3, asr r1
     a54:	52534644 	subspl	r4, r3, #68, 12	; 0x4400000
     a58:	73795300 	cmnvc	r9, #0, 6
     a5c:	436d6574 	cmnmi	sp, #116, 10	; 0x1d000000
     a60:	4365726f 	cmnmi	r5, #-268435450	; 0xf0000006
     a64:	6b636f6c 	blvs	18dc81c <__Stack_Size+0x18dc61c>
     a68:	53464800 	movtpl	r4, #26624	; 0x6800
     a6c:	4d4d0052 	stclmi	0, cr0, [sp, #-328]	; 0xfffffeb8
     a70:	53005246 	movwpl	r5, #582	; 0x246
     a74:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
     a78:	6f6c4373 	svcvs	0x006c4373
     a7c:	41006b63 	tstmi	r0, r3, ror #22
     a80:	00525346 	subseq	r5, r2, r6, asr #6
     a84:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     a88:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     a8c:	414c4600 	cmpmi	ip, r0, lsl #12
     a90:	545f4853 	ldrbpl	r4, [pc], #-2131	; a98 <__Stack_Size+0x898>
     a94:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     a98:	70006665 	andvc	r6, r0, r5, ror #12
     a9c:	6f706e69 	svcvs	0x00706e69
     aa0:	69420073 	stmdbvs	r2, {r0, r1, r4, r5, r6}^
     aa4:	45535f74 	ldrbmi	r5, [r3, #-3956]	; 0xfffff08c
     aa8:	74730054 	ldrbtvc	r0, [r3], #-84	; 0xffffffac
     aac:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ab0:	5f783031 	svcpl	0x00783031
     ab4:	696c7766 	stmdbvs	ip!, {r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     ab8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     abc:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
     ac0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ac4:	5f783031 	svcpl	0x00783031
     ac8:	6f697067 	svcvs	0x00697067
     acc:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
     ad0:	5f4f4950 	svcpl	0x004f4950
     ad4:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     ad8:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     adc:	61447475 	hvcvs	18245	; 0x4745
     ae0:	47006174 	smlsdxmi	r0, r4, r1, r6
     ae4:	5f4f4950 	svcpl	0x004f4950
     ae8:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
     aec:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xfffff08c
     af0:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
     af4:	4700646d 	strmi	r6, [r0, -sp, ror #8]
     af8:	5f4f4950 	svcpl	0x004f4950
     afc:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
     b00:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
     b04:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
     b08:	61567469 	cmpvs	r6, r9, ror #8
     b0c:	6942006c 	stmdbvs	r2, {r2, r3, r5, r6}^
     b10:	45525f74 	ldrbmi	r5, [r2, #-3956]	; 0xfffff08c
     b14:	00544553 	subseq	r4, r4, r3, asr r5
     b18:	4f495047 	svcmi	0x00495047
     b1c:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     b20:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
     b24:	50470074 	subpl	r0, r7, r4, ror r0
     b28:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; fffffbe7 <BootRAM+0xe1f0388>
     b2c:	4d5f4854 	ldclmi	8, cr4, [pc, #-336]	; 9e4 <__Stack_Size+0x7e4>
     b30:	61696465 	cmnvs	r9, r5, ror #8
     b34:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
     b38:	63616672 	cmnvs	r1, #119537664	; 0x7200000
     b3c:	50470065 	subpl	r0, r7, r5, rrx
     b40:	535f4f49 	cmppl	pc, #292	; 0x124
     b44:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     b48:	47007374 	smlsdxmi	r0, r4, r3, r7
     b4c:	5f4f4950 	svcpl	0x004f4950
     b50:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     b54:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     b58:	00524349 	subseq	r4, r2, r9, asr #6
     b5c:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
     b60:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
     b64:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
     b68:	6b73616d 	blvs	1cd9124 <__Stack_Size+0x1cd8f24>
     b6c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     b70:	6f505f4f 	svcvs	0x00505f4f
     b74:	6f537472 	svcvs	0x00537472
     b78:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     b7c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     b80:	65445f4f 	strbvs	r5, [r4, #-3919]	; 0xfffff0b1
     b84:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     b88:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     b8c:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
     b90:	4f746e65 	svcmi	0x00746e65
     b94:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
     b98:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     b9c:	00676966 	rsbeq	r6, r7, r6, ror #18
     ba0:	4f495047 	svcmi	0x00495047
     ba4:	6165525f 	cmnvs	r5, pc, asr r2
     ba8:	706e4964 	rsbvc	r4, lr, r4, ror #18
     bac:	61447475 	hvcvs	18245	; 0x4745
     bb0:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
     bb4:	6d740074 	ldclvs	0, cr0, [r4, #-464]!	; 0xfffffe30
     bb8:	67657270 			; <UNDEFINED> instruction: 0x67657270
     bbc:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
     bc0:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
     bc4:	47007375 	smlsdxmi	r0, r5, r3, r7
     bc8:	5f4f4950 	svcpl	0x004f4950
     bcc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     bd0:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0xfffff6b4
     bd4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     bd8:	50006769 	andpl	r6, r0, r9, ror #14
     bdc:	5674726f 	ldrbtpl	r7, [r4], -pc, ror #4
     be0:	63006c61 	movwvs	r6, #3169	; 0xc61
     be4:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b
     be8:	6f6d746e 	svcvs	0x006d746e
     bec:	47006564 	strmi	r6, [r0, -r4, ror #10]
     bf0:	5f4f4950 	svcpl	0x004f4950
     bf4:	526e6950 	rsbpl	r6, lr, #80, 18	; 0x140000
     bf8:	70616d65 	rsbvc	r6, r1, r5, ror #26
     bfc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     c00:	47006769 	strmi	r6, [r0, -r9, ror #14]
     c04:	5f4f4950 	svcpl	0x004f4950
     c08:	536e6950 	cmnpl	lr, #80, 18	; 0x140000
     c0c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     c10:	50470065 	subpl	r0, r7, r5, rrx
     c14:	525f4f49 	subspl	r4, pc, #292	; 0x124
     c18:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
     c1c:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0xffffff92
     c20:	61746144 	cmnvs	r4, r4, asr #2
     c24:	706d7400 	rsbvc	r7, sp, r0, lsl #8
     c28:	6b73616d 	blvs	1cd91e4 <__Stack_Size+0x1cd8fe4>
     c2c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     c30:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     c34:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
     c38:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
     c3c:	00676966 	rsbeq	r6, r7, r6, ror #18
     c40:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
     c44:	70746e65 	rsbsvc	r6, r4, r5, ror #28
     c48:	47006e69 	strmi	r6, [r0, -r9, ror #28]
     c4c:	5f4f4950 	svcpl	0x004f4950
     c50:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
     c54:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
     c58:	4d003170 	stfmis	f3, [r0, #-448]	; 0xfffffe40
     c5c:	32525041 	subscc	r5, r2, #65	; 0x41
     c60:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     c64:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
     c68:	0070616d 	rsbseq	r6, r0, sp, ror #2
     c6c:	4f494641 	svcmi	0x00494641
     c70:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     c74:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     c78:	74694200 	strbtvc	r4, [r9], #-512	; 0xfffffe00
     c7c:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
     c80:	4d006e6f 	stcmi	14, cr6, [r0, #-444]	; 0xfffffe44
     c84:	00525041 	subseq	r5, r2, r1, asr #32
     c88:	4f495047 	svcmi	0x00495047
     c8c:	50470078 	subpl	r0, r7, r8, ror r0
     c90:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     c94:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     c98:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     c9c:	56450074 			; <UNDEFINED> instruction: 0x56450074
     ca0:	47005243 	strmi	r5, [r0, -r3, asr #4]
     ca4:	5f4f4950 	svcpl	0x004f4950
     ca8:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
     cac:	74694274 	strbtvc	r4, [r9], #-628	; 0xfffffd8c
     cb0:	50470073 	subpl	r0, r7, r3, ror r0
     cb4:	525f4f49 	subspl	r4, pc, #292	; 0x124
     cb8:	4f646165 	svcmi	0x00646165
     cbc:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
     cc0:	74614474 	strbtvc	r4, [r1], #-1140	; 0xfffffb8c
     cc4:	74694261 	strbtvc	r4, [r9], #-609	; 0xfffffd9f
     cc8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     ccc:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
     cd0:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xfffff0b7
     cd4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     cd8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     cdc:	54455f4f 	strbpl	r5, [r5], #-3919	; 0xfffff0b1
     ce0:	654d5f48 	strbvs	r5, [sp, #-3912]	; 0xfffff0b8
     ce4:	49616964 	stmdbmi	r1!, {r2, r5, r6, r8, fp, sp, lr}^
     ce8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     cec:	65636166 	strbvs	r6, [r3, #-358]!	; 0xfffffe9a
     cf0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     cf4:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     cf8:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     cfc:	004b4c43 	subeq	r4, fp, r3, asr #24
     d00:	5f434352 	svcpl	0x00434352
     d04:	43434441 	movtmi	r4, #13377	; 0x3441
     d08:	6f434b4c 	svcvs	0x00434b4c
     d0c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     d10:	43435200 	movtmi	r5, #12800	; 0x3200
     d14:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     d18:	54497261 	strbpl	r7, [r9], #-609	; 0xfffffd9f
     d1c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
     d20:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     d24:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
     d28:	415f4343 	cmpmi	pc, r3, asr #6
     d2c:	50324250 	eorspl	r4, r2, r0, asr r2
     d30:	70697265 	rsbvc	r7, r9, r5, ror #4
     d34:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
     d38:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
     d3c:	43520064 	cmpmi	r2, #100	; 0x64
     d40:	534c5f43 	movtpl	r5, #53059	; 0xcf43
     d44:	43520045 	cmpmi	r2, #69	; 0x45
     d48:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
     d4c:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
     d50:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     d54:	43520073 	cmpmi	r2, #115	; 0x73
     d58:	50415f43 	subpl	r5, r1, r3, asr #30
     d5c:	65503242 	ldrbvs	r3, [r0, #-578]	; 0xfffffdbe
     d60:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     d64:	43435200 	movtmi	r5, #12800	; 0x3200
     d68:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     d6c:	5200324b 	andpl	r3, r0, #-1342177276	; 0xb0000004
     d70:	505f4343 	subspl	r4, pc, r3, asr #6
     d74:	6d434c4c 	stclvs	12, cr4, [r3, #-304]	; 0xfffffed0
     d78:	43520064 	cmpmi	r2, #100	; 0x64
     d7c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     d80:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
     d84:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     d88:	00666544 	rsbeq	r6, r6, r4, asr #10
     d8c:	5f434352 	svcpl	0x00434352
     d90:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
     d94:	52006c75 	andpl	r6, r0, #29952	; 0x7500
     d98:	415f4343 	cmpmi	pc, r3, asr #6
     d9c:	65504248 	ldrbvs	r4, [r0, #-584]	; 0xfffffdb8
     da0:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     da4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     da8:	646d436b 	strbtvs	r4, [sp], #-875	; 0xfffffc95
     dac:	4c434800 	mcrrmi	8, 0, r4, r3, cr0
     db0:	72465f4b 	subvc	r5, r6, #300	; 0x12c
     db4:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
     db8:	0079636e 	rsbseq	r6, r9, lr, ror #6
     dbc:	5f434352 	svcpl	0x00434352
     dc0:	31425041 	cmpcc	r2, r1, asr #32
     dc4:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     dc8:	70006870 	andvc	r6, r0, r0, ror r8
     dcc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
     dd0:	43435200 	movtmi	r5, #12800	; 0x3200
     dd4:	4f434d5f 	svcmi	0x00434d5f
     dd8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ddc:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     de0:	445f4343 	ldrbmi	r4, [pc], #-835	; de8 <__Stack_Size+0xbe8>
     de4:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     de8:	43520074 	cmpmi	r2, #116	; 0x74
     dec:	61575f43 	cmpvs	r7, r3, asr #30
     df0:	6f467469 	svcvs	0x00467469
     df4:	45534872 	ldrbmi	r4, [r3, #-2162]	; 0xfffff78e
     df8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     dfc:	00705574 	rsbseq	r5, r0, r4, ror r5
     e00:	5f434352 	svcpl	0x00434352
     e04:	43435452 	movtmi	r5, #13394	; 0x3452
     e08:	6f534b4c 	svcvs	0x00534b4c
     e0c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     e10:	43555300 	cmpmi	r5, #0, 6
     e14:	53534543 	cmppl	r3, #281018368	; 0x10c00000
     e18:	43435200 	movtmi	r5, #12800	; 0x3200
     e1c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     e20:	72655031 	rsbvc	r5, r5, #49	; 0x31
     e24:	52687069 	rsbpl	r7, r8, #105	; 0x69
     e28:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
     e2c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     e30:	5f434352 	svcpl	0x00434352
     e34:	434c4c50 	movtmi	r4, #52304	; 0xcc50
     e38:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e3c:	72450067 	subvc	r0, r5, #103	; 0x67
     e40:	53726f72 	cmnpl	r2, #456	; 0x1c8
     e44:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     e48:	43520073 	cmpmi	r2, #115	; 0x73
     e4c:	53555f43 	cmppl	r5, #268	; 0x10c
     e50:	4b4c4342 	blmi	1311b60 <__Stack_Size+0x1311960>
     e54:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     e58:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     e5c:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
     e60:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
     e64:	43520064 	cmpmi	r2, #100	; 0x64
     e68:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
     e6c:	53595374 	cmppl	r9, #116, 6	; 0xd0000001
     e70:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     e74:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     e78:	52450065 	subpl	r0, r5, #101	; 0x65
     e7c:	00524f52 	subseq	r4, r2, r2, asr pc
     e80:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e84:	30316632 	eorscc	r6, r1, r2, lsr r6
     e88:	77665f78 			; <UNDEFINED> instruction: 0x77665f78
     e8c:	2f62696c 	svccs	0x0062696c
     e90:	2f637273 	svccs	0x00637273
     e94:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e98:	30316632 	eorscc	r6, r1, r2, lsr r6
     e9c:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     ea0:	00632e63 	rsbeq	r2, r3, r3, ror #28
     ea4:	5f434352 	svcpl	0x00434352
     ea8:	4b4c4350 	blmi	1311bf0 <__Stack_Size+0x13119f0>
     eac:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
     eb0:	00676966 	rsbeq	r6, r7, r6, ror #18
     eb4:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
     eb8:	65727375 	ldrbvs	r7, [r2, #-885]!	; 0xfffffc8b
     ebc:	43520067 	cmpmi	r2, #103	; 0x67
     ec0:	50415f43 	subpl	r5, r1, r3, asr #30
     ec4:	65503142 	ldrbvs	r3, [r0, #-322]	; 0xfffffebe
     ec8:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     ecc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     ed0:	646d436b 	strbtvs	r4, [sp], #-875	; 0xfffffc95
     ed4:	43435200 	movtmi	r5, #12800	; 0x3200
     ed8:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
     edc:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
     ee0:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
     ee4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ee8:	5f434352 	svcpl	0x00434352
     eec:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
     ef0:	43435200 	movtmi	r5, #12800	; 0x3200
     ef4:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     ef8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     efc:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
     f00:	535f4343 	cmppl	pc, #201326593	; 0xc000001
     f04:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
     f08:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     f0c:	00676966 	rsbeq	r6, r7, r6, ror #18
     f10:	5f434352 	svcpl	0x00434352
     f14:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     f18:	5367616c 	cmnpl	r7, #108, 2
     f1c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     f20:	43520073 	cmpmi	r2, #115	; 0x73
     f24:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xfffff0bd
     f28:	4b4c4343 	blmi	1311c3c <__Stack_Size+0x1311a3c>
     f2c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f30:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     f34:	555f4343 	ldrbpl	r4, [pc, #-835]	; bf9 <__Stack_Size+0x9f9>
     f38:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
     f3c:	756f534b 	strbvc	r5, [pc, #-843]!	; bf9 <__Stack_Size+0x9f9>
     f40:	00656372 	rsbeq	r6, r5, r2, ror r3
     f44:	5f434352 	svcpl	0x00434352
     f48:	61656c43 	cmnvs	r5, r3, asr #24
     f4c:	616c4672 	smcvs	50274	; 0xc462
     f50:	43520067 	cmpmi	r2, #103	; 0x67
     f54:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     f58:	4b4c4353 	blmi	1311cac <__Stack_Size+0x1311aac>
     f5c:	43444100 	movtmi	r4, #16640	; 0x4100
     f60:	5f4b4c43 	svcpl	0x004b4c43
     f64:	71657246 	cmnvc	r5, r6, asr #4
     f68:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     f6c:	43520079 	cmpmi	r2, #121	; 0x79
     f70:	53485f43 	movtpl	r5, #36675	; 0x8f43
     f74:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
     f78:	00676966 	rsbeq	r6, r7, r6, ror #18
     f7c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
     f80:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
     f84:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
     f88:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     f8c:	43435200 	movtmi	r5, #12800	; 0x3200
     f90:	6f6c435f 	svcvs	0x006c435f
     f94:	00736b63 	rsbseq	r6, r3, r3, ror #22
     f98:	4b4c4350 	blmi	1311ce0 <__Stack_Size+0x1311ae0>
     f9c:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
     fa0:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
     fa4:	0079636e 	rsbseq	r6, r9, lr, ror #6
     fa8:	5f434352 	svcpl	0x00434352
     fac:	6f435449 	svcvs	0x00435449
     fb0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     fb4:	43435200 	movtmi	r5, #12800	; 0x3200
     fb8:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     fbc:	72655032 	rsbvc	r5, r5, #50	; 0x32
     fc0:	43687069 	cmnmi	r8, #105	; 0x69
     fc4:	6b636f6c 	blvs	18dcd7c <__Stack_Size+0x18dcb7c>
     fc8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     fcc:	5f434352 	svcpl	0x00434352
     fd0:	00455348 	subeq	r5, r5, r8, asr #6
     fd4:	5f434352 	svcpl	0x00434352
     fd8:	43535953 	cmpmi	r3, #1359872	; 0x14c000
     fdc:	6f534b4c 	svcvs	0x00534b4c
     fe0:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     fe4:	4c435000 	marmi	acc0, r5, r3
     fe8:	465f314b 	ldrbmi	r3, [pc], -fp, asr #2
     fec:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
     ff0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     ff4:	43435200 	movtmi	r5, #12800	; 0x3200
     ff8:	45534c5f 	ldrbmi	r4, [r3, #-3167]	; 0xfffff3a1
     ffc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1000:	41006769 	tstmi	r0, r9, ror #14
    1004:	48414250 	stmdami	r1, {r4, r6, r9, lr}^
    1008:	65725042 	ldrbvs	r5, [r2, #-66]!	; 0xffffffbe
    100c:	61546373 	cmpvs	r4, r3, ror r3
    1010:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1014:	5f434352 	svcpl	0x00434352
    1018:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    101c:	6b636f6c 	blvs	18dcdd4 <__Stack_Size+0x18dcbd4>
    1020:	65724673 	ldrbvs	r4, [r2, #-1651]!	; 0xfffff98d
    1024:	43520071 	cmpmi	r2, #113	; 0x71
    1028:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xfffff0bd
    102c:	4b4c4343 	blmi	1311d40 <__Stack_Size+0x1311b40>
    1030:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1034:	5f434352 	svcpl	0x00434352
    1038:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    103c:	6365536b 	cmnvs	r5, #-1409286143	; 0xac000001
    1040:	74697275 	strbtvc	r7, [r9], #-629	; 0xfffffd8b
    1044:	73795379 	cmnvc	r9, #-469762047	; 0xe4000001
    1048:	436d6574 	cmnmi	sp, #116, 10	; 0x1d000000
    104c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1050:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1054:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1058:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    105c:	43520067 	cmpmi	r2, #103	; 0x67
    1060:	53485f43 	movtpl	r5, #36675	; 0x8f43
    1064:	646d4349 	strbtvs	r4, [sp], #-841	; 0xfffffcb7
    1068:	43435200 	movtmi	r5, #12800	; 0x3200
    106c:	4f434d5f 	svcmi	0x00434d5f
    1070:	43435200 	movtmi	r5, #12800	; 0x3200
    1074:	0054495f 	subseq	r4, r4, pc, asr r9
    1078:	5f434352 	svcpl	0x00434352
    107c:	756a6441 	strbvc	r6, [sl, #-1089]!	; 0xfffffbbf
    1080:	53487473 	movtpl	r7, #33907	; 0x8473
    1084:	6c614349 	stclvs	3, cr4, [r1], #-292	; 0xfffffedc
    1088:	61726269 	cmnvs	r2, r9, ror #4
    108c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1090:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
    1094:	43520065 	cmpmi	r2, #101	; 0x65
    1098:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    109c:	72655042 	rsbvc	r5, r5, #66	; 0x42
    10a0:	00687069 	rsbeq	r7, r8, r9, rrx
    10a4:	5f434352 	svcpl	0x00434352
    10a8:	4b4c4350 	blmi	1311df0 <__Stack_Size+0x1311bf0>
    10ac:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    10b0:	00676966 	rsbeq	r6, r7, r6, ror #18
    10b4:	50434441 	subpl	r4, r3, r1, asr #8
    10b8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    10bc:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
    10c0:	41490065 	cmpmi	r9, r5, rrx
    10c4:	53005242 	movwpl	r5, #578	; 0x242
    10c8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    10cc:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    10d0:	6f534b4c 	svcvs	0x00534b4c
    10d4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    10d8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    10dc:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    10e0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    10e4:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    10e8:	73795300 	cmnvc	r9, #0, 6
    10ec:	6b636954 	blvs	18db644 <__Stack_Size+0x18db444>
    10f0:	4b4c435f 	blmi	1311e74 <__Stack_Size+0x1311c74>
    10f4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    10f8:	6f436563 	svcvs	0x00436563
    10fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1100:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1104:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
    1108:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
    110c:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xfffff08c
    1110:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    1114:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1118:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    111c:	74007469 	strvc	r7, [r0], #-1129	; 0xfffffb97
    1120:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1124:	564e0065 	strbpl	r0, [lr], -r5, rrx
    1128:	505f4349 	subspl	r4, pc, r9, asr #6
    112c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1130:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    1134:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    1138:	49545300 	ldmdbmi	r4, {r8, r9, ip, lr}^
    113c:	53520052 	cmppl	r2, #82	; 0x52
    1140:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
    1144:	43003144 	movwmi	r3, #324	; 0x144
    1148:	42494c41 	submi	r4, r9, #16640	; 0x4100
    114c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1150:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    1154:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1158:	72477974 	subvc	r7, r7, #116, 18	; 0x1d0000
    115c:	4370756f 	cmnmi	r0, #465567744	; 0x1bc00000
    1160:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1164:	54430067 	strbpl	r0, [r3], #-103	; 0xffffff99
    1168:	4e004c52 	mcrmi	12, 0, r4, cr0, cr2, {2}
    116c:	5f434956 	svcpl	0x00434956
    1170:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    1174:	50434900 	subpl	r4, r3, r0, lsl #18
    1178:	6d740052 	ldclvs	0, cr0, [r4, #-328]!	; 0xfffffeb8
    117c:	62757370 	rsbsvs	r7, r5, #112, 6	; 0xc0000001
    1180:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1184:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1188:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    118c:	6f43504c 	svcvs	0x0043504c
    1190:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1194:	66664f00 	strbtvs	r4, [r6], -r0, lsl #30
    1198:	00746573 	rsbseq	r6, r4, r3, ror r5
    119c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
    11a0:	5f6b6369 	svcpl	0x006b6369
    11a4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    11a8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    11ac:	6f697270 	svcvs	0x00697270
    11b0:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    11b4:	50534900 	subspl	r4, r3, r0, lsl #18
    11b8:	43490052 	movtmi	r0, #36946	; 0x9052
    11bc:	49005245 	stmdbmi	r0, {r0, r2, r6, r9, ip, lr}
    11c0:	00524553 	subseq	r4, r2, r3, asr r5
    11c4:	4349564e 	movtmi	r5, #38478	; 0x964e
    11c8:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
    11cc:	62615474 	rsbvs	r5, r1, #116, 8	; 0x74000000
    11d0:	414f4c00 	cmpmi	pc, r0, lsl #24
    11d4:	6f4c0044 	svcvs	0x004c0044
    11d8:	776f5077 			; <UNDEFINED> instruction: 0x776f5077
    11dc:	6f4d7265 	svcvs	0x004d7265
    11e0:	73006564 	movwvc	r6, #1380	; 0x564
    11e4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    11e8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    11ec:	6c77665f 	ldclvs	6, cr6, [r7], #-380	; 0xfffffe84
    11f0:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    11f4:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!	; 1034 <__Stack_Size+0xe34>
    11f8:	2e637369 	cdpcs	3, 6, cr7, cr3, cr9, {3}
    11fc:	6e690063 	cdpvs	0, 6, cr0, cr9, cr3, {3}
    1200:	65676574 	strbvs	r6, [r7, #-1396]!	; 0xfffffa8c
    1204:	76696472 			; <UNDEFINED> instruction: 0x76696472
    1208:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    120c:	41535500 	cmpmi	r3, r0, lsl #10
    1210:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    1214:	00414850 	subeq	r4, r1, r0, asr r8
    1218:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    121c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    1220:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0xffffff8c
    1224:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    1228:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
    122c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1230:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1234:	53550074 	cmppl	r5, #116	; 0x74
    1238:	5f545241 	svcpl	0x00545241
    123c:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    1240:	6b616572 	blvs	185a810 <__Stack_Size+0x185a610>
    1244:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0xfffffabc
    1248:	654c7463 	strbvs	r7, [ip, #-1123]	; 0xfffffb9d
    124c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1250:	41535500 	cmpmi	r3, r0, lsl #10
    1254:	4f5f5452 	svcmi	0x005f5452
    1258:	6942656e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, sl, sp, lr}^
    125c:	74654d74 	strbtvc	r4, [r5], #-3444	; 0xfffff28c
    1260:	43646f68 	cmnmi	r4, #104, 30	; 0x1a0
    1264:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    1268:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    126c:	6f6c435f 	svcvs	0x006c435f
    1270:	6e496b63 	vmlsvs.f64	d22, d9, d19
    1274:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    1278:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    127c:	53550066 	cmppl	r5, #102	; 0x66
    1280:	5f545241 	svcpl	0x00545241
    1284:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1288:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    128c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    1290:	6144646e 	cmpvs	r4, lr, ror #8
    1294:	55006174 	strpl	r6, [r0, #-372]	; 0xfffffe8c
    1298:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    129c:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    12a0:	70754466 	rsbsvc	r4, r5, r6, ror #8
    12a4:	4378656c 	cmnmi	r8, #108, 10	; 0x1b000000
    12a8:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    12ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    12b0:	6b61575f 	blvs	1857034 <__Stack_Size+0x1856e34>
    12b4:	00705565 	rsbseq	r5, r0, r5, ror #10
    12b8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    12bc:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    12c0:	646d4341 	strbtvs	r4, [sp], #-833	; 0xfffffcbf
    12c4:	41535500 	cmpmi	r3, r0, lsl #10
    12c8:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    12cc:	42747361 	rsbsmi	r7, r4, #-2080374783	; 0x84000001
    12d0:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
    12d4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    12d8:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0xfffff6a1
    12dc:	646f4d41 	strbtvs	r4, [pc], #-3393	; 12e4 <__Stack_Size+0x10e4>
    12e0:	70610065 	rsbvc	r0, r1, r5, rrx
    12e4:	6f6c6362 	svcvs	0x006c6362
    12e8:	55006b63 	strpl	r6, [r0, #-2915]	; 0xfffff49d
    12ec:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    12f0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    12f4:	54497261 	strbpl	r7, [r9], #-609	; 0xfffffd9f
    12f8:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    12fc:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1300:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
    1304:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1308:	6175475f 	cmnvs	r5, pc, asr r7
    130c:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    1310:	5500656d 	strpl	r6, [r0, #-1389]	; 0xfffffa93
    1314:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1318:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    131c:	61657242 	cmnvs	r5, r2, asr #4
    1320:	7465446b 	strbtvc	r4, [r5], #-1131	; 0xfffffb95
    1324:	4c746365 	ldclmi	3, cr6, [r4], #-404	; 0xfffffe6c
    1328:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xfffff19b
    132c:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
    1330:	00676966 	rsbeq	r6, r7, r6, ror #18
    1334:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1338:	4c465f54 	mcrrmi	15, 5, r5, r6, cr4
    133c:	55004741 	strpl	r4, [r0, #-1857]	; 0xfffff8bf
    1340:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1344:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1348:	0074696e 	rsbseq	r6, r4, lr, ror #18
    134c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1350:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    1354:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    1358:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    135c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1360:	53550074 	cmppl	r5, #116	; 0x74
    1364:	5f545241 	svcpl	0x00545241
    1368:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
    136c:	55007165 	strpl	r7, [r0, #-357]	; 0xfffffe9b
    1370:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1374:	6f6c435f 	svcvs	0x006c435f
    1378:	74536b63 	ldrbvc	r6, [r3], #-2915	; 0xfffff49d
    137c:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    1380:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1384:	61737500 	cmnvs	r3, r0, lsl #10
    1388:	62787472 	rsbsvs	r7, r8, #1912602624	; 0x72000000
    138c:	00657361 	rsbeq	r7, r5, r1, ror #6
    1390:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1394:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    1398:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    139c:	0067616c 	rsbeq	r6, r7, ip, ror #2
    13a0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    13a4:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    13a8:	64644174 	strbtvs	r4, [r4], #-372	; 0xfffffe8c
    13ac:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    13b0:	41535500 	cmpmi	r3, r0, lsl #10
    13b4:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    13b8:	75477465 	strbvc	r7, [r7, #-1125]	; 0xfffffb9b
    13bc:	54647261 	strbtpl	r7, [r4], #-609	; 0xfffffd9f
    13c0:	00656d69 	rsbeq	r6, r5, r9, ror #26
    13c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    13c8:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    13cc:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    13d0:	006b6165 	rsbeq	r6, fp, r5, ror #2
    13d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    13d8:	54495f54 	strbpl	r5, [r9], #-3924	; 0xfffff0ac
    13dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    13e0:	62006769 	andvs	r6, r0, #27525120	; 0x1a40000
    13e4:	6f707469 	svcvs	0x00707469
    13e8:	53550073 	cmppl	r5, #115	; 0x73
    13ec:	5f545241 	svcpl	0x00545241
    13f0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    13f4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    13f8:	55007463 	strpl	r7, [r0, #-1123]	; 0xfffffb9d
    13fc:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1400:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
    1404:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1408:	41535500 	cmpmi	r3, r0, lsl #10
    140c:	4f5f5452 	svcmi	0x005f5452
    1410:	53726576 	cmnpl	r2, #494927872	; 0x1d800000
    1414:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
    1418:	38676e69 	stmdacc	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    141c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1420:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1424:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xfffff0ac
    1428:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    142c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    1430:	53550073 	cmppl	r5, #115	; 0x73
    1434:	5f545241 	svcpl	0x00545241
    1438:	41447249 	cmpmi	r4, r9, asr #4
    143c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1440:	55006769 	strpl	r6, [r0, #-1897]	; 0xfffff897
    1444:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1448:	6f6c435f 	svcvs	0x006c435f
    144c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xfffff49d
    1450:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1454:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    1458:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0xfffff69b
    145c:	6b615772 	blvs	185722c <__Stack_Size+0x185702c>
    1460:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    1464:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    1468:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    146c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0xfffff6a1
    1470:	646d4341 	strbtvs	r4, [sp], #-833	; 0xfffffcbf
    1474:	41535500 	cmpmi	r3, r0, lsl #10
    1478:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    147c:	6d434e49 	stclvs	14, cr4, [r3, #-292]	; 0xfffffedc
    1480:	72660064 	rsbvc	r0, r6, #100	; 0x64
    1484:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    1488:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    148c:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    1490:	00726564 	rsbseq	r6, r2, r4, ror #10
    1494:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1498:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    149c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    14a0:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    14a4:	434b4341 	movtmi	r4, #45889	; 0xb341
    14a8:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    14ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    14b0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    14b4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    14b8:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    14bc:	73007375 	movwvc	r7, #885	; 0x375
    14c0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    14c4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14c8:	6c77665f 	ldclvs	6, cr6, [r7], #-380	; 0xfffffe84
    14cc:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    14d0:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    14d4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    14d8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14dc:	6173755f 	cmnvs	r3, pc, asr r5
    14e0:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
    14e4:	41535500 	cmpmi	r3, r0, lsl #10
    14e8:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    14ec:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
    14f0:	64726143 	ldrbtvs	r6, [r2], #-323	; 0xfffffebd
    14f4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    14f8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    14fc:	54495f54 	strbpl	r5, [r9], #-3924	; 0xfffff0ac
    1500:	43435200 	movtmi	r5, #12800	; 0x3200
    1504:	6f6c435f 	svcvs	0x006c435f
    1508:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    150c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    1510:	53550073 	cmppl	r5, #115	; 0x73
    1514:	5f545241 	svcpl	0x00545241
    1518:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    151c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    1520:	53550074 	cmppl	r5, #116	; 0x74
    1524:	5f545241 	svcpl	0x00545241
    1528:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
    152c:	6f437055 	svcvs	0x00437055
    1530:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1534:	41535500 	cmpmi	r3, r0, lsl #10
    1538:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    153c:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1540:	61446576 	hvcvs	18006	; 0x4656
    1544:	55006174 	strpl	r6, [r0, #-372]	; 0xfffffe8c
    1548:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    154c:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
    1550:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    1554:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
    1558:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    155c:	4f50435f 	svcmi	0x0050435f
    1560:	7469004c 	strbtvc	r0, [r9], #-76	; 0xffffffb4
    1564:	6b73616d 	blvs	1cd9b20 <__Stack_Size+0x1cd9920>
    1568:	61737500 	cmnvs	r3, r0, lsl #10
    156c:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0xfffffb8e
    1570:	53550067 	cmppl	r5, #103	; 0x67
    1574:	5f545241 	svcpl	0x00545241
    1578:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    157c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1580:	Address 0x00001580 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
#include "usart.h"
#include "log.h"
#include "libc.h"

s32 _assert(const char *file_name, const char *func_name, u32 line_num, char *desc)
{
   0:	080001e4 	stmdaeq	r0, {r2, r5, r6, r7, r8}
   4:	08000212 	stmdaeq	r0, {r1, r4, r9}
   8:	08000214 	stmdaeq	r0, {r2, r4, r9}
   c:	080002a8 	stmdaeq	r0, {r3, r5, r7, r9}
    PRINT_EMG("[%s][%s][%d]: %s\n", file_name, func_name, line_num, desc);
  10:	080002a8 	stmdaeq	r0, {r3, r5, r7, r9}
  14:	080002d8 	stmdaeq	r0, {r3, r4, r6, r7, r9}
  18:	00000001 	andeq	r0, r0, r1
  1c:	00000001 	andeq	r0, r0, r1
  20:	080002d8 	stmdaeq	r0, {r3, r4, r6, r7, r9}
    while(1);
  24:	08000320 	stmdaeq	r0, {r5, r8, r9}
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
  28:	00000001 	andeq	r0, r0, r1
  2c:	00000001 	andeq	r0, r0, r1
  30:	08000320 	stmdaeq	r0, {r5, r8, r9}
  }
}
  34:	08000348 	stmdaeq	r0, {r3, r6, r8, r9}
  38:	00000001 	andeq	r0, r0, r1
  3c:	00000001 	andeq	r0, r0, r1
	...
	USART_SendData(pUSARTx,temp_h);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);
	
	/* 发送低八位 */
	USART_SendData(pUSARTx,temp_l);	
	while (USART_GetFlagStatus(pUSARTx, USART_FLAG_TXE) == RESET);	
  48:	00000001 	andeq	r0, r0, r1
  4c:	00000001 	andeq	r0, r0, r1
}
  50:	08000348 	stmdaeq	r0, {r3, r6, r8, r9}
  54:	080003a0 	stmdaeq	r0, {r5, r7, r8, r9}
	...
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
  60:	080003a0 	stmdaeq	r0, {r5, r7, r8, r9}
  }

  /* Return the flag status */
  return bitstatus;
}
  64:	080003ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9}
  68:	080003ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9}
  6c:	080003b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9}
  70:	080003b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  74:	080003ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9}
  78:	080003bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9}
  7c:	080003c2 	stmdaeq	r0, {r1, r6, r7, r8, r9}
  }    
  else
  {
    if (USARTx == UART5)
  80:	080003c4 	stmdaeq	r0, {r2, r6, r7, r8, r9}
  84:	080003ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9}
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
  88:	080003cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9}
  8c:	080003d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9}
  90:	080003d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
  94:	080003e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9}
  98:	080003e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9}
    }
  }
}
  9c:	080003f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9}
  a0:	080003f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9}
  a4:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
	...
  b0:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
  b4:	08000464 	stmdaeq	r0, {r2, r5, r6, sl}
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
  b8:	00000001 	andeq	r0, r0, r1
}
  bc:	00000001 	andeq	r0, r0, r1
  c0:	08000464 	stmdaeq	r0, {r2, r5, r6, sl}
  c4:	08000470 	stmdaeq	r0, {r4, r5, r6, sl}
  c8:	08000470 	stmdaeq	r0, {r4, r5, r6, sl}
  cc:	08000570 	stmdaeq	r0, {r4, r5, r6, r8, sl}
	...
  d8:	00000001 	andeq	r0, r0, r1
  dc:	00000001 	andeq	r0, r0, r1
  e0:	00000001 	andeq	r0, r0, r1
  e4:	00000001 	andeq	r0, r0, r1
  e8:	08000570 	stmdaeq	r0, {r4, r5, r6, r8, sl}
  ec:	080006e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl}
  f0:	00000001 	andeq	r0, r0, r1
  f4:	00000001 	andeq	r0, r0, r1
  f8:	00000001 	andeq	r0, r0, r1
  fc:	00000001 	andeq	r0, r0, r1
 100:	00000001 	andeq	r0, r0, r1
 104:	00000001 	andeq	r0, r0, r1
 108:	00000001 	andeq	r0, r0, r1
 10c:	00000001 	andeq	r0, r0, r1
 110:	00000001 	andeq	r0, r0, r1
 114:	00000001 	andeq	r0, r0, r1
 118:	00000001 	andeq	r0, r0, r1
 11c:	00000001 	andeq	r0, r0, r1
 120:	00000001 	andeq	r0, r0, r1
 124:	00000001 	andeq	r0, r0, r1
 128:	00000001 	andeq	r0, r0, r1
 12c:	00000001 	andeq	r0, r0, r1
 130:	00000001 	andeq	r0, r0, r1
 134:	00000001 	andeq	r0, r0, r1
 138:	00000001 	andeq	r0, r0, r1
 13c:	00000001 	andeq	r0, r0, r1
 140:	00000001 	andeq	r0, r0, r1
 144:	00000001 	andeq	r0, r0, r1
 148:	00000001 	andeq	r0, r0, r1
 14c:	00000001 	andeq	r0, r0, r1
 150:	00000001 	andeq	r0, r0, r1
 154:	00000001 	andeq	r0, r0, r1
 158:	00000001 	andeq	r0, r0, r1
 15c:	00000001 	andeq	r0, r0, r1
 160:	00000001 	andeq	r0, r0, r1
 164:	00000001 	andeq	r0, r0, r1
	...
 170:	00000001 	andeq	r0, r0, r1
 174:	00000001 	andeq	r0, r0, r1
 178:	00000001 	andeq	r0, r0, r1
 17c:	00000001 	andeq	r0, r0, r1
 180:	00000001 	andeq	r0, r0, r1
 184:	00000001 	andeq	r0, r0, r1
 188:	00000001 	andeq	r0, r0, r1
 18c:	00000001 	andeq	r0, r0, r1
 190:	00000001 	andeq	r0, r0, r1
 194:	00000001 	andeq	r0, r0, r1
 198:	00000001 	andeq	r0, r0, r1
 19c:	00000001 	andeq	r0, r0, r1
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00000001 	andeq	r0, r0, r1
 1bc:	00000001 	andeq	r0, r0, r1
 1c0:	00000001 	andeq	r0, r0, r1
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	00000001 	andeq	r0, r0, r1
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	00000001 	andeq	r0, r0, r1
 1d4:	00000001 	andeq	r0, r0, r1
 1d8:	00000001 	andeq	r0, r0, r1
 1dc:	00000001 	andeq	r0, r0, r1
 1e0:	00000001 	andeq	r0, r0, r1
 1e4:	00000001 	andeq	r0, r0, r1
 1e8:	00000001 	andeq	r0, r0, r1
 1ec:	00000001 	andeq	r0, r0, r1
 1f0:	00000001 	andeq	r0, r0, r1
 1f4:	00000001 	andeq	r0, r0, r1
 1f8:	00000001 	andeq	r0, r0, r1
 1fc:	00000001 	andeq	r0, r0, r1
 200:	00000001 	andeq	r0, r0, r1
 204:	00000001 	andeq	r0, r0, r1
 208:	080006e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl}
 20c:	08000848 	stmdaeq	r0, {r3, r6, fp}
 210:	00000001 	andeq	r0, r0, r1
 214:	00000001 	andeq	r0, r0, r1
 218:	08000848 	stmdaeq	r0, {r3, r6, fp}
 21c:	08000884 	stmdaeq	r0, {r2, r7, fp}
 220:	00000001 	andeq	r0, r0, r1
 224:	00000001 	andeq	r0, r0, r1
 228:	00000001 	andeq	r0, r0, r1
 22c:	00000001 	andeq	r0, r0, r1
 230:	00000001 	andeq	r0, r0, r1
 234:	00000001 	andeq	r0, r0, r1
 238:	00000001 	andeq	r0, r0, r1
 23c:	00000001 	andeq	r0, r0, r1
 240:	00000001 	andeq	r0, r0, r1
 244:	00000001 	andeq	r0, r0, r1
 248:	00000001 	andeq	r0, r0, r1
 24c:	00000001 	andeq	r0, r0, r1
 250:	00000001 	andeq	r0, r0, r1
 254:	00000001 	andeq	r0, r0, r1
 258:	00000001 	andeq	r0, r0, r1
 25c:	00000001 	andeq	r0, r0, r1
 260:	00000001 	andeq	r0, r0, r1
 264:	00000001 	andeq	r0, r0, r1
 268:	00000001 	andeq	r0, r0, r1
 26c:	00000001 	andeq	r0, r0, r1
	...
 278:	08000884 	stmdaeq	r0, {r2, r7, fp}
 27c:	080008a8 	stmdaeq	r0, {r3, r5, r7, fp}
 280:	080008a8 	stmdaeq	r0, {r3, r5, r7, fp}
 284:	0800096c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp}
 288:	00000001 	andeq	r0, r0, r1
 28c:	00000001 	andeq	r0, r0, r1
 290:	00000001 	andeq	r0, r0, r1
 294:	00000001 	andeq	r0, r0, r1
 298:	00000001 	andeq	r0, r0, r1
 29c:	00000001 	andeq	r0, r0, r1
	...
 2a8:	00000001 	andeq	r0, r0, r1
 2ac:	00000001 	andeq	r0, r0, r1
 2b0:	0800096c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp}
 2b4:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
 2b8:	00000001 	andeq	r0, r0, r1
 2bc:	00000001 	andeq	r0, r0, r1
 2c0:	00000001 	andeq	r0, r0, r1
 2c4:	00000001 	andeq	r0, r0, r1
 2c8:	00000001 	andeq	r0, r0, r1
 2cc:	00000001 	andeq	r0, r0, r1
 2d0:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
 2d4:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
 2d8:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 2dc:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 2e0:	00000001 	andeq	r0, r0, r1
 2e4:	00000001 	andeq	r0, r0, r1
 2e8:	00000001 	andeq	r0, r0, r1
 2ec:	00000001 	andeq	r0, r0, r1
 2f0:	00000001 	andeq	r0, r0, r1
 2f4:	00000001 	andeq	r0, r0, r1
 2f8:	00000001 	andeq	r0, r0, r1
 2fc:	00000001 	andeq	r0, r0, r1
 300:	00000001 	andeq	r0, r0, r1
 304:	00000001 	andeq	r0, r0, r1
 308:	00000001 	andeq	r0, r0, r1
 30c:	00000001 	andeq	r0, r0, r1
 310:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 314:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 318:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 31c:	08000bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp}
 320:	00000001 	andeq	r0, r0, r1
 324:	00000001 	andeq	r0, r0, r1
 328:	00000001 	andeq	r0, r0, r1
 32c:	00000001 	andeq	r0, r0, r1
 330:	00000001 	andeq	r0, r0, r1
 334:	00000001 	andeq	r0, r0, r1
 338:	00000001 	andeq	r0, r0, r1
 33c:	00000001 	andeq	r0, r0, r1
 340:	00000001 	andeq	r0, r0, r1
 344:	00000001 	andeq	r0, r0, r1
 348:	00000001 	andeq	r0, r0, r1
 34c:	00000001 	andeq	r0, r0, r1
 350:	00000001 	andeq	r0, r0, r1
 354:	00000001 	andeq	r0, r0, r1
 358:	00000001 	andeq	r0, r0, r1
 35c:	00000001 	andeq	r0, r0, r1
 360:	00000001 	andeq	r0, r0, r1
 364:	00000001 	andeq	r0, r0, r1
 368:	00000001 	andeq	r0, r0, r1
 36c:	00000001 	andeq	r0, r0, r1
 370:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 374:	08000c2a 	stmdaeq	r0, {r1, r3, r5, sl, fp}
 378:	00000001 	andeq	r0, r0, r1
 37c:	00000001 	andeq	r0, r0, r1
 380:	00000001 	andeq	r0, r0, r1
 384:	00000001 	andeq	r0, r0, r1
 388:	00000001 	andeq	r0, r0, r1
 38c:	00000001 	andeq	r0, r0, r1
	...
 398:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 39c:	00000000 	andeq	r0, r0, r0
 3a0:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 3a4:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 3a8:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 3ac:	08000c72 	stmdaeq	r0, {r1, r4, r5, r6, sl, fp}
	...
