sws_diagram_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/sws_diagram/ip/sws_diagram_axi_gpio_0_0/sim/sws_diagram_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ip/sws_diagram_processing_system7_0_0"
sws_diagram_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/sws_diagram/ip/sws_diagram_processing_system7_0_0/sim/sws_diagram_processing_system7_0_0.v,incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ip/sws_diagram_processing_system7_0_0"
sws_diagram_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/sws_diagram/ip/sws_diagram_rst_ps7_0_50M_0/sim/sws_diagram_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ip/sws_diagram_processing_system7_0_0"
sws_diagram.vhd,vhdl,xil_defaultlib,../../../bd/sws_diagram/sim/sws_diagram.vhd,incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ip/sws_diagram_processing_system7_0_0"
sws_diagram_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/sws_diagram/ip/sws_diagram_auto_pc_0/sim/sws_diagram_auto_pc_0.v,incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="$ref_dir/../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/ec67/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ipshared/70cf/hdl"incdir="../../../../final_p1.srcs/sources_1/bd/sws_diagram/ip/sws_diagram_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
