# compile vhdl design source files
vhdl xil_defaultlib  "../../../flip_flop_jk.srcs/sources_1/new/ff_jk.vhd"
vhdl xil_defaultlib  "../../../flip_flop_jk.srcs/sim_1/new/ff_jk_test_bench.vhd"

# Do not sort compile order
nosort
