git clone --depth 1 --no-tags https://github.com/dhyutin/Computer-Architecture-Practice-COM307P.git f:/verilog_sva_gh_scraper/data/full_repos/704966093
git clone --depth 1 --no-tags https://github.com/C-ARAVIND/rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/704979948
git clone --depth 1 --no-tags https://github.com/chandramohan2003/MIPS-Processor-with-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/704659632
git clone --depth 1 --no-tags https://github.com/LeoLiangjianbin/caravel_project_2310.git f:/verilog_sva_gh_scraper/data/full_repos/702584753
git clone --depth 1 --no-tags https://github.com/snevindsouza/ALU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/703008399
git clone --depth 1 --no-tags https://github.com/JZ-Ping/Robotic_Carts.git f:/verilog_sva_gh_scraper/data/full_repos/702334138
git clone --depth 1 --no-tags https://github.com/tae2On/Verilog_clock_system.git f:/verilog_sva_gh_scraper/data/full_repos/704293697
git clone --depth 1 --no-tags https://github.com/WongChaoya/HandShake.git f:/verilog_sva_gh_scraper/data/full_repos/705515503
git clone --depth 1 --no-tags https://github.com/placeurtexthere/v.5lab.git f:/verilog_sva_gh_scraper/data/full_repos/705615471
git clone --depth 1 --no-tags https://github.com/kimnamhyeon0112/2023-2_Logic_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/705987263
git clone --depth 1 --no-tags https://github.com/ranshuo-ICer/snn.git f:/verilog_sva_gh_scraper/data/full_repos/706006079
git clone --depth 1 --no-tags https://github.com/Isfahanisasan/Verilog-Dino.git f:/verilog_sva_gh_scraper/data/full_repos/707435786
git clone --depth 1 --no-tags https://github.com/hengty/FPGAfirmware_comm.git f:/verilog_sva_gh_scraper/data/full_repos/707303959
git clone --depth 1 --no-tags https://github.com/aditichauhan7/UART.git f:/verilog_sva_gh_scraper/data/full_repos/707356336
git clone --depth 1 --no-tags https://github.com/kedarhiremath-intel/learn-tessent.git f:/verilog_sva_gh_scraper/data/full_repos/707531983
git clone --depth 1 --no-tags https://github.com/RithanyaN/Hardware_description_language.git f:/verilog_sva_gh_scraper/data/full_repos/703106865
git clone --depth 1 --no-tags https://github.com/amrmagdi777/Cache-Controller-Implementation-with-Write-Through-Policy.git f:/verilog_sva_gh_scraper/data/full_repos/703727026
git clone --depth 1 --no-tags https://github.com/steve-cheng78/FPGA-Slot-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/701467575
git clone --depth 1 --no-tags https://github.com/zhangseammm/FPGA_CNN_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/702158213
git clone --depth 1 --no-tags https://github.com/Hayden-Soares/arbitrage-betting-sim.git f:/verilog_sva_gh_scraper/data/full_repos/706777053
git clone --depth 1 --no-tags https://github.com/Kai-0808/Caravel-CNN-Accelerator-AI.git f:/verilog_sva_gh_scraper/data/full_repos/700738344
git clone --depth 1 --no-tags https://github.com/sujean323/DDlab.git f:/verilog_sva_gh_scraper/data/full_repos/700470222
git clone --depth 1 --no-tags https://github.com/yiyang17/Image-Processing-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/700803541
git clone --depth 1 --no-tags https://github.com/polatztrk/fourbitadder_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701236453
git clone --depth 1 --no-tags https://github.com/ishaan2307/HPS_comm_try-.git f:/verilog_sva_gh_scraper/data/full_repos/700844299
git clone --depth 1 --no-tags https://github.com/a1waysSearching/cyusb3014_controler.git f:/verilog_sva_gh_scraper/data/full_repos/701754462
git clone --depth 1 --no-tags https://github.com/Theyloramaya/sumador-restador.git f:/verilog_sva_gh_scraper/data/full_repos/701591846
git clone --depth 1 --no-tags https://github.com/namn-grg/RTL-RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/705352494
git clone --depth 1 --no-tags https://github.com/Nancy0192/BlindSight_Aid.git f:/verilog_sva_gh_scraper/data/full_repos/700376981
git clone --depth 1 --no-tags https://github.com/jiovanysoliman/EE371-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/700154584
git clone --depth 1 --no-tags https://github.com/hypnotic2402/smartHomeRISCV.git f:/verilog_sva_gh_scraper/data/full_repos/700841266
git clone --depth 1 --no-tags https://github.com/kuku627/HDLBits_____Clock_gen.git f:/verilog_sva_gh_scraper/data/full_repos/706000175
git clone --depth 1 --no-tags https://github.com/molly5617/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/706545082
git clone --depth 1 --no-tags https://github.com/coherent17/NYCU-Special-Topics-in-Computer-Aided-Design.git f:/verilog_sva_gh_scraper/data/full_repos/705130847
git clone --depth 1 --no-tags https://github.com/Fangtangtang/ToyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/706693762
git clone --depth 1 --no-tags https://github.com/Badd3trip/Verilog_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/705559325
git clone --depth 1 --no-tags https://github.com/limweidavid/ts_training.git f:/verilog_sva_gh_scraper/data/full_repos/700153708
git clone --depth 1 --no-tags https://github.com/amoghanshu/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/705469905
git clone --depth 1 --no-tags https://github.com/OmarElbasuny/Risc_V-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/700597062
git clone --depth 1 --no-tags https://github.com/cassiersg/compress.git f:/verilog_sva_gh_scraper/data/full_repos/707278695
git clone --depth 1 --no-tags https://github.com/NathanSayer/P3050FG.git f:/verilog_sva_gh_scraper/data/full_repos/707723936
git clone --depth 1 --no-tags https://github.com/psai8449/MTRX3700-Repo.git f:/verilog_sva_gh_scraper/data/full_repos/703342347
git clone --depth 1 --no-tags https://github.com/Wil0408/2023_NTU_SOC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/702086982
git clone --depth 1 --no-tags https://github.com/pouree/soc_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707185092
git clone --depth 1 --no-tags https://github.com/maho666/2023-Fall-NTU-SOC-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706994250
git clone --depth 1 --no-tags https://github.com/alexding1226/SOC_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707121551
git clone --depth 1 --no-tags https://github.com/AmirhosseinZanjani/GTO1.git f:/verilog_sva_gh_scraper/data/full_repos/707084554
git clone --depth 1 --no-tags https://github.com/KaiChen18/SOC_LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/707283720
git clone --depth 1 --no-tags https://github.com/niharikaa17/niharikaa17.git f:/verilog_sva_gh_scraper/data/full_repos/706793596
git clone --depth 1 --no-tags https://github.com/chengyu-123/FIR.git f:/verilog_sva_gh_scraper/data/full_repos/706696997
git clone --depth 1 --no-tags https://github.com/sonnyshiau/lab_fir.git f:/verilog_sva_gh_scraper/data/full_repos/707294875
git clone --depth 1 --no-tags https://github.com/jdcasanasr/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/701072310
git clone --depth 1 --no-tags https://github.com/janinduleelananda/Single-cycle-and-Pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/700154104
git clone --depth 1 --no-tags https://github.com/v-deep/asynchronous-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/701496596
git clone --depth 1 --no-tags https://github.com/FeynmanLogic/MIPS-32-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/704811890
git clone --depth 1 --no-tags https://github.com/Noteolvides/Multiplexed_clock_TinyTapeout.git f:/verilog_sva_gh_scraper/data/full_repos/701800226
git clone --depth 1 --no-tags https://github.com/ukusann/Cortex-M0.git f:/verilog_sva_gh_scraper/data/full_repos/701746275
git clone --depth 1 --no-tags https://github.com/Seena-02/adder-subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/701913592
git clone --depth 1 --no-tags https://github.com/JZ-Ping/21mux.git f:/verilog_sva_gh_scraper/data/full_repos/702333736
git clone --depth 1 --no-tags https://github.com/mohamedelfeki2482000/memory-controller-and-integration-with-RISC-V-.git f:/verilog_sva_gh_scraper/data/full_repos/702718654
git clone --depth 1 --no-tags https://github.com/mohamedelfeki2482000/-RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/702716826
git clone --depth 1 --no-tags https://github.com/corndog-overflow/Verilog_RNG_Game.git f:/verilog_sva_gh_scraper/data/full_repos/702283715
git clone --depth 1 --no-tags https://github.com/Archita0102/Protocols.git f:/verilog_sva_gh_scraper/data/full_repos/701644545
git clone --depth 1 --no-tags https://github.com/Hammersamatom/cla.git f:/verilog_sva_gh_scraper/data/full_repos/702232573
git clone --depth 1 --no-tags https://github.com/fafachen61/SoC_Lab_lab3-fir_engine.git f:/verilog_sva_gh_scraper/data/full_repos/705736099
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/Graduation_Project-HMC_TB-.git f:/verilog_sva_gh_scraper/data/full_repos/705948238
git clone --depth 1 --no-tags https://github.com/ZakWillCode/Lab3_EELE1637.git f:/verilog_sva_gh_scraper/data/full_repos/704593119
git clone --depth 1 --no-tags https://github.com/Nima-Zamanpour/Digital-systems-1-2.git f:/verilog_sva_gh_scraper/data/full_repos/704620618
git clone --depth 1 --no-tags https://github.com/Abhi9108865162/Frequency-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/706125046
git clone --depth 1 --no-tags https://github.com/ketsubetsu/Vending-Machine-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/703324622
git clone --depth 1 --no-tags https://github.com/TigranIskandaryan324/Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/702959355
git clone --depth 1 --no-tags https://github.com/itsramazain/comp.git f:/verilog_sva_gh_scraper/data/full_repos/705718024
git clone --depth 1 --no-tags https://github.com/NavyaVernekar/Verilog-Mini-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/703372726
git clone --depth 1 --no-tags https://github.com/anlit75/tt05-rule110.git f:/verilog_sva_gh_scraper/data/full_repos/701623879
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/ITI-Digital-IC-Design-Internship-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/706209337
git clone --depth 1 --no-tags https://github.com/W-Muniz/FPGA-Digital-Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/707374219
git clone --depth 1 --no-tags https://github.com/Ciftcierenv/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/704993729
git clone --depth 1 --no-tags https://github.com/VAIBHAV-VLSI/Temperature-Activated-Fan-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/700960968
git clone --depth 1 --no-tags https://github.com/yuli821/Xilinx-PCIe-modified-app-example.git f:/verilog_sva_gh_scraper/data/full_repos/705828499
git clone --depth 1 --no-tags https://github.com/mtsfreitas/electronic-voting-machine-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/702215815
git clone --depth 1 --no-tags https://github.com/AryaMilli/2023eyrc_astrotinker.git f:/verilog_sva_gh_scraper/data/full_repos/702021437
git clone --depth 1 --no-tags https://github.com/udayM-design/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/702148400
git clone --depth 1 --no-tags https://github.com/nespar7/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/704917115
git clone --depth 1 --no-tags https://github.com/mizurek/ws2812_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/704652751
git clone --depth 1 --no-tags https://github.com/Hammersamatom/rca.git f:/verilog_sva_gh_scraper/data/full_repos/704728468
git clone --depth 1 --no-tags https://github.com/Andy-Ko-0620/SoC-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/705967621
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/singleCycleRISCV.git f:/verilog_sva_gh_scraper/data/full_repos/704098161
git clone --depth 1 --no-tags https://github.com/ALEENA-KT/Automatic_washing_machine_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/704536041
git clone --depth 1 --no-tags https://github.com/TtoLee/UCAS_COD-Lijinming.git f:/verilog_sva_gh_scraper/data/full_repos/704625702
git clone --depth 1 --no-tags https://github.com/Edthedeveloper2000/TP-ISL-4-Bit-encoder-with-7-segments-display.git f:/verilog_sva_gh_scraper/data/full_repos/701579380
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_8_Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/705132374
git clone --depth 1 --no-tags https://github.com/ferdirizaldi/CPU-Simulation-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/707788545
git clone --depth 1 --no-tags https://github.com/leoheisler/maquina_estados_Final.git f:/verilog_sva_gh_scraper/data/full_repos/707817805
git clone --depth 1 --no-tags https://github.com/elesonchuang/SOC_LAB_FIR.git f:/verilog_sva_gh_scraper/data/full_repos/707264538
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/Soc_design_Lab3_FIR.git f:/verilog_sva_gh_scraper/data/full_repos/707799045
git clone --depth 1 --no-tags https://github.com/Harshit4712/Verilog_code_for-different-applications.git f:/verilog_sva_gh_scraper/data/full_repos/707598871
git clone --depth 1 --no-tags https://github.com/urish/tt05-text-scroller.git f:/verilog_sva_gh_scraper/data/full_repos/706548386
git clone --depth 1 --no-tags https://github.com/liyuan-chang/SoC-Lab-FIR.git f:/verilog_sva_gh_scraper/data/full_repos/706703347
git clone --depth 1 --no-tags https://github.com/rad68/sdcard.git f:/verilog_sva_gh_scraper/data/full_repos/707015119
git clone --depth 1 --no-tags https://github.com/danielradu10/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/707233695
