// Seed: 439268726
module module_0;
  wire id_2;
endmodule
module module_1;
  always begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign id_2 = id_1;
  assign id_2 = 1;
  assign id_2 = id_2;
  assign id_2 = id_2 - 1;
  wire id_4;
  module_0 modCall_1 ();
  tri1 id_5 = 1;
  assign id_5 = 1;
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  always begin : LABEL_0
    id_1 = 1'b0;
    id_1 <= 1;
    $display(id_2[1]);
    begin : LABEL_0
      id_1 <= 1 - 1;
    end
  end
  logic [7:0] id_4, id_5, id_6;
  wire id_7, id_8, id_9;
  module_0 modCall_1 ();
  uwire id_10 = 1;
  assign id_9 = id_9;
endmodule
