void T_1\r\nF_1 ( int V_1 , int V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nT_2 * V_5 ;\r\nV_4 = F_2 () ;\r\nV_4 -> V_6 = F_3 () ;\r\nV_4 -> V_7 = F_3 () ;\r\nV_4 -> V_8 = 0 ;\r\nV_4 -> V_9 = 0 ;\r\nV_4 -> V_10 = F_4 ( V_1 , V_2 ) ;\r\nV_4 -> V_11 = F_5 ( V_1 , V_2 ) ;\r\nV_4 -> V_12 = F_6 ( V_1 , V_2 ) ;\r\nV_4 -> V_13 = ( V_1 << 3 ) + V_2 ;\r\nV_4 -> V_6 -> V_14 = F_5 ( V_1 , V_2 ) - V_15 ;\r\nV_4 -> V_6 -> V_16 = V_4 -> V_6 -> V_14 + V_17 - 1 ;\r\nV_4 -> V_6 -> V_18 = V_19 [ V_2 ] ;\r\nV_4 -> V_6 -> V_20 = V_21 ;\r\nV_4 -> V_7 -> V_14 = F_4 ( V_1 , V_2 ) - V_22 ;\r\nV_4 -> V_7 -> V_16 = V_4 -> V_7 -> V_14 + 0xffffffff ;\r\nV_4 -> V_7 -> V_18 = V_23 [ V_2 ] ;\r\nV_4 -> V_7 -> V_20 = V_24 ;\r\nif ( F_7 ( & V_25 , V_4 -> V_6 ) < 0 )\r\nF_8 ( V_26 L_1 ,\r\nV_1 , V_2 ) ;\r\nif ( F_7 ( & V_27 , V_4 -> V_7 ) < 0 )\r\nF_8 ( V_26 L_2 ,\r\nV_1 , V_2 ) ;\r\n#if V_28\r\nF_9 ( V_1 , V_2 ) ;\r\n#endif\r\nV_4 -> V_29 = F_10 ( V_4 , 0x00800000 , 0x00800000 , 0 ) ;\r\nV_4 -> V_30 = F_10 ( V_4 , 0xc0000000 , 0x08000000 , 0 ) ;\r\nV_5 = F_11 ( V_1 , V_2 ) ;\r\nV_5 -> V_31 [ 0 ] . V_32 . V_33 = V_4 -> V_29 -> V_34 | 3 ;\r\nV_5 -> V_31 [ 0 ] . V_35 . V_33 = ( V_4 -> V_29 -> V_36 - 1 ) & 0xfff00000 ;\r\nV_5 -> V_31 [ 0 ] . V_37 . V_33 = F_12 ( V_4 -> V_29 -> V_38 ) ;\r\nV_5 -> V_31 [ 1 ] . V_32 . V_33 = 0x40000000 | 1 ;\r\nV_5 -> V_31 [ 1 ] . V_35 . V_33 = ( 0x40000000 - 1 ) & 0xfff00000 ;\r\nV_5 -> V_31 [ 1 ] . V_37 . V_33 = 0 ;\r\nV_5 -> V_31 [ 2 ] . V_32 . V_33 = 0x80000000 | 1 ;\r\nV_5 -> V_31 [ 2 ] . V_35 . V_33 = ( 0x40000000 - 1 ) & 0xfff00000 ;\r\nV_5 -> V_31 [ 2 ] . V_37 . V_33 = 0x40000000 ;\r\nV_5 -> V_31 [ 3 ] . V_32 . V_33 = V_4 -> V_30 -> V_34 | 3 ;\r\nV_5 -> V_31 [ 3 ] . V_35 . V_33 = ( V_4 -> V_30 -> V_36 - 1 ) & 0xfff00000 ;\r\nV_5 -> V_31 [ 3 ] . V_37 . V_33 = F_12 ( V_4 -> V_30 -> V_38 ) ;\r\nF_13 ( V_4 , 0 , 0 ) ;\r\n}\r\nvoid T_1\r\nF_14 ( int V_1 , int V_39 )\r\n{\r\nif ( ! F_15 ( V_1 , V_39 ) )\r\nreturn;\r\n#if V_28\r\nF_16 ( V_1 , V_39 ) ;\r\n#endif\r\nF_1 ( V_1 , ( V_39 << 1 ) + 0 ) ;\r\nF_1 ( V_1 , ( V_39 << 1 ) + 1 ) ;\r\n}\r\nvoid T_1\r\nF_17 ( int V_1 )\r\n{\r\nint V_39 ;\r\nif ( ! F_18 ( V_1 ) )\r\nreturn;\r\n#if V_28\r\nF_19 ( V_1 ) ;\r\nF_20 ( V_1 ) ;\r\nF_21 ( V_1 ) ;\r\nF_22 ( V_1 ) ;\r\n#endif\r\nfor ( V_39 = 0 ; V_39 < V_40 ; V_39 ++ ) {\r\nF_14 ( V_1 , V_39 ) ;\r\n}\r\n}\r\nvoid T_1\r\nF_23 ( void )\r\n{\r\nunsigned long V_41 ;\r\nunsigned int V_42 , V_43 ;\r\nT_3 * V_44 = F_24 () ;\r\nT_4 * V_45 ;\r\nT_5 * V_46 ;\r\nT_6 * V_47 ;\r\nT_7 * V_48 ;\r\nT_8 * V_49 ;\r\nT_9 * V_50 ;\r\nint V_51 ;\r\nV_41 = V_44 -> V_52 . V_33 ;\r\n#if 0\r\nprintk(KERN_ERR "fast QSD_WHAMI at base %p is 0x%lx\n", fast, temp);\r\n#endif\r\nV_42 = ( V_41 >> 8 ) & 7 ;\r\nV_43 = ( V_41 >> 4 ) & 7 ;\r\nV_53 = ( 1 << V_42 ) ;\r\nV_54 = ( 1 << V_43 ) ;\r\nV_55 = 0 ;\r\nV_56 = 0 ;\r\nV_57 = 0 ;\r\nV_58 = 0 ;\r\nV_59 = 0 ;\r\nV_60 = 0 ;\r\nV_61 = 0 ;\r\nmemset ( V_62 , V_63 , V_64 ) ;\r\nmemset ( V_65 , V_63 , V_64 ) ;\r\nV_46 = F_25 ( V_43 ) ;\r\nV_41 = V_46 -> V_66 . V_33 ;\r\n#if 0\r\nprintk(KERN_ERR "QSA_QBB_ID at base %p is 0x%lx\n", qsa, temp);\r\n#endif\r\nif ( V_41 & 0x40 )\r\nV_56 = 1 ;\r\nif ( V_41 & 0x20 ) {\r\nV_48 = F_26 ( V_43 ) ;\r\nV_41 = 0 ;\r\nfor ( V_51 = 0 ; V_51 < 4 ; V_51 ++ ) {\r\nV_41 |= V_48 -> V_67 [ V_51 ] . V_33 << ( V_51 * 8 ) ;\r\n#if 0\r\nprintk(KERN_ERR "GPA_QBB_MAP[%d] at base %p is 0x%lx\n",\r\ni, gp, temp);\r\n#endif\r\n}\r\nfor ( V_42 = 0 ; V_42 < V_64 ; V_42 ++ ) {\r\nif ( V_41 & 8 ) {\r\nV_43 = V_41 & 7 ;\r\nV_53 |= ( 1 << V_42 ) ;\r\nV_54 |= ( 1 << V_43 ) ;\r\n}\r\nV_41 >>= 4 ;\r\n}\r\nV_55 = V_54 ;\r\n}\r\nfor ( V_43 = 0 ; V_43 < V_64 ; V_43 ++ ) {\r\nif ( F_18 ( V_43 ) ) {\r\nV_45 = F_27 ( V_43 ) ;\r\nV_41 = V_45 -> V_52 . V_33 ;\r\n#if 0\r\nprintk(KERN_ERR "QSD_WHAMI at base %p is 0x%lx\n", qsd, temp);\r\n#endif\r\nV_42 = ( V_41 >> 8 ) & 7 ;\r\nV_62 [ V_42 ] = V_43 ;\r\nV_65 [ V_43 ] = V_42 ;\r\nV_46 = F_25 ( V_43 ) ;\r\nV_41 = V_46 -> V_68 [ 0 ] . V_33 ;\r\n#if 0\r\nprintk(KERN_ERR "QSA_QBB_POP_0 at base %p is 0x%lx\n", qsa, temp);\r\n#endif\r\nV_60 |= ( ( V_41 >> 0 ) & 0xf ) << ( V_43 << 2 ) ;\r\nV_61 |= ( ( V_41 >> 4 ) & 0xf ) << ( V_43 << 2 ) ;\r\nV_41 = V_46 -> V_68 [ 1 ] . V_33 ;\r\n#if 0\r\nprintk(KERN_ERR "QSA_QBB_POP_1 at base %p is 0x%lx\n", qsa, temp);\r\n#endif\r\nV_57 |= ( 1 << V_43 ) ;\r\nV_58 |= ( ( V_41 >> 4 ) & 0xf ) << ( V_43 << 2 ) ;\r\nV_41 = V_46 -> V_66 . V_33 ;\r\n#if 0\r\nprintk(KERN_ERR "QSA_QBB_ID at %p is 0x%lx\n", qsa, temp);\r\n#endif\r\nif ( V_41 & 0x20 )\r\nV_55 |= ( 1 << V_43 ) ;\r\nfor ( V_51 = 0 ; V_51 < V_40 ; V_51 ++ ) {\r\nV_47 = F_28 ( V_43 ) ;\r\nV_49 = F_29 ( V_43 , V_51 ) ;\r\nV_50 = F_30 ( V_43 , V_51 ) ;\r\nif ( ( V_47 -> V_69 [ V_51 ] . V_70 . V_33 & 1 ) == 1 &&\r\n( ( V_49 -> V_71 . V_33 & 0xf00000300UL ) == 0x100000300UL ) &&\r\n( ( V_50 -> V_72 . V_33 & 0xf00000300UL ) == 0x100000200UL ) )\r\n{\r\nV_59 |= 1 << ( ( V_43 << 2 ) + V_51 ) ;\r\n}\r\n}\r\n}\r\n}\r\n#if V_73\r\nF_31 () ;\r\n#endif\r\n}\r\nvoid T_1\r\nF_32 ( void )\r\n{\r\nint V_1 ;\r\nV_25 . V_16 = ~ 0UL ;\r\nF_23 () ;\r\nfor ( V_1 = 0 ; V_1 < V_64 ; V_1 ++ ) {\r\nF_17 ( V_1 ) ;\r\n}\r\nV_74 = 0x40000000UL ;\r\nV_75 = 0x80000000UL ;\r\n}\r\nvoid\r\nF_33 ( unsigned long V_76 , unsigned long V_77 )\r\n{\r\nF_34 () ;\r\nF_34 () ;\r\nF_35 () ;\r\nF_36 ( 0x7 ) ;\r\nF_34 () ;\r\nF_37 ( V_76 , V_77 , L_3 ,\r\nF_38 ( F_39 () ) ) ;\r\n}\r\nvoid\r\nF_40 ( int V_78 )\r\n{\r\n}\r\nvoid\r\nF_13 ( struct V_3 * V_4 , T_10 V_14 , T_10 V_16 )\r\n{\r\nint V_1 = V_4 -> V_13 >> 3 ;\r\nint V_2 = V_4 -> V_13 & 7 ;\r\nT_2 * V_5 = F_11 ( V_1 , V_2 ) ;\r\nF_34 () ;\r\nV_5 -> V_79 . V_33 ;\r\n}\r\nstatic int\r\nF_41 ( struct V_80 * V_81 , unsigned int V_82 , int V_83 ,\r\nunsigned long * V_84 , unsigned char * V_85 )\r\n{\r\nstruct V_3 * V_4 = V_81 -> V_86 ;\r\nunsigned long V_87 ;\r\nT_11 V_88 = V_81 -> V_89 ;\r\nF_42 ( ( L_4\r\nL_5 ,\r\nV_88 , V_82 , V_83 , V_84 , V_85 ) ) ;\r\nif ( ! V_81 -> V_90 )\r\nV_88 = 0 ;\r\n* V_85 = ( V_88 != 0 ) ;\r\nV_87 = ( V_88 << 16 ) | ( V_82 << 8 ) | V_83 ;\r\nV_87 |= V_4 -> V_12 ;\r\n* V_84 = V_87 ;\r\nF_42 ( ( L_6 , V_87 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_43 ( struct V_80 * V_88 , unsigned int V_91 , int V_83 ,\r\nint V_36 , T_12 * V_92 )\r\n{\r\nunsigned long V_87 ;\r\nunsigned char V_85 ;\r\nif ( F_41 ( V_88 , V_91 , V_83 , & V_87 , & V_85 ) )\r\nreturn V_93 ;\r\nswitch ( V_36 ) {\r\ncase 1 :\r\n* V_92 = F_44 ( * ( V_94 ) V_87 ) ;\r\nbreak;\r\ncase 2 :\r\n* V_92 = F_45 ( * ( V_95 ) V_87 ) ;\r\nbreak;\r\ncase 4 :\r\n* V_92 = * ( V_96 ) V_87 ;\r\nbreak;\r\n}\r\nreturn V_97 ;\r\n}\r\nstatic int\r\nF_46 ( struct V_80 * V_88 , unsigned int V_91 , int V_83 ,\r\nint V_36 , T_12 V_92 )\r\n{\r\nunsigned long V_87 ;\r\nunsigned char V_85 ;\r\nif ( F_41 ( V_88 , V_91 , V_83 , & V_87 , & V_85 ) )\r\nreturn V_93 ;\r\nswitch ( V_36 ) {\r\ncase 1 :\r\nF_47 ( V_92 , * ( V_94 ) V_87 ) ;\r\nF_34 () ;\r\nF_44 ( * ( V_94 ) V_87 ) ;\r\nbreak;\r\ncase 2 :\r\nF_48 ( V_92 , * ( V_95 ) V_87 ) ;\r\nF_34 () ;\r\nF_45 ( * ( V_95 ) V_87 ) ;\r\nbreak;\r\ncase 4 :\r\n* ( V_96 ) V_87 = V_92 ;\r\nF_34 () ;\r\n* ( V_96 ) V_87 ;\r\nbreak;\r\n}\r\nreturn V_97 ;\r\n}\r\nint F_49 ( unsigned long V_98 )\r\n{\r\nreturn V_98 >> 36 ;\r\n}\r\nint F_50 ( int V_99 )\r\n{\r\nreturn V_99 >> 2 ;\r\n}\r\nunsigned long F_51 ( int V_100 )\r\n{\r\nreturn ( unsigned long ) V_100 * ( 64UL * 1024 * 1024 * 1024 ) ;\r\n}\r\nunsigned long F_52 ( int V_100 )\r\n{\r\nreturn 64UL * 1024 * 1024 * 1024 ;\r\n}\r\nstatic void T_1\r\nF_9 ( int V_1 , int V_2 )\r\n{\r\nT_2 * V_5 = F_11 ( V_1 , V_2 ) ;\r\nint V_51 ;\r\nF_8 ( V_26 L_7 ,\r\nV_1 , V_2 , V_5 ) ;\r\nF_8 ( V_26 L_8 ,\r\nV_5 -> V_101 . V_33 ) ;\r\nF_8 ( V_26 L_9 , V_5 -> V_102 . V_33 ) ;\r\nF_8 ( V_26 L_10 , V_5 -> V_103 . V_33 ) ;\r\nF_8 ( V_26 L_11 , V_5 -> V_104 . V_33 ) ;\r\nF_8 ( V_26 L_12 , V_5 -> V_105 . V_33 ) ;\r\nF_8 ( V_26 L_13 , V_5 -> V_106 . V_33 ) ;\r\nF_8 ( V_26 L_14 , V_5 -> V_107 . V_33 ) ;\r\nF_8 ( V_26 L_15 ,\r\nV_1 , V_2 , V_5 ) ;\r\nfor ( V_51 = 0 ; V_51 < 4 ; V_51 ++ ) {\r\nF_8 ( V_26 L_16 , V_51 ,\r\nV_5 -> V_31 [ V_51 ] . V_32 . V_33 ,\r\nV_5 -> V_31 [ V_51 ] . V_35 . V_33 ,\r\nV_5 -> V_31 [ V_51 ] . V_37 . V_33 ) ;\r\n}\r\nF_8 ( V_26 L_17 ) ;\r\n}\r\nstatic void T_1\r\nF_16 ( int V_1 , int V_39 )\r\n{\r\nT_13 * V_108 = F_53 ( V_1 , V_39 ) ;\r\nint V_51 ;\r\nF_8 ( V_26 L_18 ,\r\nV_1 , V_39 , V_108 ) ;\r\nF_8 ( V_26 L_19 , V_108 -> V_109 . V_33 ) ;\r\nF_8 ( V_26 L_20 , V_108 -> V_110 . V_33 ) ;\r\nF_8 ( V_26 L_21 , V_108 -> V_111 . V_33 ) ;\r\nF_8 ( V_26 L_22 , V_108 -> V_112 . V_33 ) ;\r\nF_8 ( V_26 L_23 ,\r\nV_108 -> V_113 . V_33 ) ;\r\nF_8 ( V_26 L_24 ,\r\nV_1 , V_39 , V_108 ) ;\r\nfor ( V_51 = 0 ; V_51 < 4 ; V_51 ++ ) {\r\nF_8 ( V_26 L_25 , V_51 ,\r\nV_108 -> V_114 [ V_51 ] . V_115 . V_33 ,\r\nV_108 -> V_114 [ V_51 ] . V_116 . V_33 ) ;\r\n}\r\nF_8 ( V_26 L_17 ) ;\r\n}\r\nstatic void T_1\r\nF_19 ( int V_1 )\r\n{\r\nT_5 * V_46 = F_25 ( V_1 ) ;\r\nint V_51 ;\r\nF_8 ( V_26 L_26 , V_1 , V_46 ) ;\r\nF_8 ( V_26 L_27 , V_46 -> V_66 . V_33 ) ;\r\nF_8 ( V_26 L_28 , V_46 -> V_117 . V_33 ) ;\r\nF_8 ( V_26 L_29 , V_46 -> V_118 . V_33 ) ;\r\nfor ( V_51 = 0 ; V_51 < 5 ; V_51 ++ )\r\nF_8 ( V_26 L_30 ,\r\nV_51 , V_46 -> V_119 [ V_51 ] . V_33 ) ;\r\nfor ( V_51 = 0 ; V_51 < 2 ; V_51 ++ )\r\nF_8 ( V_26 L_31 ,\r\nV_51 , V_46 -> V_68 [ 0 ] . V_33 ) ;\r\nF_8 ( V_26 L_17 ) ;\r\n}\r\nstatic void T_1\r\nF_20 ( int V_1 )\r\n{\r\nT_4 * V_45 = F_27 ( V_1 ) ;\r\nF_8 ( V_26 L_32 , V_1 , V_45 ) ;\r\nF_8 ( V_26 L_33 , V_45 -> V_52 . V_33 ) ;\r\nF_8 ( V_26 L_34 , V_45 -> V_120 . V_33 ) ;\r\nF_8 ( V_26 L_35 ,\r\nV_45 -> V_121 . V_33 ) ;\r\nF_8 ( V_26 L_36 ,\r\nV_45 -> V_122 . V_33 ) ;\r\nF_8 ( V_26 L_37 ,\r\nV_45 -> V_123 . V_33 ) ;\r\nF_8 ( V_26 L_38 ,\r\nV_45 -> V_124 . V_33 ) ;\r\nF_8 ( V_26 L_39 ,\r\nV_45 -> V_125 . V_33 ) ;\r\nF_8 ( V_26 L_40 ,\r\nV_45 -> V_126 . V_33 ) ;\r\nF_8 ( V_26 L_17 ) ;\r\n}\r\nstatic void T_1\r\nF_21 ( int V_1 )\r\n{\r\nT_6 * V_47 = F_28 ( V_1 ) ;\r\nint V_51 ;\r\nF_8 ( V_26 L_41 , V_1 , V_47 ) ;\r\nF_8 ( V_26 L_42 , V_47 -> V_127 . V_33 ) ;\r\nF_8 ( V_26 L_43 , V_47 -> V_128 . V_33 ) ;\r\nF_8 ( V_26 L_44 ,\r\nV_47 -> V_129 . V_33 ) ;\r\nF_8 ( V_26 L_45 ,\r\nV_47 -> V_130 . V_33 ) ;\r\nfor ( V_51 = 0 ; V_51 < 4 ; V_51 ++ )\r\nF_8 ( V_26 L_46 ,\r\nV_51 , V_47 -> V_69 [ V_51 ] . V_70 . V_33 ) ;\r\nfor ( V_51 = 0 ; V_51 < 4 ; V_51 ++ )\r\nF_8 ( V_26 L_47 ,\r\nV_51 , V_47 -> V_131 [ V_51 ] . V_115 . V_33 ) ;\r\nF_8 ( V_26 L_17 ) ;\r\n}\r\nstatic void T_1\r\nF_22 ( int V_1 )\r\n{\r\nT_7 * V_48 = F_26 ( V_1 ) ;\r\nint V_51 ;\r\nF_8 ( V_26 L_48 , V_1 , V_48 ) ;\r\nfor ( V_51 = 0 ; V_51 < 4 ; V_51 ++ )\r\nF_8 ( V_26 L_49 ,\r\nV_51 , V_48 -> V_67 [ V_51 ] . V_33 ) ;\r\nF_8 ( V_26 L_50 ,\r\nV_48 -> V_132 . V_33 ) ;\r\nF_8 ( V_26 L_51 , V_48 -> V_133 . V_33 ) ;\r\nF_8 ( V_26 L_52 , V_48 -> V_134 . V_33 ) ;\r\nF_8 ( V_26 L_53 , V_48 -> V_135 . V_33 ) ;\r\nF_8 ( V_26 L_54 , V_48 -> V_136 . V_33 ) ;\r\nF_8 ( V_26 L_55 , V_48 -> V_137 . V_33 ) ;\r\nF_8 ( V_26 L_17 ) ;\r\n}\r\nstatic void T_1\r\nF_31 ( void )\r\n{\r\nint V_51 ;\r\nF_8 ( V_26 L_56 ) ;\r\nF_8 ( V_26 L_57 , V_53 ) ;\r\nF_8 ( V_26 L_58 , V_54 ) ;\r\nF_8 ( V_26 L_59 , V_55 ) ;\r\nF_8 ( V_26 L_60 , V_56 ) ;\r\nF_8 ( V_26 L_61 , V_57 ) ;\r\nF_8 ( V_26 L_62 , V_58 ) ;\r\nF_8 ( V_26 L_63 , V_59 ) ;\r\nF_8 ( V_26 L_64 , V_60 ) ;\r\nF_8 ( V_26 L_65 , V_61 ) ;\r\nF_8 ( L_66 ) ;\r\nfor ( V_51 = 0 ; V_51 < V_64 ; V_51 ++ )\r\nif ( V_62 [ V_51 ] == V_63 )\r\nF_8 ( L_67 ) ;\r\nelse\r\nF_8 ( L_68 , V_62 [ V_51 ] ) ;\r\nF_8 ( L_17 ) ;\r\nF_8 ( L_69 ) ;\r\nfor ( V_51 = 0 ; V_51 < V_64 ; V_51 ++ )\r\nif ( V_65 [ V_51 ] == V_63 )\r\nF_8 ( L_67 ) ;\r\nelse\r\nF_8 ( L_68 , V_65 [ V_51 ] ) ;\r\nF_8 ( L_17 ) ;\r\n}
