{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465060297776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465060297791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 12:11:36 2016 " "Processing started: Sat Jun 04 12:11:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465060297791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465060297791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSM -c FSM " "Command: quartus_sta FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465060297791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1465060298470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465060300463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465060300582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465060300582 ""}
{ "Info" "ISTA_SDC_FOUND" "FSM.SDC " "Reading SDC File: 'FSM.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1465060302986 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at FSM.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465060303015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FSM.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at FSM.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303019 ""}  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465060303019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 15 altera_reserved_tdi port " "Ignored filter at FSM.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465060303020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 15 altera_reserved_tck clock " "Ignored filter at FSM.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465060303022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FSM.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at FSM.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303023 ""}  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465060303023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FSM.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at FSM.sdc(15): Argument -clock is not an object ID" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465060303023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 16 altera_reserved_tms port " "Ignored filter at FSM.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465060303024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FSM.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at FSM.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303025 ""}  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465060303025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FSM.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at FSM.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465060303025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 17 altera_reserved_tdo port " "Ignored filter at FSM.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1465060303026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FSM.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at FSM.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303028 ""}  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465060303028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FSM.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at FSM.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/Usuario/Documents/GitHub/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1465060303028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1465060303029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303076 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1465060303100 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1465060303168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.439 " "Worst-case setup slack is 15.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.439               0.000 FPGA_CLK1_50  " "   15.439               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060303226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 FPGA_CLK1_50  " "    0.226               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060303243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465060303251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465060303258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.229 " "Worst-case minimum pulse width slack is 9.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.229               0.000 FPGA_CLK1_50  " "    9.229               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060303266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060303266 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1465060303402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465060303574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465060306740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465060306932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.525 " "Worst-case setup slack is 15.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060306971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060306971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.525               0.000 FPGA_CLK1_50  " "   15.525               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060306971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060306971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060306988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060306988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 FPGA_CLK1_50  " "    0.211               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060306988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060306988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465060307000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465060307011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.298 " "Worst-case minimum pulse width slack is 9.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060307020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060307020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.298               0.000 FPGA_CLK1_50  " "    9.298               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060307020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060307020 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1465060307097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465060307568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465060310403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.099 " "Worst-case setup slack is 17.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.099               0.000 FPGA_CLK1_50  " "   17.099               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060310618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 FPGA_CLK1_50  " "    0.135               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060310634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465060310646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465060310659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.104 " "Worst-case minimum pulse width slack is 9.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.104               0.000 FPGA_CLK1_50  " "    9.104               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060310672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060310672 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1465060310757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.407 " "Worst-case setup slack is 17.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.407               0.000 FPGA_CLK1_50  " "   17.407               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060311882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 FPGA_CLK1_50  " "    0.125               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060311900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465060311912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1465060311926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.067 " "Worst-case minimum pulse width slack is 9.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.067               0.000 FPGA_CLK1_50  " "    9.067               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465060311938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465060311938 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465060315325 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465060315328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465060315533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 12:11:55 2016 " "Processing ended: Sat Jun 04 12:11:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465060315533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465060315533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465060315533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465060315533 ""}
