

================================================================
== Vitis HLS Report for 'get_acceptanceCorners'
================================================================
* Date:           Tue Jul  9 11:00:40 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PartitionAcceleratorHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.348 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_calculate_min_max_element_of_corner_lists  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_corner_list_V = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:166]   --->   Operation 12 'alloca' 'a_corner_list_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_corner_list_V = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:167]   --->   Operation 13 'alloca' 'b_corner_list_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_corner_list_V = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:168]   --->   Operation 14 'alloca' 'c_corner_list_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_corner_list_V = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:169]   --->   Operation 15 'alloca' 'd_corner_list_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%latest_patch_index_constprop_load = load i2 %latest_patch_index_constprop"   --->   Operation 16 'load' 'latest_patch_index_constprop_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i2 %latest_patch_index_constprop_load" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 17 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %latest_patch_index_constprop_load, i2 0" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%add_ln174 = add i4 %tmp, i4 %zext_ln174" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 19 'add' 'add_ln174' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i4 %add_ln174" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 20 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shadow_bottomL_jR_addr = getelementptr i32 %shadow_bottomL_jR, i64 0, i64 %zext_ln174_1" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 21 'getelementptr' 'shadow_bottomL_jR_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln174_1 = add i4 %add_ln174, i4 1" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 22 'add' 'add_ln174_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i4 %add_ln174_1" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 23 'zext' 'zext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shadow_bottomL_jR_addr_1 = getelementptr i32 %shadow_bottomL_jR, i64 0, i64 %zext_ln174_2" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 24 'getelementptr' 'shadow_bottomL_jR_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shadow_bottomR_jR_addr = getelementptr i32 %shadow_bottomR_jR, i64 0, i64 %zext_ln174_1" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 25 'getelementptr' 'shadow_bottomR_jR_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shadow_bottomR_jR_addr_1 = getelementptr i32 %shadow_bottomR_jR, i64 0, i64 %zext_ln174_2" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 26 'getelementptr' 'shadow_bottomR_jR_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shadow_bottomL_jL_addr = getelementptr i32 %shadow_bottomL_jL, i64 0, i64 %zext_ln174_1" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 27 'getelementptr' 'shadow_bottomL_jL_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shadow_bottomL_jL_addr_1 = getelementptr i32 %shadow_bottomL_jL, i64 0, i64 %zext_ln174_2" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 28 'getelementptr' 'shadow_bottomL_jL_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shadow_bottomR_jL_addr = getelementptr i32 %shadow_bottomR_jL, i64 0, i64 %zext_ln174_1" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 29 'getelementptr' 'shadow_bottomR_jL_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shadow_bottomR_jL_addr_1 = getelementptr i32 %shadow_bottomR_jL, i64 0, i64 %zext_ln174_2" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 30 'getelementptr' 'shadow_bottomR_jL_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%z1_min_addr = getelementptr i26 %z1_min, i64 0, i64 %zext_ln174_1" [PartitionAcceleratorHLS/src/system.cpp:211]   --->   Operation 31 'getelementptr' 'z1_min_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%z1_max_addr = getelementptr i26 %z1_max, i64 0, i64 %zext_ln174_1" [PartitionAcceleratorHLS/src/system.cpp:213]   --->   Operation 32 'getelementptr' 'z1_max_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.73ns)   --->   "%shadow_bottomL_jR_load = load i4 %shadow_bottomL_jR_addr" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 33 'load' 'shadow_bottomL_jR_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_1 : Operation 34 [2/2] (0.73ns)   --->   "%shadow_bottomR_jR_load = load i4 %shadow_bottomR_jR_addr" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 34 'load' 'shadow_bottomR_jR_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_1 : Operation 35 [2/2] (0.73ns)   --->   "%shadow_bottomL_jL_load = load i4 %shadow_bottomL_jL_addr" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 35 'load' 'shadow_bottomL_jL_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_1 : Operation 36 [2/2] (0.73ns)   --->   "%shadow_bottomR_jL_load = load i4 %shadow_bottomR_jL_addr" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 36 'load' 'shadow_bottomR_jL_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_1 : Operation 37 [2/2] (0.73ns)   --->   "%shadow_bottomL_jR_load_1 = load i4 %shadow_bottomL_jR_addr_1" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 37 'load' 'shadow_bottomL_jR_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_1 : Operation 38 [2/2] (0.73ns)   --->   "%shadow_bottomR_jR_load_1 = load i4 %shadow_bottomR_jR_addr_1" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 38 'load' 'shadow_bottomR_jR_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_1 : Operation 39 [2/2] (0.73ns)   --->   "%shadow_bottomL_jL_load_1 = load i4 %shadow_bottomL_jL_addr_1" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 39 'load' 'shadow_bottomL_jL_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_1 : Operation 40 [2/2] (0.73ns)   --->   "%shadow_bottomR_jL_load_1 = load i4 %shadow_bottomR_jL_addr_1" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 40 'load' 'shadow_bottomR_jL_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%add_ln174_2 = add i4 %add_ln174, i4 2" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 41 'add' 'add_ln174_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i4 %add_ln174_2" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 42 'zext' 'zext_ln174_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shadow_bottomL_jR_addr_2 = getelementptr i32 %shadow_bottomL_jR, i64 0, i64 %zext_ln174_3" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 43 'getelementptr' 'shadow_bottomL_jR_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.80ns)   --->   "%add_ln174_3 = add i4 %add_ln174, i4 3" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 44 'add' 'add_ln174_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i4 %add_ln174_3" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 45 'zext' 'zext_ln174_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shadow_bottomL_jR_addr_3 = getelementptr i32 %shadow_bottomL_jR, i64 0, i64 %zext_ln174_4" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 46 'getelementptr' 'shadow_bottomL_jR_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shadow_bottomR_jR_addr_2 = getelementptr i32 %shadow_bottomR_jR, i64 0, i64 %zext_ln174_3" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 47 'getelementptr' 'shadow_bottomR_jR_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shadow_bottomR_jR_addr_3 = getelementptr i32 %shadow_bottomR_jR, i64 0, i64 %zext_ln174_4" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 48 'getelementptr' 'shadow_bottomR_jR_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shadow_bottomL_jL_addr_2 = getelementptr i32 %shadow_bottomL_jL, i64 0, i64 %zext_ln174_3" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 49 'getelementptr' 'shadow_bottomL_jL_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shadow_bottomL_jL_addr_3 = getelementptr i32 %shadow_bottomL_jL, i64 0, i64 %zext_ln174_4" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 50 'getelementptr' 'shadow_bottomL_jL_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shadow_bottomR_jL_addr_2 = getelementptr i32 %shadow_bottomR_jL, i64 0, i64 %zext_ln174_3" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 51 'getelementptr' 'shadow_bottomR_jL_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shadow_bottomR_jL_addr_3 = getelementptr i32 %shadow_bottomR_jL, i64 0, i64 %zext_ln174_4" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 52 'getelementptr' 'shadow_bottomR_jL_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%a_corner_list_V_addr = getelementptr i32 %a_corner_list_V, i64 0, i64 0" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 53 'getelementptr' 'a_corner_list_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (0.73ns)   --->   "%shadow_bottomL_jR_load = load i4 %shadow_bottomL_jR_addr" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 54 'load' 'shadow_bottomL_jR_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 55 [1/1] (0.73ns)   --->   "%store_ln174 = store i32 %shadow_bottomL_jR_load, i2 %a_corner_list_V_addr" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 55 'store' 'store_ln174' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%b_corner_list_V_addr = getelementptr i32 %b_corner_list_V, i64 0, i64 0" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 56 'getelementptr' 'b_corner_list_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.73ns)   --->   "%shadow_bottomR_jR_load = load i4 %shadow_bottomR_jR_addr" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 57 'load' 'shadow_bottomR_jR_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 58 [1/1] (0.73ns)   --->   "%store_ln175 = store i32 %shadow_bottomR_jR_load, i2 %b_corner_list_V_addr" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 58 'store' 'store_ln175' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%c_corner_list_V_addr = getelementptr i32 %c_corner_list_V, i64 0, i64 0" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 59 'getelementptr' 'c_corner_list_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.73ns)   --->   "%shadow_bottomL_jL_load = load i4 %shadow_bottomL_jL_addr" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 60 'load' 'shadow_bottomL_jL_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 61 [1/1] (0.73ns)   --->   "%store_ln176 = store i32 %shadow_bottomL_jL_load, i2 %c_corner_list_V_addr" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 61 'store' 'store_ln176' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%d_corner_list_V_addr = getelementptr i32 %d_corner_list_V, i64 0, i64 0" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 62 'getelementptr' 'd_corner_list_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (0.73ns)   --->   "%shadow_bottomR_jL_load = load i4 %shadow_bottomR_jL_addr" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 63 'load' 'shadow_bottomR_jL_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 64 [1/1] (0.73ns)   --->   "%store_ln177 = store i32 %shadow_bottomR_jL_load, i2 %d_corner_list_V_addr" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 64 'store' 'store_ln177' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%a_corner_list_V_addr_1 = getelementptr i32 %a_corner_list_V, i64 0, i64 1" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 65 'getelementptr' 'a_corner_list_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.73ns)   --->   "%shadow_bottomL_jR_load_1 = load i4 %shadow_bottomL_jR_addr_1" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 66 'load' 'shadow_bottomL_jR_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 67 [1/1] (0.73ns)   --->   "%store_ln174 = store i32 %shadow_bottomL_jR_load_1, i2 %a_corner_list_V_addr_1" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 67 'store' 'store_ln174' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%b_corner_list_V_addr_1 = getelementptr i32 %b_corner_list_V, i64 0, i64 1" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 68 'getelementptr' 'b_corner_list_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] (0.73ns)   --->   "%shadow_bottomR_jR_load_1 = load i4 %shadow_bottomR_jR_addr_1" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 69 'load' 'shadow_bottomR_jR_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 70 [1/1] (0.73ns)   --->   "%store_ln175 = store i32 %shadow_bottomR_jR_load_1, i2 %b_corner_list_V_addr_1" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 70 'store' 'store_ln175' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%c_corner_list_V_addr_1 = getelementptr i32 %c_corner_list_V, i64 0, i64 1" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 71 'getelementptr' 'c_corner_list_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.73ns)   --->   "%shadow_bottomL_jL_load_1 = load i4 %shadow_bottomL_jL_addr_1" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 72 'load' 'shadow_bottomL_jL_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 73 [1/1] (0.73ns)   --->   "%store_ln176 = store i32 %shadow_bottomL_jL_load_1, i2 %c_corner_list_V_addr_1" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 73 'store' 'store_ln176' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%d_corner_list_V_addr_1 = getelementptr i32 %d_corner_list_V, i64 0, i64 1" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 74 'getelementptr' 'd_corner_list_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (0.73ns)   --->   "%shadow_bottomR_jL_load_1 = load i4 %shadow_bottomR_jL_addr_1" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 75 'load' 'shadow_bottomR_jL_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 76 [1/1] (0.73ns)   --->   "%store_ln177 = store i32 %shadow_bottomR_jL_load_1, i2 %d_corner_list_V_addr_1" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 76 'store' 'store_ln177' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 77 [2/2] (0.73ns)   --->   "%shadow_bottomL_jR_load_2 = load i4 %shadow_bottomL_jR_addr_2" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 77 'load' 'shadow_bottomL_jR_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 78 [2/2] (0.73ns)   --->   "%shadow_bottomR_jR_load_2 = load i4 %shadow_bottomR_jR_addr_2" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 78 'load' 'shadow_bottomR_jR_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 79 [2/2] (0.73ns)   --->   "%shadow_bottomL_jL_load_2 = load i4 %shadow_bottomL_jL_addr_2" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 79 'load' 'shadow_bottomL_jL_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 80 [2/2] (0.73ns)   --->   "%shadow_bottomR_jL_load_2 = load i4 %shadow_bottomR_jL_addr_2" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 80 'load' 'shadow_bottomR_jL_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 81 [2/2] (0.73ns)   --->   "%shadow_bottomL_jR_load_3 = load i4 %shadow_bottomL_jR_addr_3" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 81 'load' 'shadow_bottomL_jR_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 82 [2/2] (0.73ns)   --->   "%shadow_bottomR_jR_load_3 = load i4 %shadow_bottomR_jR_addr_3" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 82 'load' 'shadow_bottomR_jR_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 83 [2/2] (0.73ns)   --->   "%shadow_bottomL_jL_load_3 = load i4 %shadow_bottomL_jL_addr_3" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 83 'load' 'shadow_bottomL_jL_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 84 [2/2] (0.73ns)   --->   "%shadow_bottomR_jL_load_3 = load i4 %shadow_bottomR_jL_addr_3" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 84 'load' 'shadow_bottomR_jL_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %latest_patch_index_constprop_load"   --->   Operation 85 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%a_corner_list_V_addr_2 = getelementptr i32 %a_corner_list_V, i64 0, i64 2" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 86 'getelementptr' 'a_corner_list_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (0.73ns)   --->   "%shadow_bottomL_jR_load_2 = load i4 %shadow_bottomL_jR_addr_2" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 87 'load' 'shadow_bottomL_jR_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 88 [1/1] (0.73ns)   --->   "%store_ln174 = store i32 %shadow_bottomL_jR_load_2, i2 %a_corner_list_V_addr_2" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 88 'store' 'store_ln174' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%b_corner_list_V_addr_2 = getelementptr i32 %b_corner_list_V, i64 0, i64 2" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 89 'getelementptr' 'b_corner_list_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (0.73ns)   --->   "%shadow_bottomR_jR_load_2 = load i4 %shadow_bottomR_jR_addr_2" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 90 'load' 'shadow_bottomR_jR_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 91 [1/1] (0.73ns)   --->   "%store_ln175 = store i32 %shadow_bottomR_jR_load_2, i2 %b_corner_list_V_addr_2" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 91 'store' 'store_ln175' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%c_corner_list_V_addr_2 = getelementptr i32 %c_corner_list_V, i64 0, i64 2" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 92 'getelementptr' 'c_corner_list_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (0.73ns)   --->   "%shadow_bottomL_jL_load_2 = load i4 %shadow_bottomL_jL_addr_2" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 93 'load' 'shadow_bottomL_jL_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 94 [1/1] (0.73ns)   --->   "%store_ln176 = store i32 %shadow_bottomL_jL_load_2, i2 %c_corner_list_V_addr_2" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 94 'store' 'store_ln176' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%d_corner_list_V_addr_2 = getelementptr i32 %d_corner_list_V, i64 0, i64 2" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 95 'getelementptr' 'd_corner_list_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (0.73ns)   --->   "%shadow_bottomR_jL_load_2 = load i4 %shadow_bottomR_jL_addr_2" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 96 'load' 'shadow_bottomR_jL_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 97 [1/1] (0.73ns)   --->   "%store_ln177 = store i32 %shadow_bottomR_jL_load_2, i2 %d_corner_list_V_addr_2" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 97 'store' 'store_ln177' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%a_corner_list_V_addr_3 = getelementptr i32 %a_corner_list_V, i64 0, i64 3" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 98 'getelementptr' 'a_corner_list_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (0.73ns)   --->   "%shadow_bottomL_jR_load_3 = load i4 %shadow_bottomL_jR_addr_3" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 99 'load' 'shadow_bottomL_jR_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 100 [1/1] (0.73ns)   --->   "%store_ln174 = store i32 %shadow_bottomL_jR_load_3, i2 %a_corner_list_V_addr_3" [PartitionAcceleratorHLS/src/system.cpp:174]   --->   Operation 100 'store' 'store_ln174' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%b_corner_list_V_addr_3 = getelementptr i32 %b_corner_list_V, i64 0, i64 3" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 101 'getelementptr' 'b_corner_list_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/2] (0.73ns)   --->   "%shadow_bottomR_jR_load_3 = load i4 %shadow_bottomR_jR_addr_3" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 102 'load' 'shadow_bottomR_jR_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 103 [1/1] (0.73ns)   --->   "%store_ln175 = store i32 %shadow_bottomR_jR_load_3, i2 %b_corner_list_V_addr_3" [PartitionAcceleratorHLS/src/system.cpp:175]   --->   Operation 103 'store' 'store_ln175' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%c_corner_list_V_addr_3 = getelementptr i32 %c_corner_list_V, i64 0, i64 3" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 104 'getelementptr' 'c_corner_list_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/2] (0.73ns)   --->   "%shadow_bottomL_jL_load_3 = load i4 %shadow_bottomL_jL_addr_3" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 105 'load' 'shadow_bottomL_jL_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 106 [1/1] (0.73ns)   --->   "%store_ln176 = store i32 %shadow_bottomL_jL_load_3, i2 %c_corner_list_V_addr_3" [PartitionAcceleratorHLS/src/system.cpp:176]   --->   Operation 106 'store' 'store_ln176' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%d_corner_list_V_addr_3 = getelementptr i32 %d_corner_list_V, i64 0, i64 3" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 107 'getelementptr' 'd_corner_list_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/2] (0.73ns)   --->   "%shadow_bottomR_jL_load_3 = load i4 %shadow_bottomR_jL_addr_3" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 108 'load' 'shadow_bottomR_jL_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 109 [1/1] (0.73ns)   --->   "%store_ln177 = store i32 %shadow_bottomR_jL_load_3, i2 %d_corner_list_V_addr_3" [PartitionAcceleratorHLS/src/system.cpp:177]   --->   Operation 109 'store' 'store_ln177' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 110 [1/1] (0.46ns)   --->   "%br_ln195 = br void" [PartitionAcceleratorHLS/src/system.cpp:195]   --->   Operation 110 'br' 'br_ln195' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i3 %add_ln195, void %.split" [PartitionAcceleratorHLS/src/system.cpp:195]   --->   Operation 111 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%a_corner_min_V = phi i32 2146435072, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %a_corner_min_V_1, void %.split"   --->   Operation 112 'phi' 'a_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%b_corner_min_V = phi i32 2146435072, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %b_corner_min_V_2, void %.split"   --->   Operation 113 'phi' 'b_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%c_corner_max_V = phi i32 2147483648, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %c_corner_max_V_1, void %.split"   --->   Operation 114 'phi' 'c_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%d_corner_max_V = phi i32 2147483648, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %d_corner_max_V_2, void %.split"   --->   Operation 115 'phi' 'd_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.71ns)   --->   "%add_ln195 = add i3 %i, i3 1" [PartitionAcceleratorHLS/src/system.cpp:195]   --->   Operation 116 'add' 'add_ln195' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.56ns)   --->   "%icmp_ln195 = icmp_eq  i3 %i, i3 4" [PartitionAcceleratorHLS/src/system.cpp:195]   --->   Operation 117 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %.split, void" [PartitionAcceleratorHLS/src/system.cpp:195]   --->   Operation 119 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i3 %i" [PartitionAcceleratorHLS/src/system.cpp:195]   --->   Operation 120 'zext' 'zext_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%op2_V_addr = getelementptr i32 %a_corner_list_V, i64 0, i64 %zext_ln195"   --->   Operation 121 'getelementptr' 'op2_V_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (0.73ns)   --->   "%op2_V_load = load i2 %op2_V_addr"   --->   Operation 122 'load' 'op2_V_load' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%b_corner_list_V_addr_4 = getelementptr i32 %b_corner_list_V, i64 0, i64 %zext_ln195"   --->   Operation 123 'getelementptr' 'b_corner_list_V_addr_4' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (0.73ns)   --->   "%b_corner_min_V_1 = load i2 %b_corner_list_V_addr_4"   --->   Operation 124 'load' 'b_corner_min_V_1' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%c_corner_list_V_addr_4 = getelementptr i32 %c_corner_list_V, i64 0, i64 %zext_ln195"   --->   Operation 125 'getelementptr' 'c_corner_list_V_addr_4' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (0.73ns)   --->   "%c_corner_list_V_load = load i2 %c_corner_list_V_addr_4"   --->   Operation 126 'load' 'c_corner_list_V_load' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%d_corner_list_V_addr_4 = getelementptr i32 %d_corner_list_V, i64 0, i64 %zext_ln195"   --->   Operation 127 'getelementptr' 'd_corner_list_V_addr_4' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (0.73ns)   --->   "%d_corner_max_V_1 = load i2 %d_corner_list_V_addr_4"   --->   Operation 128 'load' 'd_corner_max_V_1' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln192 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [PartitionAcceleratorHLS/src/system.cpp:192]   --->   Operation 129 'specpipeline' 'specpipeline_ln192' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [PartitionAcceleratorHLS/src/system.cpp:192]   --->   Operation 130 'specloopname' 'specloopname_ln192' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_5 : Operation 131 [1/2] (0.73ns)   --->   "%op2_V_load = load i2 %op2_V_addr"   --->   Operation 131 'load' 'op2_V_load' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 132 [1/1] (0.80ns)   --->   "%icmp_ln1495 = icmp_slt  i32 %op2_V_load, i32 %a_corner_min_V"   --->   Operation 132 'icmp' 'icmp_ln1495' <Predicate = (!icmp_ln195)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.28ns)   --->   "%a_corner_min_V_1 = select i1 %icmp_ln1495, i32 %op2_V_load, i32 %a_corner_min_V" [PartitionAcceleratorHLS/src/system.cpp:197]   --->   Operation 133 'select' 'a_corner_min_V_1' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/2] (0.73ns)   --->   "%b_corner_min_V_1 = load i2 %b_corner_list_V_addr_4"   --->   Operation 134 'load' 'b_corner_min_V_1' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 135 [1/1] (0.80ns)   --->   "%icmp_ln1495_1 = icmp_slt  i32 %b_corner_min_V_1, i32 %b_corner_min_V"   --->   Operation 135 'icmp' 'icmp_ln1495_1' <Predicate = (!icmp_ln195)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.28ns)   --->   "%b_corner_min_V_2 = select i1 %icmp_ln1495_1, i32 %b_corner_min_V_1, i32 %b_corner_min_V" [PartitionAcceleratorHLS/src/system.cpp:200]   --->   Operation 136 'select' 'b_corner_min_V_2' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/2] (0.73ns)   --->   "%c_corner_list_V_load = load i2 %c_corner_list_V_addr_4"   --->   Operation 137 'load' 'c_corner_list_V_load' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 138 [1/1] (0.80ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %c_corner_list_V_load, i32 %c_corner_max_V"   --->   Operation 138 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln195)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.28ns)   --->   "%c_corner_max_V_1 = select i1 %icmp_ln1494, i32 %c_corner_list_V_load, i32 %c_corner_max_V" [PartitionAcceleratorHLS/src/system.cpp:203]   --->   Operation 139 'select' 'c_corner_max_V_1' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/2] (0.73ns)   --->   "%d_corner_max_V_1 = load i2 %d_corner_list_V_addr_4"   --->   Operation 140 'load' 'd_corner_max_V_1' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 141 [1/1] (0.80ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i32 %d_corner_max_V_1, i32 %d_corner_max_V"   --->   Operation 141 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln195)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.28ns)   --->   "%d_corner_max_V_2 = select i1 %icmp_ln1494_1, i32 %d_corner_max_V_1, i32 %d_corner_max_V" [PartitionAcceleratorHLS/src/system.cpp:206]   --->   Operation 142 'select' 'd_corner_max_V_2' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln195)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.80>
ST_6 : Operation 144 [2/2] (0.73ns)   --->   "%z1_min_load = load i4 %z1_min_addr" [PartitionAcceleratorHLS/src/system.cpp:211]   --->   Operation 144 'load' 'z1_min_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 15> <RAM>
ST_6 : Operation 145 [2/2] (0.73ns)   --->   "%z1_max_load = load i4 %z1_max_addr" [PartitionAcceleratorHLS/src/system.cpp:213]   --->   Operation 145 'load' 'z1_max_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 15> <RAM>
ST_6 : Operation 146 [1/1] (0.80ns)   --->   "%icmp_ln1499 = icmp_eq  i32 %a_corner_min_V, i32 %shadow_bottomL_jR_load_3"   --->   Operation 146 'icmp' 'icmp_ln1499' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 1.46>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%a_corner_0_addr = getelementptr i26 %a_corner_0, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:211]   --->   Operation 147 'getelementptr' 'a_corner_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/2] (0.73ns)   --->   "%z1_min_load = load i4 %z1_min_addr" [PartitionAcceleratorHLS/src/system.cpp:211]   --->   Operation 148 'load' 'z1_min_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 15> <RAM>
ST_7 : Operation 149 [1/1] (0.73ns)   --->   "%store_ln211 = store i26 %z1_min_load, i2 %a_corner_0_addr" [PartitionAcceleratorHLS/src/system.cpp:211]   --->   Operation 149 'store' 'store_ln211' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%a_corner_1_addr = getelementptr i32 %a_corner_1, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:212]   --->   Operation 150 'getelementptr' 'a_corner_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.73ns)   --->   "%store_ln212 = store i32 %a_corner_min_V, i2 %a_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:212]   --->   Operation 151 'store' 'store_ln212' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%b_corner_0_addr = getelementptr i26 %b_corner_0, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:213]   --->   Operation 152 'getelementptr' 'b_corner_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/2] (0.73ns)   --->   "%z1_max_load = load i4 %z1_max_addr" [PartitionAcceleratorHLS/src/system.cpp:213]   --->   Operation 153 'load' 'z1_max_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 15> <RAM>
ST_7 : Operation 154 [1/1] (0.73ns)   --->   "%store_ln213 = store i26 %z1_max_load, i2 %b_corner_0_addr" [PartitionAcceleratorHLS/src/system.cpp:213]   --->   Operation 154 'store' 'store_ln213' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%b_corner_1_addr = getelementptr i32 %b_corner_1, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:214]   --->   Operation 155 'getelementptr' 'b_corner_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.73ns)   --->   "%store_ln214 = store i32 %b_corner_min_V, i2 %b_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:214]   --->   Operation 156 'store' 'store_ln214' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%c_corner_0_addr = getelementptr i26 %c_corner_0, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:215]   --->   Operation 157 'getelementptr' 'c_corner_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.73ns)   --->   "%store_ln215 = store i26 %z1_min_load, i2 %c_corner_0_addr" [PartitionAcceleratorHLS/src/system.cpp:215]   --->   Operation 158 'store' 'store_ln215' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%c_corner_1_addr = getelementptr i32 %c_corner_1, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:216]   --->   Operation 159 'getelementptr' 'c_corner_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.73ns)   --->   "%store_ln216 = store i32 %c_corner_max_V, i2 %c_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:216]   --->   Operation 160 'store' 'store_ln216' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%d_corner_0_addr = getelementptr i26 %d_corner_0, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:217]   --->   Operation 161 'getelementptr' 'd_corner_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.73ns)   --->   "%store_ln217 = store i26 %z1_max_load, i2 %d_corner_0_addr" [PartitionAcceleratorHLS/src/system.cpp:217]   --->   Operation 162 'store' 'store_ln217' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%d_corner_1_addr = getelementptr i32 %d_corner_1, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:218]   --->   Operation 163 'getelementptr' 'd_corner_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.73ns)   --->   "%store_ln218 = store i32 %d_corner_max_V, i2 %d_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:218]   --->   Operation 164 'store' 'store_ln218' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln1499, void, void %._crit_edge" [PartitionAcceleratorHLS/src/system.cpp:231]   --->   Operation 165 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%squareAcceptance_addr = getelementptr i1 %squareAcceptance, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:232]   --->   Operation 166 'getelementptr' 'squareAcceptance_addr' <Predicate = (!icmp_ln1499)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.73ns)   --->   "%store_ln232 = store i1 0, i2 %squareAcceptance_addr" [PartitionAcceleratorHLS/src/system.cpp:232]   --->   Operation 167 'store' 'store_ln232' <Predicate = (!icmp_ln1499)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%flatTop_addr = getelementptr i1 %flatTop, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:233]   --->   Operation 168 'getelementptr' 'flatTop_addr' <Predicate = (!icmp_ln1499)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.73ns)   --->   "%store_ln233 = store i1 0, i2 %flatTop_addr" [PartitionAcceleratorHLS/src/system.cpp:233]   --->   Operation 169 'store' 'store_ln233' <Predicate = (!icmp_ln1499)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln234 = br void %._crit_edge" [PartitionAcceleratorHLS/src/system.cpp:234]   --->   Operation 170 'br' 'br_ln234' <Predicate = (!icmp_ln1499)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.80ns)   --->   "%icmp_ln1499_1 = icmp_eq  i32 %b_corner_min_V, i32 %shadow_bottomR_jR_load_3"   --->   Operation 171 'icmp' 'icmp_ln1499_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln1499_1, void, void %._crit_edge1" [PartitionAcceleratorHLS/src/system.cpp:236]   --->   Operation 172 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.53>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%squareAcceptance_addr_1 = getelementptr i1 %squareAcceptance, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:237]   --->   Operation 173 'getelementptr' 'squareAcceptance_addr_1' <Predicate = (!icmp_ln1499_1)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.73ns)   --->   "%store_ln237 = store i1 0, i2 %squareAcceptance_addr_1" [PartitionAcceleratorHLS/src/system.cpp:237]   --->   Operation 174 'store' 'store_ln237' <Predicate = (!icmp_ln1499_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%flatTop_addr_1 = getelementptr i1 %flatTop, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:238]   --->   Operation 175 'getelementptr' 'flatTop_addr_1' <Predicate = (!icmp_ln1499_1)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.73ns)   --->   "%store_ln238 = store i1 0, i2 %flatTop_addr_1" [PartitionAcceleratorHLS/src/system.cpp:238]   --->   Operation 176 'store' 'store_ln238' <Predicate = (!icmp_ln1499_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln239 = br void %._crit_edge1" [PartitionAcceleratorHLS/src/system.cpp:239]   --->   Operation 177 'br' 'br_ln239' <Predicate = (!icmp_ln1499_1)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.80ns)   --->   "%icmp_ln1499_2 = icmp_eq  i32 %c_corner_max_V, i32 %shadow_bottomL_jL_load_3"   --->   Operation 178 'icmp' 'icmp_ln1499_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln1499_2, void, void %._crit_edge2" [PartitionAcceleratorHLS/src/system.cpp:241]   --->   Operation 179 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%flatBottom_addr = getelementptr i1 %flatBottom, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:243]   --->   Operation 180 'getelementptr' 'flatBottom_addr' <Predicate = (!icmp_ln1499_2)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.73ns)   --->   "%store_ln243 = store i1 0, i2 %flatBottom_addr" [PartitionAcceleratorHLS/src/system.cpp:243]   --->   Operation 181 'store' 'store_ln243' <Predicate = (!icmp_ln1499_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>

State 9 <SV = 7> <Delay = 1.53>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%squareAcceptance_addr_2 = getelementptr i1 %squareAcceptance, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:242]   --->   Operation 182 'getelementptr' 'squareAcceptance_addr_2' <Predicate = (!icmp_ln1499_2)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.73ns)   --->   "%store_ln242 = store i1 0, i2 %squareAcceptance_addr_2" [PartitionAcceleratorHLS/src/system.cpp:242]   --->   Operation 183 'store' 'store_ln242' <Predicate = (!icmp_ln1499_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln244 = br void %._crit_edge2" [PartitionAcceleratorHLS/src/system.cpp:244]   --->   Operation 184 'br' 'br_ln244' <Predicate = (!icmp_ln1499_2)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.80ns)   --->   "%icmp_ln1499_3 = icmp_eq  i32 %d_corner_max_V, i32 %shadow_bottomR_jL_load_3"   --->   Operation 185 'icmp' 'icmp_ln1499_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln1499_3, void, void %._crit_edge3" [PartitionAcceleratorHLS/src/system.cpp:246]   --->   Operation 186 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%flatBottom_addr_1 = getelementptr i1 %flatBottom, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:248]   --->   Operation 187 'getelementptr' 'flatBottom_addr_1' <Predicate = (!icmp_ln1499_3)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.73ns)   --->   "%store_ln248 = store i1 0, i2 %flatBottom_addr_1" [PartitionAcceleratorHLS/src/system.cpp:248]   --->   Operation 188 'store' 'store_ln248' <Predicate = (!icmp_ln1499_3)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>

State 10 <SV = 8> <Delay = 1.99>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%squareAcceptance_addr_3 = getelementptr i1 %squareAcceptance, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:247]   --->   Operation 189 'getelementptr' 'squareAcceptance_addr_3' <Predicate = (!icmp_ln1499_3)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.73ns)   --->   "%store_ln247 = store i1 0, i2 %squareAcceptance_addr_3" [PartitionAcceleratorHLS/src/system.cpp:247]   --->   Operation 190 'store' 'store_ln247' <Predicate = (!icmp_ln1499_3)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln249 = br void %._crit_edge3" [PartitionAcceleratorHLS/src/system.cpp:249]   --->   Operation 191 'br' 'br_ln249' <Predicate = (!icmp_ln1499_3)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.80ns)   --->   "%icmp_ln1494_2 = icmp_sgt  i32 %c_corner_max_V, i32 %a_corner_min_V"   --->   Operation 192 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.46ns)   --->   "%br_ln254 = br i1 %icmp_ln1494_2, void %._crit_edge4, void" [PartitionAcceleratorHLS/src/system.cpp:254]   --->   Operation 193 'br' 'br_ln254' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%triangleAcceptance_addr = getelementptr i1 %triangleAcceptance, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:255]   --->   Operation 194 'getelementptr' 'triangleAcceptance_addr' <Predicate = (icmp_ln1494_2)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.73ns)   --->   "%store_ln255 = store i1 1, i2 %triangleAcceptance_addr" [PartitionAcceleratorHLS/src/system.cpp:255]   --->   Operation 195 'store' 'store_ln255' <Predicate = (icmp_ln1494_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_10 : Operation 196 [1/1] (0.73ns)   --->   "%store_ln256 = store i32 %b_corner_min_V, i2 %c_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:256]   --->   Operation 196 'store' 'store_ln256' <Predicate = (icmp_ln1494_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_10 : Operation 197 [1/1] (0.73ns)   --->   "%store_ln257 = store i32 %b_corner_min_V, i2 %a_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:257]   --->   Operation 197 'store' 'store_ln257' <Predicate = (icmp_ln1494_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_10 : Operation 198 [1/1] (0.46ns)   --->   "%br_ln258 = br void %._crit_edge4" [PartitionAcceleratorHLS/src/system.cpp:258]   --->   Operation 198 'br' 'br_ln258' <Predicate = (icmp_ln1494_2)> <Delay = 0.46>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%arrayidx158191_load_0 = phi i32 %b_corner_min_V, void, i32 %c_corner_max_V, void %._crit_edge3"   --->   Operation 199 'phi' 'arrayidx158191_load_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.80ns)   --->   "%icmp_ln1495_2 = icmp_slt  i32 %b_corner_min_V, i32 %d_corner_max_V"   --->   Operation 200 'icmp' 'icmp_ln1495_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln1495_2, void %._crit_edge5, void" [PartitionAcceleratorHLS/src/system.cpp:260]   --->   Operation 201 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.73ns)   --->   "%store_ln262 = store i32 %arrayidx158191_load_0, i2 %b_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:262]   --->   Operation 202 'store' 'store_ln262' <Predicate = (icmp_ln1495_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_10 : Operation 203 [1/1] (0.73ns)   --->   "%store_ln263 = store i32 %arrayidx158191_load_0, i2 %d_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:263]   --->   Operation 203 'store' 'store_ln263' <Predicate = (icmp_ln1495_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

State 11 <SV = 9> <Delay = 0.73>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%triangleAcceptance_addr_1 = getelementptr i1 %triangleAcceptance, i64 0, i64 %idxprom" [PartitionAcceleratorHLS/src/system.cpp:261]   --->   Operation 204 'getelementptr' 'triangleAcceptance_addr_1' <Predicate = (icmp_ln1495_2)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.73ns)   --->   "%store_ln261 = store i1 1, i2 %triangleAcceptance_addr_1" [PartitionAcceleratorHLS/src/system.cpp:261]   --->   Operation 205 'store' 'store_ln261' <Predicate = (icmp_ln1495_2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln264 = br void %._crit_edge5" [PartitionAcceleratorHLS/src/system.cpp:264]   --->   Operation 206 'br' 'br_ln264' <Predicate = (icmp_ln1495_2)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%ret_ln277 = ret" [PartitionAcceleratorHLS/src/system.cpp:277]   --->   Operation 207 'ret' 'ret_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.35ns
The critical path consists of the following:
	'load' operation ('latest_patch_index_constprop_load') on static variable 'latest_patch_index_constprop' [25]  (0 ns)
	'add' operation ('add_ln174', PartitionAcceleratorHLS/src/system.cpp:174) [29]  (0.809 ns)
	'add' operation ('add_ln174_1', PartitionAcceleratorHLS/src/system.cpp:174) [32]  (0.809 ns)
	'getelementptr' operation ('shadow_bottomL_jR_addr_1', PartitionAcceleratorHLS/src/system.cpp:174) [34]  (0 ns)
	'load' operation ('shadow_bottomL_jR_load_1', PartitionAcceleratorHLS/src/system.cpp:174) on array 'shadow_bottomL_jR' [68]  (0.73 ns)

 <State 2>: 1.54ns
The critical path consists of the following:
	'add' operation ('add_ln174_2', PartitionAcceleratorHLS/src/system.cpp:174) [35]  (0.809 ns)
	'getelementptr' operation ('shadow_bottomL_jR_addr_2', PartitionAcceleratorHLS/src/system.cpp:174) [37]  (0 ns)
	'load' operation ('shadow_bottomL_jR_load_2', PartitionAcceleratorHLS/src/system.cpp:174) on array 'shadow_bottomL_jR' [80]  (0.73 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	'load' operation ('shadow_bottomL_jR_load_2', PartitionAcceleratorHLS/src/system.cpp:174) on array 'shadow_bottomL_jR' [80]  (0.73 ns)
	'store' operation ('store_ln174', PartitionAcceleratorHLS/src/system.cpp:174) of variable 'shadow_bottomL_jR_load_2', PartitionAcceleratorHLS/src/system.cpp:174 on array 'a_corner_list.V', PartitionAcceleratorHLS/src/system.cpp:166 [81]  (0.73 ns)

 <State 4>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:195) with incoming values : ('add_ln195', PartitionAcceleratorHLS/src/system.cpp:195) [105]  (0 ns)
	'getelementptr' operation ('op2_V_addr') [118]  (0 ns)
	'load' operation ('op2_V_load') on array 'a_corner_list.V', PartitionAcceleratorHLS/src/system.cpp:166 [119]  (0.73 ns)

 <State 5>: 1.82ns
The critical path consists of the following:
	'load' operation ('op2_V_load') on array 'a_corner_list.V', PartitionAcceleratorHLS/src/system.cpp:166 [119]  (0.73 ns)
	'icmp' operation ('icmp_ln1495') [120]  (0.802 ns)
	'select' operation ('a_corner_min.V', PartitionAcceleratorHLS/src/system.cpp:197) [121]  (0.286 ns)

 <State 6>: 0.802ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1499') [154]  (0.802 ns)

 <State 7>: 1.46ns
The critical path consists of the following:
	'load' operation ('z1_min_load', PartitionAcceleratorHLS/src/system.cpp:211) on array 'z1_min' [137]  (0.73 ns)
	'store' operation ('store_ln211', PartitionAcceleratorHLS/src/system.cpp:211) of variable 'z1_min_load', PartitionAcceleratorHLS/src/system.cpp:211 on array 'a_corner_0' [138]  (0.73 ns)

 <State 8>: 1.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1499_2') [172]  (0.802 ns)
	blocking operation 0.73 ns on control path)

 <State 9>: 1.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1499_3') [181]  (0.802 ns)
	blocking operation 0.73 ns on control path)

 <State 10>: 1.99ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_2') [190]  (0.802 ns)
	multiplexor before 'phi' operation ('b_corner_min.V') with incoming values : ('b_corner_min.V', PartitionAcceleratorHLS/src/system.cpp:200) ('c_corner_max.V', PartitionAcceleratorHLS/src/system.cpp:203) [199]  (0.46 ns)
	'phi' operation ('b_corner_min.V') with incoming values : ('b_corner_min.V', PartitionAcceleratorHLS/src/system.cpp:200) ('c_corner_max.V', PartitionAcceleratorHLS/src/system.cpp:203) [199]  (0 ns)
	'store' operation ('store_ln262', PartitionAcceleratorHLS/src/system.cpp:262) of variable 'b_corner_min.V' on array 'b_corner_1' [205]  (0.73 ns)

 <State 11>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('triangleAcceptance_addr_1', PartitionAcceleratorHLS/src/system.cpp:261) [203]  (0 ns)
	'store' operation ('store_ln261', PartitionAcceleratorHLS/src/system.cpp:261) of constant 1 on array 'triangleAcceptance' [204]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
