ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM2_Init:
  27              	.LFB126:
  28              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****  ******************************************************************************
   3:Src/tim.c     ****  * File Name          : TIM.c
   4:Src/tim.c     ****  * Description        : This file provides code for the configuration
   5:Src/tim.c     ****  *                      of the TIM instances.
   6:Src/tim.c     ****  ******************************************************************************
   7:Src/tim.c     ****  * @attention
   8:Src/tim.c     ****  *
   9:Src/tim.c     ****  * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Src/tim.c     ****  * All rights reserved.</center></h2>
  11:Src/tim.c     ****  *
  12:Src/tim.c     ****  * This software component is licensed by ST under Ultimate Liberty license
  13:Src/tim.c     ****  * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/tim.c     ****  * the License. You may obtain a copy of the License at:
  15:Src/tim.c     ****  *                             www.st.com/SLA0044
  16:Src/tim.c     ****  *
  17:Src/tim.c     ****  ******************************************************************************
  18:Src/tim.c     ****  */
  19:Src/tim.c     **** 
  20:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/tim.c     **** #include "tim.h"
  22:Src/tim.c     **** 
  23:Src/tim.c     **** /* USER CODE BEGIN 0 */
  24:Src/tim.c     **** 
  25:Src/tim.c     **** /* USER CODE END 0 */
  26:Src/tim.c     **** 
  27:Src/tim.c     **** TIM_HandleTypeDef htim2;
  28:Src/tim.c     **** TIM_HandleTypeDef htim3;
  29:Src/tim.c     **** TIM_HandleTypeDef htim4;
  30:Src/tim.c     **** 
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 2


  31:Src/tim.c     **** /* TIM2 init function */
  32:Src/tim.c     **** void MX_TIM2_Init(void)
  33:Src/tim.c     **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  34:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 34 3 view .LVU1
  41              		.loc 1 34 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0893     		str	r3, [sp, #32]
  44 0008 0993     		str	r3, [sp, #36]
  45 000a 0A93     		str	r3, [sp, #40]
  46 000c 0B93     		str	r3, [sp, #44]
  35:Src/tim.c     ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
  47              		.loc 1 35 3 is_stmt 1 view .LVU3
  48              		.loc 1 35 26 is_stmt 0 view .LVU4
  49 000e 0393     		str	r3, [sp, #12]
  50 0010 0493     		str	r3, [sp, #16]
  51 0012 0593     		str	r3, [sp, #20]
  52 0014 0693     		str	r3, [sp, #24]
  53 0016 0793     		str	r3, [sp, #28]
  36:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  54              		.loc 1 36 3 is_stmt 1 view .LVU5
  55              		.loc 1 36 27 is_stmt 0 view .LVU6
  56 0018 0093     		str	r3, [sp]
  57 001a 0193     		str	r3, [sp, #4]
  58 001c 0293     		str	r3, [sp, #8]
  37:Src/tim.c     **** 
  38:Src/tim.c     ****   htim2.Instance = TIM2;
  59              		.loc 1 38 3 is_stmt 1 view .LVU7
  60              		.loc 1 38 18 is_stmt 0 view .LVU8
  61 001e 1B48     		ldr	r0, .L11
  62 0020 4FF08042 		mov	r2, #1073741824
  63 0024 0260     		str	r2, [r0]
  39:Src/tim.c     ****   htim2.Init.Prescaler = 10 - 1;
  64              		.loc 1 39 3 is_stmt 1 view .LVU9
  65              		.loc 1 39 24 is_stmt 0 view .LVU10
  66 0026 0922     		movs	r2, #9
  67 0028 4260     		str	r2, [r0, #4]
  40:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  68              		.loc 1 40 3 is_stmt 1 view .LVU11
  69              		.loc 1 40 26 is_stmt 0 view .LVU12
  70 002a 8360     		str	r3, [r0, #8]
  41:Src/tim.c     ****   htim2.Init.Period = 150 - 1;
  71              		.loc 1 41 3 is_stmt 1 view .LVU13
  72              		.loc 1 41 21 is_stmt 0 view .LVU14
  73 002c 9522     		movs	r2, #149
  74 002e C260     		str	r2, [r0, #12]
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 3


  42:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  75              		.loc 1 42 3 is_stmt 1 view .LVU15
  76              		.loc 1 42 28 is_stmt 0 view .LVU16
  77 0030 0361     		str	r3, [r0, #16]
  43:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  78              		.loc 1 43 3 is_stmt 1 view .LVU17
  79              		.loc 1 43 32 is_stmt 0 view .LVU18
  80 0032 8361     		str	r3, [r0, #24]
  44:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  81              		.loc 1 44 3 is_stmt 1 view .LVU19
  82              		.loc 1 44 7 is_stmt 0 view .LVU20
  83 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
  84              	.LVL0:
  85              		.loc 1 44 6 view .LVU21
  86 0038 D8B9     		cbnz	r0, .L7
  87              	.L2:
  45:Src/tim.c     ****   {
  46:Src/tim.c     ****     Error_Handler();
  47:Src/tim.c     ****   }
  48:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  88              		.loc 1 48 3 is_stmt 1 view .LVU22
  89              		.loc 1 48 34 is_stmt 0 view .LVU23
  90 003a 4FF48053 		mov	r3, #4096
  91 003e 0893     		str	r3, [sp, #32]
  49:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  92              		.loc 1 49 3 is_stmt 1 view .LVU24
  93              		.loc 1 49 7 is_stmt 0 view .LVU25
  94 0040 08A9     		add	r1, sp, #32
  95 0042 1248     		ldr	r0, .L11
  96 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  97              	.LVL1:
  98              		.loc 1 49 6 view .LVU26
  99 0048 B0B9     		cbnz	r0, .L8
 100              	.L3:
  50:Src/tim.c     ****   {
  51:Src/tim.c     ****     Error_Handler();
  52:Src/tim.c     ****   }
  53:Src/tim.c     ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 101              		.loc 1 53 3 is_stmt 1 view .LVU27
 102              		.loc 1 53 26 is_stmt 0 view .LVU28
 103 004a 0423     		movs	r3, #4
 104 004c 0393     		str	r3, [sp, #12]
  54:Src/tim.c     ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 105              		.loc 1 54 3 is_stmt 1 view .LVU29
 106              		.loc 1 54 29 is_stmt 0 view .LVU30
 107 004e 0023     		movs	r3, #0
 108 0050 0493     		str	r3, [sp, #16]
  55:Src/tim.c     ****   if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 109              		.loc 1 55 3 is_stmt 1 view .LVU31
 110              		.loc 1 55 7 is_stmt 0 view .LVU32
 111 0052 03A9     		add	r1, sp, #12
 112 0054 0D48     		ldr	r0, .L11
 113 0056 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchronization
 114              	.LVL2:
 115              		.loc 1 55 6 view .LVU33
 116 005a 80B9     		cbnz	r0, .L9
 117              	.L4:
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 4


  56:Src/tim.c     ****   {
  57:Src/tim.c     ****     Error_Handler();
  58:Src/tim.c     ****   }
  59:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 118              		.loc 1 59 3 is_stmt 1 view .LVU34
 119              		.loc 1 59 37 is_stmt 0 view .LVU35
 120 005c 0023     		movs	r3, #0
 121 005e 0093     		str	r3, [sp]
  60:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 122              		.loc 1 60 3 is_stmt 1 view .LVU36
 123              		.loc 1 60 33 is_stmt 0 view .LVU37
 124 0060 0293     		str	r3, [sp, #8]
  61:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 125              		.loc 1 61 3 is_stmt 1 view .LVU38
 126              		.loc 1 61 7 is_stmt 0 view .LVU39
 127 0062 6946     		mov	r1, sp
 128 0064 0948     		ldr	r0, .L11
 129 0066 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 130              	.LVL3:
 131              		.loc 1 61 6 view .LVU40
 132 006a 58B9     		cbnz	r0, .L10
 133              	.L1:
  62:Src/tim.c     ****   {
  63:Src/tim.c     ****     Error_Handler();
  64:Src/tim.c     ****   }
  65:Src/tim.c     **** }
 134              		.loc 1 65 1 view .LVU41
 135 006c 0DB0     		add	sp, sp, #52
 136              	.LCFI2:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 4
 139              		@ sp needed
 140 006e 5DF804FB 		ldr	pc, [sp], #4
 141              	.L7:
 142              	.LCFI3:
 143              		.cfi_restore_state
  46:Src/tim.c     ****   }
 144              		.loc 1 46 5 is_stmt 1 view .LVU42
 145 0072 FFF7FEFF 		bl	Error_Handler
 146              	.LVL4:
 147 0076 E0E7     		b	.L2
 148              	.L8:
  51:Src/tim.c     ****   }
 149              		.loc 1 51 5 view .LVU43
 150 0078 FFF7FEFF 		bl	Error_Handler
 151              	.LVL5:
 152 007c E5E7     		b	.L3
 153              	.L9:
  57:Src/tim.c     ****   }
 154              		.loc 1 57 5 view .LVU44
 155 007e FFF7FEFF 		bl	Error_Handler
 156              	.LVL6:
 157 0082 EBE7     		b	.L4
 158              	.L10:
  63:Src/tim.c     ****   }
 159              		.loc 1 63 5 view .LVU45
 160 0084 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 5


 161              	.LVL7:
 162              		.loc 1 65 1 is_stmt 0 view .LVU46
 163 0088 F0E7     		b	.L1
 164              	.L12:
 165 008a 00BF     		.align	2
 166              	.L11:
 167 008c 00000000 		.word	htim2
 168              		.cfi_endproc
 169              	.LFE126:
 171              		.section	.text.MX_TIM3_Init,"ax",%progbits
 172              		.align	1
 173              		.global	MX_TIM3_Init
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 177              		.fpu fpv4-sp-d16
 179              	MX_TIM3_Init:
 180              	.LFB127:
  66:Src/tim.c     **** /* TIM3 init function */
  67:Src/tim.c     **** void MX_TIM3_Init(void)
  68:Src/tim.c     **** {
 181              		.loc 1 68 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 48
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185 0000 00B5     		push	{lr}
 186              	.LCFI4:
 187              		.cfi_def_cfa_offset 4
 188              		.cfi_offset 14, -4
 189 0002 8DB0     		sub	sp, sp, #52
 190              	.LCFI5:
 191              		.cfi_def_cfa_offset 56
  69:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 192              		.loc 1 69 3 view .LVU48
 193              		.loc 1 69 26 is_stmt 0 view .LVU49
 194 0004 0023     		movs	r3, #0
 195 0006 0893     		str	r3, [sp, #32]
 196 0008 0993     		str	r3, [sp, #36]
 197 000a 0A93     		str	r3, [sp, #40]
 198 000c 0B93     		str	r3, [sp, #44]
  70:Src/tim.c     ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 199              		.loc 1 70 3 is_stmt 1 view .LVU50
 200              		.loc 1 70 26 is_stmt 0 view .LVU51
 201 000e 0393     		str	r3, [sp, #12]
 202 0010 0493     		str	r3, [sp, #16]
 203 0012 0593     		str	r3, [sp, #20]
 204 0014 0693     		str	r3, [sp, #24]
 205 0016 0793     		str	r3, [sp, #28]
  71:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 206              		.loc 1 71 3 is_stmt 1 view .LVU52
 207              		.loc 1 71 27 is_stmt 0 view .LVU53
 208 0018 0093     		str	r3, [sp]
 209 001a 0193     		str	r3, [sp, #4]
 210 001c 0293     		str	r3, [sp, #8]
  72:Src/tim.c     **** 
  73:Src/tim.c     ****   htim3.Instance = TIM3;
 211              		.loc 1 73 3 is_stmt 1 view .LVU54
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 6


 212              		.loc 1 73 18 is_stmt 0 view .LVU55
 213 001e 1A48     		ldr	r0, .L23
 214 0020 1A4A     		ldr	r2, .L23+4
 215 0022 0260     		str	r2, [r0]
  74:Src/tim.c     ****   htim3.Init.Prescaler = 10 - 1;
 216              		.loc 1 74 3 is_stmt 1 view .LVU56
 217              		.loc 1 74 24 is_stmt 0 view .LVU57
 218 0024 0922     		movs	r2, #9
 219 0026 4260     		str	r2, [r0, #4]
  75:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 220              		.loc 1 75 3 is_stmt 1 view .LVU58
 221              		.loc 1 75 26 is_stmt 0 view .LVU59
 222 0028 8360     		str	r3, [r0, #8]
  76:Src/tim.c     ****   htim3.Init.Period = 150 - 1;
 223              		.loc 1 76 3 is_stmt 1 view .LVU60
 224              		.loc 1 76 21 is_stmt 0 view .LVU61
 225 002a 9522     		movs	r2, #149
 226 002c C260     		str	r2, [r0, #12]
  77:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 227              		.loc 1 77 3 is_stmt 1 view .LVU62
 228              		.loc 1 77 28 is_stmt 0 view .LVU63
 229 002e 0361     		str	r3, [r0, #16]
  78:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 230              		.loc 1 78 3 is_stmt 1 view .LVU64
 231              		.loc 1 78 32 is_stmt 0 view .LVU65
 232 0030 8361     		str	r3, [r0, #24]
  79:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 233              		.loc 1 79 3 is_stmt 1 view .LVU66
 234              		.loc 1 79 7 is_stmt 0 view .LVU67
 235 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 236              	.LVL8:
 237              		.loc 1 79 6 view .LVU68
 238 0036 D8B9     		cbnz	r0, .L19
 239              	.L14:
  80:Src/tim.c     ****   {
  81:Src/tim.c     ****     Error_Handler();
  82:Src/tim.c     ****   }
  83:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 240              		.loc 1 83 3 is_stmt 1 view .LVU69
 241              		.loc 1 83 34 is_stmt 0 view .LVU70
 242 0038 4FF48053 		mov	r3, #4096
 243 003c 0893     		str	r3, [sp, #32]
  84:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 244              		.loc 1 84 3 is_stmt 1 view .LVU71
 245              		.loc 1 84 7 is_stmt 0 view .LVU72
 246 003e 08A9     		add	r1, sp, #32
 247 0040 1148     		ldr	r0, .L23
 248 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 249              	.LVL9:
 250              		.loc 1 84 6 view .LVU73
 251 0046 B0B9     		cbnz	r0, .L20
 252              	.L15:
  85:Src/tim.c     ****   {
  86:Src/tim.c     ****     Error_Handler();
  87:Src/tim.c     ****   }
  88:Src/tim.c     ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 253              		.loc 1 88 3 is_stmt 1 view .LVU74
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 7


 254              		.loc 1 88 26 is_stmt 0 view .LVU75
 255 0048 0423     		movs	r3, #4
 256 004a 0393     		str	r3, [sp, #12]
  89:Src/tim.c     ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 257              		.loc 1 89 3 is_stmt 1 view .LVU76
 258              		.loc 1 89 29 is_stmt 0 view .LVU77
 259 004c 0023     		movs	r3, #0
 260 004e 0493     		str	r3, [sp, #16]
  90:Src/tim.c     ****   if (HAL_TIM_SlaveConfigSynchronization(&htim3, &sSlaveConfig) != HAL_OK)
 261              		.loc 1 90 3 is_stmt 1 view .LVU78
 262              		.loc 1 90 7 is_stmt 0 view .LVU79
 263 0050 03A9     		add	r1, sp, #12
 264 0052 0D48     		ldr	r0, .L23
 265 0054 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchronization
 266              	.LVL10:
 267              		.loc 1 90 6 view .LVU80
 268 0058 80B9     		cbnz	r0, .L21
 269              	.L16:
  91:Src/tim.c     ****   {
  92:Src/tim.c     ****     Error_Handler();
  93:Src/tim.c     ****   }
  94:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 270              		.loc 1 94 3 is_stmt 1 view .LVU81
 271              		.loc 1 94 37 is_stmt 0 view .LVU82
 272 005a 0023     		movs	r3, #0
 273 005c 0093     		str	r3, [sp]
  95:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 274              		.loc 1 95 3 is_stmt 1 view .LVU83
 275              		.loc 1 95 33 is_stmt 0 view .LVU84
 276 005e 0293     		str	r3, [sp, #8]
  96:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 277              		.loc 1 96 3 is_stmt 1 view .LVU85
 278              		.loc 1 96 7 is_stmt 0 view .LVU86
 279 0060 6946     		mov	r1, sp
 280 0062 0948     		ldr	r0, .L23
 281 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 282              	.LVL11:
 283              		.loc 1 96 6 view .LVU87
 284 0068 58B9     		cbnz	r0, .L22
 285              	.L13:
  97:Src/tim.c     ****   {
  98:Src/tim.c     ****     Error_Handler();
  99:Src/tim.c     ****   }
 100:Src/tim.c     **** }
 286              		.loc 1 100 1 view .LVU88
 287 006a 0DB0     		add	sp, sp, #52
 288              	.LCFI6:
 289              		.cfi_remember_state
 290              		.cfi_def_cfa_offset 4
 291              		@ sp needed
 292 006c 5DF804FB 		ldr	pc, [sp], #4
 293              	.L19:
 294              	.LCFI7:
 295              		.cfi_restore_state
  81:Src/tim.c     ****   }
 296              		.loc 1 81 5 is_stmt 1 view .LVU89
 297 0070 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 8


 298              	.LVL12:
 299 0074 E0E7     		b	.L14
 300              	.L20:
  86:Src/tim.c     ****   }
 301              		.loc 1 86 5 view .LVU90
 302 0076 FFF7FEFF 		bl	Error_Handler
 303              	.LVL13:
 304 007a E5E7     		b	.L15
 305              	.L21:
  92:Src/tim.c     ****   }
 306              		.loc 1 92 5 view .LVU91
 307 007c FFF7FEFF 		bl	Error_Handler
 308              	.LVL14:
 309 0080 EBE7     		b	.L16
 310              	.L22:
  98:Src/tim.c     ****   }
 311              		.loc 1 98 5 view .LVU92
 312 0082 FFF7FEFF 		bl	Error_Handler
 313              	.LVL15:
 314              		.loc 1 100 1 is_stmt 0 view .LVU93
 315 0086 F0E7     		b	.L13
 316              	.L24:
 317              		.align	2
 318              	.L23:
 319 0088 00000000 		.word	htim3
 320 008c 00040040 		.word	1073742848
 321              		.cfi_endproc
 322              	.LFE127:
 324              		.section	.text.MX_TIM4_Init,"ax",%progbits
 325              		.align	1
 326              		.global	MX_TIM4_Init
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu fpv4-sp-d16
 332              	MX_TIM4_Init:
 333              	.LFB128:
 101:Src/tim.c     **** /* TIM4 init function */
 102:Src/tim.c     **** void MX_TIM4_Init(void)
 103:Src/tim.c     **** {
 334              		.loc 1 103 1 is_stmt 1 view -0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 48
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338 0000 00B5     		push	{lr}
 339              	.LCFI8:
 340              		.cfi_def_cfa_offset 4
 341              		.cfi_offset 14, -4
 342 0002 8DB0     		sub	sp, sp, #52
 343              	.LCFI9:
 344              		.cfi_def_cfa_offset 56
 104:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 345              		.loc 1 104 3 view .LVU95
 346              		.loc 1 104 26 is_stmt 0 view .LVU96
 347 0004 0023     		movs	r3, #0
 348 0006 0893     		str	r3, [sp, #32]
 349 0008 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 9


 350 000a 0A93     		str	r3, [sp, #40]
 351 000c 0B93     		str	r3, [sp, #44]
 105:Src/tim.c     ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 352              		.loc 1 105 3 is_stmt 1 view .LVU97
 353              		.loc 1 105 26 is_stmt 0 view .LVU98
 354 000e 0393     		str	r3, [sp, #12]
 355 0010 0493     		str	r3, [sp, #16]
 356 0012 0593     		str	r3, [sp, #20]
 357 0014 0693     		str	r3, [sp, #24]
 358 0016 0793     		str	r3, [sp, #28]
 106:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 359              		.loc 1 106 3 is_stmt 1 view .LVU99
 360              		.loc 1 106 27 is_stmt 0 view .LVU100
 361 0018 0093     		str	r3, [sp]
 362 001a 0193     		str	r3, [sp, #4]
 363 001c 0293     		str	r3, [sp, #8]
 107:Src/tim.c     **** 
 108:Src/tim.c     ****   htim4.Instance = TIM4;
 364              		.loc 1 108 3 is_stmt 1 view .LVU101
 365              		.loc 1 108 18 is_stmt 0 view .LVU102
 366 001e 1B48     		ldr	r0, .L35
 367 0020 1B4A     		ldr	r2, .L35+4
 368 0022 0260     		str	r2, [r0]
 109:Src/tim.c     ****   htim4.Init.Prescaler = 7200 - 1;
 369              		.loc 1 109 3 is_stmt 1 view .LVU103
 370              		.loc 1 109 24 is_stmt 0 view .LVU104
 371 0024 41F61F42 		movw	r2, #7199
 372 0028 4260     		str	r2, [r0, #4]
 110:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 373              		.loc 1 110 3 is_stmt 1 view .LVU105
 374              		.loc 1 110 26 is_stmt 0 view .LVU106
 375 002a 8360     		str	r3, [r0, #8]
 111:Src/tim.c     ****   htim4.Init.Period = 1000 - 1;
 376              		.loc 1 111 3 is_stmt 1 view .LVU107
 377              		.loc 1 111 21 is_stmt 0 view .LVU108
 378 002c 40F2E732 		movw	r2, #999
 379 0030 C260     		str	r2, [r0, #12]
 112:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 380              		.loc 1 112 3 is_stmt 1 view .LVU109
 381              		.loc 1 112 28 is_stmt 0 view .LVU110
 382 0032 0361     		str	r3, [r0, #16]
 113:Src/tim.c     ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 383              		.loc 1 113 3 is_stmt 1 view .LVU111
 384              		.loc 1 113 32 is_stmt 0 view .LVU112
 385 0034 8361     		str	r3, [r0, #24]
 114:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 386              		.loc 1 114 3 is_stmt 1 view .LVU113
 387              		.loc 1 114 7 is_stmt 0 view .LVU114
 388 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 389              	.LVL16:
 390              		.loc 1 114 6 view .LVU115
 391 003a D8B9     		cbnz	r0, .L31
 392              	.L26:
 115:Src/tim.c     ****   {
 116:Src/tim.c     ****     Error_Handler();
 117:Src/tim.c     ****   }
 118:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 10


 393              		.loc 1 118 3 is_stmt 1 view .LVU116
 394              		.loc 1 118 34 is_stmt 0 view .LVU117
 395 003c 4FF48053 		mov	r3, #4096
 396 0040 0893     		str	r3, [sp, #32]
 119:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 397              		.loc 1 119 3 is_stmt 1 view .LVU118
 398              		.loc 1 119 7 is_stmt 0 view .LVU119
 399 0042 08A9     		add	r1, sp, #32
 400 0044 1148     		ldr	r0, .L35
 401 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 402              	.LVL17:
 403              		.loc 1 119 6 view .LVU120
 404 004a B0B9     		cbnz	r0, .L32
 405              	.L27:
 120:Src/tim.c     ****   {
 121:Src/tim.c     ****     Error_Handler();
 122:Src/tim.c     ****   }
 123:Src/tim.c     ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 406              		.loc 1 123 3 is_stmt 1 view .LVU121
 407              		.loc 1 123 26 is_stmt 0 view .LVU122
 408 004c 0423     		movs	r3, #4
 409 004e 0393     		str	r3, [sp, #12]
 124:Src/tim.c     ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 410              		.loc 1 124 3 is_stmt 1 view .LVU123
 411              		.loc 1 124 29 is_stmt 0 view .LVU124
 412 0050 0023     		movs	r3, #0
 413 0052 0493     		str	r3, [sp, #16]
 125:Src/tim.c     ****   if (HAL_TIM_SlaveConfigSynchronization(&htim4, &sSlaveConfig) != HAL_OK)
 414              		.loc 1 125 3 is_stmt 1 view .LVU125
 415              		.loc 1 125 7 is_stmt 0 view .LVU126
 416 0054 03A9     		add	r1, sp, #12
 417 0056 0D48     		ldr	r0, .L35
 418 0058 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchronization
 419              	.LVL18:
 420              		.loc 1 125 6 view .LVU127
 421 005c 80B9     		cbnz	r0, .L33
 422              	.L28:
 126:Src/tim.c     ****   {
 127:Src/tim.c     ****     Error_Handler();
 128:Src/tim.c     ****   }
 129:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 423              		.loc 1 129 3 is_stmt 1 view .LVU128
 424              		.loc 1 129 37 is_stmt 0 view .LVU129
 425 005e 0023     		movs	r3, #0
 426 0060 0093     		str	r3, [sp]
 130:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 427              		.loc 1 130 3 is_stmt 1 view .LVU130
 428              		.loc 1 130 33 is_stmt 0 view .LVU131
 429 0062 0293     		str	r3, [sp, #8]
 131:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 430              		.loc 1 131 3 is_stmt 1 view .LVU132
 431              		.loc 1 131 7 is_stmt 0 view .LVU133
 432 0064 6946     		mov	r1, sp
 433 0066 0948     		ldr	r0, .L35
 434 0068 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 435              	.LVL19:
 436              		.loc 1 131 6 view .LVU134
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 11


 437 006c 58B9     		cbnz	r0, .L34
 438              	.L25:
 132:Src/tim.c     ****   {
 133:Src/tim.c     ****     Error_Handler();
 134:Src/tim.c     ****   }
 135:Src/tim.c     **** }
 439              		.loc 1 135 1 view .LVU135
 440 006e 0DB0     		add	sp, sp, #52
 441              	.LCFI10:
 442              		.cfi_remember_state
 443              		.cfi_def_cfa_offset 4
 444              		@ sp needed
 445 0070 5DF804FB 		ldr	pc, [sp], #4
 446              	.L31:
 447              	.LCFI11:
 448              		.cfi_restore_state
 116:Src/tim.c     ****   }
 449              		.loc 1 116 5 is_stmt 1 view .LVU136
 450 0074 FFF7FEFF 		bl	Error_Handler
 451              	.LVL20:
 452 0078 E0E7     		b	.L26
 453              	.L32:
 121:Src/tim.c     ****   }
 454              		.loc 1 121 5 view .LVU137
 455 007a FFF7FEFF 		bl	Error_Handler
 456              	.LVL21:
 457 007e E5E7     		b	.L27
 458              	.L33:
 127:Src/tim.c     ****   }
 459              		.loc 1 127 5 view .LVU138
 460 0080 FFF7FEFF 		bl	Error_Handler
 461              	.LVL22:
 462 0084 EBE7     		b	.L28
 463              	.L34:
 133:Src/tim.c     ****   }
 464              		.loc 1 133 5 view .LVU139
 465 0086 FFF7FEFF 		bl	Error_Handler
 466              	.LVL23:
 467              		.loc 1 135 1 is_stmt 0 view .LVU140
 468 008a F0E7     		b	.L25
 469              	.L36:
 470              		.align	2
 471              	.L35:
 472 008c 00000000 		.word	htim4
 473 0090 00080040 		.word	1073743872
 474              		.cfi_endproc
 475              	.LFE128:
 477              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 478              		.align	1
 479              		.global	HAL_TIM_Base_MspInit
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 483              		.fpu fpv4-sp-d16
 485              	HAL_TIM_Base_MspInit:
 486              	.LVL24:
 487              	.LFB129:
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 12


 136:Src/tim.c     **** 
 137:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *tim_baseHandle)
 138:Src/tim.c     **** {
 488              		.loc 1 138 1 is_stmt 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 16
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492              		.loc 1 138 1 is_stmt 0 view .LVU142
 493 0000 00B5     		push	{lr}
 494              	.LCFI12:
 495              		.cfi_def_cfa_offset 4
 496              		.cfi_offset 14, -4
 497 0002 85B0     		sub	sp, sp, #20
 498              	.LCFI13:
 499              		.cfi_def_cfa_offset 24
 139:Src/tim.c     **** 
 140:Src/tim.c     ****   if (tim_baseHandle->Instance == TIM2)
 500              		.loc 1 140 3 is_stmt 1 view .LVU143
 501              		.loc 1 140 21 is_stmt 0 view .LVU144
 502 0004 0368     		ldr	r3, [r0]
 503              		.loc 1 140 6 view .LVU145
 504 0006 B3F1804F 		cmp	r3, #1073741824
 505 000a 08D0     		beq	.L42
 141:Src/tim.c     ****   {
 142:Src/tim.c     ****     /* USER CODE BEGIN TIM2_MspInit 0 */
 143:Src/tim.c     **** 
 144:Src/tim.c     ****     /* USER CODE END TIM2_MspInit 0 */
 145:Src/tim.c     ****     /* TIM2 clock enable */
 146:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
 147:Src/tim.c     **** 
 148:Src/tim.c     ****     /* TIM2 interrupt Init */
 149:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 150:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 151:Src/tim.c     ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 152:Src/tim.c     **** 
 153:Src/tim.c     ****     /* USER CODE END TIM2_MspInit 1 */
 154:Src/tim.c     ****   }
 155:Src/tim.c     ****   else if (tim_baseHandle->Instance == TIM3)
 506              		.loc 1 155 8 is_stmt 1 view .LVU146
 507              		.loc 1 155 11 is_stmt 0 view .LVU147
 508 000c 214A     		ldr	r2, .L45
 509 000e 9342     		cmp	r3, r2
 510 0010 19D0     		beq	.L43
 156:Src/tim.c     ****   {
 157:Src/tim.c     ****     /* USER CODE BEGIN TIM3_MspInit 0 */
 158:Src/tim.c     **** 
 159:Src/tim.c     ****     /* USER CODE END TIM3_MspInit 0 */
 160:Src/tim.c     ****     /* TIM3 clock enable */
 161:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_ENABLE();
 162:Src/tim.c     **** 
 163:Src/tim.c     ****     /* TIM3 interrupt Init */
 164:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 165:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 166:Src/tim.c     ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 167:Src/tim.c     **** 
 168:Src/tim.c     ****     /* USER CODE END TIM3_MspInit 1 */
 169:Src/tim.c     ****   }
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 13


 170:Src/tim.c     ****   else if (tim_baseHandle->Instance == TIM4)
 511              		.loc 1 170 8 is_stmt 1 view .LVU148
 512              		.loc 1 170 11 is_stmt 0 view .LVU149
 513 0012 214A     		ldr	r2, .L45+4
 514 0014 9342     		cmp	r3, r2
 515 0016 29D0     		beq	.L44
 516              	.LVL25:
 517              	.L37:
 171:Src/tim.c     ****   {
 172:Src/tim.c     ****     /* USER CODE BEGIN TIM4_MspInit 0 */
 173:Src/tim.c     **** 
 174:Src/tim.c     ****     /* USER CODE END TIM4_MspInit 0 */
 175:Src/tim.c     ****     /* TIM4 clock enable */
 176:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_ENABLE();
 177:Src/tim.c     **** 
 178:Src/tim.c     ****     /* TIM4 interrupt Init */
 179:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 180:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 181:Src/tim.c     ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 182:Src/tim.c     **** 
 183:Src/tim.c     ****     /* USER CODE END TIM4_MspInit 1 */
 184:Src/tim.c     ****   }
 185:Src/tim.c     **** }
 518              		.loc 1 185 1 view .LVU150
 519 0018 05B0     		add	sp, sp, #20
 520              	.LCFI14:
 521              		.cfi_remember_state
 522              		.cfi_def_cfa_offset 4
 523              		@ sp needed
 524 001a 5DF804FB 		ldr	pc, [sp], #4
 525              	.LVL26:
 526              	.L42:
 527              	.LCFI15:
 528              		.cfi_restore_state
 146:Src/tim.c     **** 
 529              		.loc 1 146 5 is_stmt 1 view .LVU151
 530              	.LBB2:
 146:Src/tim.c     **** 
 531              		.loc 1 146 5 view .LVU152
 146:Src/tim.c     **** 
 532              		.loc 1 146 5 view .LVU153
 533 001e 03F50433 		add	r3, r3, #135168
 534 0022 DA69     		ldr	r2, [r3, #28]
 535 0024 42F00102 		orr	r2, r2, #1
 536 0028 DA61     		str	r2, [r3, #28]
 146:Src/tim.c     **** 
 537              		.loc 1 146 5 view .LVU154
 538 002a DB69     		ldr	r3, [r3, #28]
 539 002c 03F00103 		and	r3, r3, #1
 540 0030 0193     		str	r3, [sp, #4]
 146:Src/tim.c     **** 
 541              		.loc 1 146 5 view .LVU155
 542 0032 019B     		ldr	r3, [sp, #4]
 543              	.LBE2:
 146:Src/tim.c     **** 
 544              		.loc 1 146 5 view .LVU156
 149:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 14


 545              		.loc 1 149 5 view .LVU157
 546 0034 0022     		movs	r2, #0
 547 0036 1146     		mov	r1, r2
 548 0038 1C20     		movs	r0, #28
 549              	.LVL27:
 149:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 550              		.loc 1 149 5 is_stmt 0 view .LVU158
 551 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 552              	.LVL28:
 150:Src/tim.c     ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 553              		.loc 1 150 5 is_stmt 1 view .LVU159
 554 003e 1C20     		movs	r0, #28
 555 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 556              	.LVL29:
 557 0044 E8E7     		b	.L37
 558              	.LVL30:
 559              	.L43:
 161:Src/tim.c     **** 
 560              		.loc 1 161 5 view .LVU160
 561              	.LBB3:
 161:Src/tim.c     **** 
 562              		.loc 1 161 5 view .LVU161
 161:Src/tim.c     **** 
 563              		.loc 1 161 5 view .LVU162
 564 0046 154B     		ldr	r3, .L45+8
 565 0048 DA69     		ldr	r2, [r3, #28]
 566 004a 42F00202 		orr	r2, r2, #2
 567 004e DA61     		str	r2, [r3, #28]
 161:Src/tim.c     **** 
 568              		.loc 1 161 5 view .LVU163
 569 0050 DB69     		ldr	r3, [r3, #28]
 570 0052 03F00203 		and	r3, r3, #2
 571 0056 0293     		str	r3, [sp, #8]
 161:Src/tim.c     **** 
 572              		.loc 1 161 5 view .LVU164
 573 0058 029B     		ldr	r3, [sp, #8]
 574              	.LBE3:
 161:Src/tim.c     **** 
 575              		.loc 1 161 5 view .LVU165
 164:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 576              		.loc 1 164 5 view .LVU166
 577 005a 0022     		movs	r2, #0
 578 005c 1146     		mov	r1, r2
 579 005e 1D20     		movs	r0, #29
 580              	.LVL31:
 164:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 581              		.loc 1 164 5 is_stmt 0 view .LVU167
 582 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 583              	.LVL32:
 165:Src/tim.c     ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 584              		.loc 1 165 5 is_stmt 1 view .LVU168
 585 0064 1D20     		movs	r0, #29
 586 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 587              	.LVL33:
 588 006a D5E7     		b	.L37
 589              	.LVL34:
 590              	.L44:
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 15


 176:Src/tim.c     **** 
 591              		.loc 1 176 5 view .LVU169
 592              	.LBB4:
 176:Src/tim.c     **** 
 593              		.loc 1 176 5 view .LVU170
 176:Src/tim.c     **** 
 594              		.loc 1 176 5 view .LVU171
 595 006c 0B4B     		ldr	r3, .L45+8
 596 006e DA69     		ldr	r2, [r3, #28]
 597 0070 42F00402 		orr	r2, r2, #4
 598 0074 DA61     		str	r2, [r3, #28]
 176:Src/tim.c     **** 
 599              		.loc 1 176 5 view .LVU172
 600 0076 DB69     		ldr	r3, [r3, #28]
 601 0078 03F00403 		and	r3, r3, #4
 602 007c 0393     		str	r3, [sp, #12]
 176:Src/tim.c     **** 
 603              		.loc 1 176 5 view .LVU173
 604 007e 039B     		ldr	r3, [sp, #12]
 605              	.LBE4:
 176:Src/tim.c     **** 
 606              		.loc 1 176 5 view .LVU174
 179:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 607              		.loc 1 179 5 view .LVU175
 608 0080 0022     		movs	r2, #0
 609 0082 1146     		mov	r1, r2
 610 0084 1E20     		movs	r0, #30
 611              	.LVL35:
 179:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 612              		.loc 1 179 5 is_stmt 0 view .LVU176
 613 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 614              	.LVL36:
 180:Src/tim.c     ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 615              		.loc 1 180 5 is_stmt 1 view .LVU177
 616 008a 1E20     		movs	r0, #30
 617 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 618              	.LVL37:
 619              		.loc 1 185 1 is_stmt 0 view .LVU178
 620 0090 C2E7     		b	.L37
 621              	.L46:
 622 0092 00BF     		.align	2
 623              	.L45:
 624 0094 00040040 		.word	1073742848
 625 0098 00080040 		.word	1073743872
 626 009c 00100240 		.word	1073876992
 627              		.cfi_endproc
 628              	.LFE129:
 630              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 631              		.align	1
 632              		.global	HAL_TIM_Base_MspDeInit
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu fpv4-sp-d16
 638              	HAL_TIM_Base_MspDeInit:
 639              	.LVL38:
 640              	.LFB130:
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 16


 186:Src/tim.c     **** 
 187:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *tim_baseHandle)
 188:Src/tim.c     **** {
 641              		.loc 1 188 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645              		.loc 1 188 1 is_stmt 0 view .LVU180
 646 0000 08B5     		push	{r3, lr}
 647              	.LCFI16:
 648              		.cfi_def_cfa_offset 8
 649              		.cfi_offset 3, -8
 650              		.cfi_offset 14, -4
 189:Src/tim.c     **** 
 190:Src/tim.c     ****   if (tim_baseHandle->Instance == TIM2)
 651              		.loc 1 190 3 is_stmt 1 view .LVU181
 652              		.loc 1 190 21 is_stmt 0 view .LVU182
 653 0002 0368     		ldr	r3, [r0]
 654              		.loc 1 190 6 view .LVU183
 655 0004 B3F1804F 		cmp	r3, #1073741824
 656 0008 06D0     		beq	.L52
 191:Src/tim.c     ****   {
 192:Src/tim.c     ****     /* USER CODE BEGIN TIM2_MspDeInit 0 */
 193:Src/tim.c     **** 
 194:Src/tim.c     ****     /* USER CODE END TIM2_MspDeInit 0 */
 195:Src/tim.c     ****     /* Peripheral clock disable */
 196:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
 197:Src/tim.c     **** 
 198:Src/tim.c     ****     /* TIM2 interrupt Deinit */
 199:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 200:Src/tim.c     ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 201:Src/tim.c     **** 
 202:Src/tim.c     ****     /* USER CODE END TIM2_MspDeInit 1 */
 203:Src/tim.c     ****   }
 204:Src/tim.c     ****   else if (tim_baseHandle->Instance == TIM3)
 657              		.loc 1 204 8 is_stmt 1 view .LVU184
 658              		.loc 1 204 11 is_stmt 0 view .LVU185
 659 000a 124A     		ldr	r2, .L55
 660 000c 9342     		cmp	r3, r2
 661 000e 0CD0     		beq	.L53
 205:Src/tim.c     ****   {
 206:Src/tim.c     ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 207:Src/tim.c     **** 
 208:Src/tim.c     ****     /* USER CODE END TIM3_MspDeInit 0 */
 209:Src/tim.c     ****     /* Peripheral clock disable */
 210:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_DISABLE();
 211:Src/tim.c     **** 
 212:Src/tim.c     ****     /* TIM3 interrupt Deinit */
 213:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 214:Src/tim.c     ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 215:Src/tim.c     **** 
 216:Src/tim.c     ****     /* USER CODE END TIM3_MspDeInit 1 */
 217:Src/tim.c     ****   }
 218:Src/tim.c     ****   else if (tim_baseHandle->Instance == TIM4)
 662              		.loc 1 218 8 is_stmt 1 view .LVU186
 663              		.loc 1 218 11 is_stmt 0 view .LVU187
 664 0010 114A     		ldr	r2, .L55+4
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 17


 665 0012 9342     		cmp	r3, r2
 666 0014 13D0     		beq	.L54
 667              	.LVL39:
 668              	.L47:
 219:Src/tim.c     ****   {
 220:Src/tim.c     ****     /* USER CODE BEGIN TIM4_MspDeInit 0 */
 221:Src/tim.c     **** 
 222:Src/tim.c     ****     /* USER CODE END TIM4_MspDeInit 0 */
 223:Src/tim.c     ****     /* Peripheral clock disable */
 224:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_DISABLE();
 225:Src/tim.c     **** 
 226:Src/tim.c     ****     /* TIM4 interrupt Deinit */
 227:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 228:Src/tim.c     ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 229:Src/tim.c     **** 
 230:Src/tim.c     ****     /* USER CODE END TIM4_MspDeInit 1 */
 231:Src/tim.c     ****   }
 232:Src/tim.c     **** }
 669              		.loc 1 232 1 view .LVU188
 670 0016 08BD     		pop	{r3, pc}
 671              	.LVL40:
 672              	.L52:
 196:Src/tim.c     **** 
 673              		.loc 1 196 5 is_stmt 1 view .LVU189
 674 0018 104A     		ldr	r2, .L55+8
 675 001a D369     		ldr	r3, [r2, #28]
 676 001c 23F00103 		bic	r3, r3, #1
 677 0020 D361     		str	r3, [r2, #28]
 199:Src/tim.c     ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 678              		.loc 1 199 5 view .LVU190
 679 0022 1C20     		movs	r0, #28
 680              	.LVL41:
 199:Src/tim.c     ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 681              		.loc 1 199 5 is_stmt 0 view .LVU191
 682 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 683              	.LVL42:
 684 0028 F5E7     		b	.L47
 685              	.LVL43:
 686              	.L53:
 210:Src/tim.c     **** 
 687              		.loc 1 210 5 is_stmt 1 view .LVU192
 688 002a 02F50332 		add	r2, r2, #134144
 689 002e D369     		ldr	r3, [r2, #28]
 690 0030 23F00203 		bic	r3, r3, #2
 691 0034 D361     		str	r3, [r2, #28]
 213:Src/tim.c     ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 692              		.loc 1 213 5 view .LVU193
 693 0036 1D20     		movs	r0, #29
 694              	.LVL44:
 213:Src/tim.c     ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 695              		.loc 1 213 5 is_stmt 0 view .LVU194
 696 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 697              	.LVL45:
 698 003c EBE7     		b	.L47
 699              	.LVL46:
 700              	.L54:
 224:Src/tim.c     **** 
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 18


 701              		.loc 1 224 5 is_stmt 1 view .LVU195
 702 003e 02F50232 		add	r2, r2, #133120
 703 0042 D369     		ldr	r3, [r2, #28]
 704 0044 23F00403 		bic	r3, r3, #4
 705 0048 D361     		str	r3, [r2, #28]
 227:Src/tim.c     ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 706              		.loc 1 227 5 view .LVU196
 707 004a 1E20     		movs	r0, #30
 708              	.LVL47:
 227:Src/tim.c     ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 709              		.loc 1 227 5 is_stmt 0 view .LVU197
 710 004c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 711              	.LVL48:
 712              		.loc 1 232 1 view .LVU198
 713 0050 E1E7     		b	.L47
 714              	.L56:
 715 0052 00BF     		.align	2
 716              	.L55:
 717 0054 00040040 		.word	1073742848
 718 0058 00080040 		.word	1073743872
 719 005c 00100240 		.word	1073876992
 720              		.cfi_endproc
 721              	.LFE130:
 723              		.comm	htim4,64,4
 724              		.comm	htim3,64,4
 725              		.comm	htim2,64,4
 726              		.text
 727              	.Letext0:
 728              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 729              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 730              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 731              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 732              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 733              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 734              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 735              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\lib\\gcc\\arm-none-eabi
 736              		.file 10 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 737              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 738              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 739              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 740              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 741              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 742              		.file 16 "Inc/tim.h"
 743              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 744              		.file 18 "Inc/main.h"
ARM GAS  C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:18     .text.MX_TIM2_Init:00000000 $t
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:26     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:167    .text.MX_TIM2_Init:0000008c $d
                            *COM*:00000040 htim2
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:172    .text.MX_TIM3_Init:00000000 $t
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:179    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:319    .text.MX_TIM3_Init:00000088 $d
                            *COM*:00000040 htim3
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:325    .text.MX_TIM4_Init:00000000 $t
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:332    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:472    .text.MX_TIM4_Init:0000008c $d
                            *COM*:00000040 htim4
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:478    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:485    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:624    .text.HAL_TIM_Base_MspInit:00000094 $d
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:631    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:638    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\SHINRA~1\AppData\Local\Temp\ccObp4EV.s:717    .text.HAL_TIM_Base_MspDeInit:00000054 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_SlaveConfigSynchronization
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
