#++++++++++++++++++++++++++++++ FileHeaderBegin +++++++++++++++++++++++++++++++
#                                                                              
# CONFIDENTIAL AND PROPRIETARY INFORMATION                                     
# Copyright 2004 - 2016 videantis GmbH                                         
# All Rights Reserved                                                          
#                                                                              
# This document contains confidential and proprietary information of videantis 
# GmbH and is protected by copyright, trade secret and other local, state,     
# federal, and international laws. Its receipt or possession does not convey   
# any rights to reproduce, transfer, disclose or publish its contents, or to   
# manufacture, commercially or non-commercially use or sell anything it may    
# describe or contain. Reproduction, disclosure or any use without specific    
# written authorization of videantis GmbH or an individual license agreement   
# with videantis GmbH is strictly forbidden.                                   
#                                                                              
#++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
#                                                                              
# FILENAME: call_pplib.simcfg                                          
#                                                                              
# DESCRIPTION: Configuration of videantis multicore simulator                  
#                                                                              
# Do not edit this file                                                        
#                                                                              
#++++++++++++++++++++++++++++++ FileHeaderEnd +++++++++++++++++++++++++++++++++


#++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++#
# global settings for all simulated cores
#++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++#
-maxerr 50
-dma_dly int=0x20000000:0x00200000
-nowarn mp_timer
-prof_summary ../sim/prof/mpall.cycdma
-cores mp3.1 8



#++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++#
# definition of global address map
#++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++#
-hmem 0x20000000 0x00200000 ./ocmem    # 2MB On-Chip SRAM
-hmem 0x60000000 0x04000000 ./ovlmem    #64MB external DDR
-dcif dcif_mem


#++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++#
# settings for individual cores for trace and profiling output
#++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++#
# VLL_MP_0_BASE = (VLL_MP_FW_BASE + 0 * VLL_MP_FW_SIZE) = (0x60000000 + 0 * 0x00020000)
-mp0:
-boot 0x60000000
-lh ../bin/pplib_test.bin 0x60000000
-map ../bin/pplib_test.map
-prof_ext ../sim/prof/mp0.prof
-analyze_prof div=150
-analyze_prof skip_zeros
-prof_cyc ../sim/prof/mp0.cycdma
-prof_dma ../sim/prof/mp0.cycdma
-prof_mem ../sim/prof/mp0.cycdma
-f ../sim/bp/call_pplib_mp0.simbp
-outfile ../sim/prof/mp0.memdump
-tl ../sim/trace/mp0.trace
-tn 1
-dlabel_max_len 0
-instr_len 60
-trace_track_changes



# VLL_MP_1_BASE = (VLL_MP_FW_BASE + 1 * VLL_MP_FW_SIZE) = (0x60000000 + 1 * 0x00020000)
-mp1:
-boot 0x60020000
-lh ../bin/pplib_test.bin 0x60020000
-map ../bin/pplib_test.map
-prof_ext ../sim/prof/mp1.prof
-analyze_prof div=150
-analyze_prof skip_zeros
-prof_cyc ../sim/prof/mp1.cycdma
-prof_dma ../sim/prof/mp1.cycdma
-prof_mem ../sim/prof/mp1.cycdma
-f ../sim/bp/call_pplib_mp1.simbp
-outfile ../sim/prof/mp1.memdump
-tl ../sim/trace/mp1.trace
-tn 1
-dlabel_max_len 0
-instr_len 60
-trace_track_changes



# VLL_MP_2_BASE = (VLL_MP_FW_BASE + 2 * VLL_MP_FW_SIZE) = (0x60000000 + 2 * 0x00020000)
-mp2:
-boot 0x60040000
-lh ../bin/pplib_test.bin 0x60040000
-map ../bin/pplib_test.map
-prof_ext ../sim/prof/mp2.prof
-analyze_prof div=150
-analyze_prof skip_zeros
-prof_cyc ../sim/prof/mp2.cycdma
-prof_dma ../sim/prof/mp2.cycdma
-prof_mem ../sim/prof/mp2.cycdma
-f ../sim/bp/call_pplib_mp2.simbp
-outfile ../sim/prof/mp2.memdump
-tl ../sim/trace/mp2.trace
-tn 1
-dlabel_max_len 0
-instr_len 60
-trace_track_changes



# VLL_MP_3_BASE = (VLL_MP_FW_BASE + 3 * VLL_MP_FW_SIZE) = (0x60000000 + 3 * 0x00020000)
-mp3:
-boot 0x60060000
-lh ../bin/pplib_test.bin 0x60060000
-map ../bin/pplib_test.map
-prof_ext ../sim/prof/mp3.prof
-analyze_prof div=150
-analyze_prof skip_zeros
-prof_cyc ../sim/prof/mp3.cycdma
-prof_dma ../sim/prof/mp3.cycdma
-prof_mem ../sim/prof/mp3.cycdma
-f ../sim/bp/call_pplib_mp3.simbp
-outfile ../sim/prof/mp3.memdump
-tl ../sim/trace/mp3.trace
-tn 1
-dlabel_max_len 0
-instr_len 60
-trace_track_changes



# VLL_MP_4_BASE = (VLL_MP_FW_BASE + 4 * VLL_MP_FW_SIZE) = (0x60000000 + 4 * 0x00020000)
-mp4:
-boot 0x60080000
-lh ../bin/pplib_test.bin 0x60080000
-map ../bin/pplib_test.map
-prof_ext ../sim/prof/mp4.prof
-analyze_prof div=150
-analyze_prof skip_zeros
-prof_cyc ../sim/prof/mp4.cycdma
-prof_dma ../sim/prof/mp4.cycdma
-prof_mem ../sim/prof/mp4.cycdma
-f ../sim/bp/call_pplib_mp4.simbp
-outfile ../sim/prof/mp4.memdump
-tl ../sim/trace/mp4.trace
-tn 1
-dlabel_max_len 0
-instr_len 60
-trace_track_changes



# VLL_MP_5_BASE = (VLL_MP_FW_BASE + 5 * VLL_MP_FW_SIZE) = (0x60000000 + 5 * 0x00020000)
-mp5:
-boot 0x600A0000
-lh ../bin/pplib_test.bin 0x600A0000
-map ../bin/pplib_test.map
-prof_ext ../sim/prof/mp5.prof
-analyze_prof div=150
-analyze_prof skip_zeros
-prof_cyc ../sim/prof/mp5.cycdma
-prof_dma ../sim/prof/mp5.cycdma
-prof_mem ../sim/prof/mp5.cycdma
-f ../sim/bp/call_pplib_mp5.simbp
-outfile ../sim/prof/mp5.memdump
-tl ../sim/trace/mp5.trace
-tn 1
-dlabel_max_len 0
-instr_len 60
-trace_track_changes



# VLL_MP_6_BASE = (VLL_MP_FW_BASE + 6 * VLL_MP_FW_SIZE) = (0x60000000 + 6 * 0x00020000)
-mp6:
-boot 0x600C0000
-lh ../bin/pplib_test.bin 0x600C0000
-map ../bin/pplib_test.map
-prof_ext ../sim/prof/mp6.prof
-analyze_prof div=150
-analyze_prof skip_zeros
-prof_cyc ../sim/prof/mp6.cycdma
-prof_dma ../sim/prof/mp6.cycdma
-prof_mem ../sim/prof/mp6.cycdma
-f ../sim/bp/call_pplib_mp6.simbp
-outfile ../sim/prof/mp6.memdump
-tl ../sim/trace/mp6.trace
-tn 1
-dlabel_max_len 0
-instr_len 60
-trace_track_changes



# VLL_MP_7_BASE = (VLL_MP_FW_BASE + 7 * VLL_MP_FW_SIZE) = (0x60000000 + 7 * 0x00020000)
-mp7:
-boot 0x600E0000
-lh ../bin/pplib_test.bin 0x600E0000
-map ../bin/pplib_test.map
-prof_ext ../sim/prof/mp7.prof
-analyze_prof div=150
-analyze_prof skip_zeros
-prof_cyc ../sim/prof/mp7.cycdma
-prof_dma ../sim/prof/mp7.cycdma
-prof_mem ../sim/prof/mp7.cycdma
-f ../sim/bp/call_pplib_mp7.simbp
-outfile ../sim/prof/mp7.memdump
-tl ../sim/trace/mp7.trace
-tn 1
-dlabel_max_len 0
-instr_len 60
-trace_track_changes



