
UART_RTC_Handling-Processing_Using_Queues-Timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e4  0800935c  0800935c  0001935c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a40  08009a40  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08009a40  08009a40  00019a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a48  08009a48  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a48  08009a48  00019a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a4c  08009a4c  00019a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08009a50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          0000cc4c  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000ccc8  2000ccc8  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   000160ed  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003357  00000000  00000000  000361dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001458  00000000  00000000  00039538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000feb  00000000  00000000  0003a990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024f91  00000000  00000000  0003b97b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018643  00000000  00000000  0006090c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e32df  00000000  00000000  00078f4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005eb0  00000000  00000000  0015c230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009e  00000000  00000000  001620e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009344 	.word	0x08009344

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08009344 	.word	0x08009344

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationStackOverflowHook>:
 * @param  xTask      Handle of the offending task.
 * @param  pcTaskName Human-readable name of the offending task.
 * @note   Spins forever so the debugger can catch it.
 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	6039      	str	r1, [r7, #0]
    (void)xTask;                   /* Suppress unused-variable warning        */
    (void)pcTaskName;              /* Inspect this in the debugger            */
    for (;;);                      /* Halt -- attach debugger to diagnose     */
 80005a6:	e7fe      	b.n	80005a6 <vApplicationStackOverflowHook+0xa>

080005a8 <vApplicationMallocFailedHook>:
/**
 * @brief  Called when pvPortMalloc() fails (heap exhausted).
 * @note   Increase configTOTAL_HEAP_SIZE in FreeRTOSConfig.h if this fires.
 */
void vApplicationMallocFailedHook(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
    for (;;);                      /* Halt -- heap is full                    */
 80005ac:	e7fe      	b.n	80005ac <vApplicationMallocFailedHook+0x4>
	...

080005b0 <led_write_pattern>:
 *         Bit 0 -> PD12, Bit 1 -> PD13, Bit 2 -> PD14, Bit 3 -> PD15.
 *         1 = ON, 0 = OFF.
 * @param  pattern  4-bit value controlling each LED.
 */
static void led_write_pattern(uint8_t pattern)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < LED_COUNT; i++) {
 80005ba:	2300      	movs	r3, #0
 80005bc:	60fb      	str	r3, [r7, #12]
 80005be:	e013      	b.n	80005e8 <led_write_pattern+0x38>
        GPIO_PinState state = (pattern & (1 << i)) ? GPIO_PIN_SET
 80005c0:	79fa      	ldrb	r2, [r7, #7]
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	fa42 f303 	asr.w	r3, r2, r3
                                                    : GPIO_PIN_RESET;
 80005c8:	b2db      	uxtb	r3, r3
        GPIO_PinState state = (pattern & (1 << i)) ? GPIO_PIN_SET
 80005ca:	f003 0301 	and.w	r3, r3, #1
 80005ce:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(GPIOD, LED_PINS[i], state);
 80005d0:	4a09      	ldr	r2, [pc, #36]	; (80005f8 <led_write_pattern+0x48>)
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005d8:	7afa      	ldrb	r2, [r7, #11]
 80005da:	4619      	mov	r1, r3
 80005dc:	4807      	ldr	r0, [pc, #28]	; (80005fc <led_write_pattern+0x4c>)
 80005de:	f001 feb9 	bl	8002354 <HAL_GPIO_WritePin>
    for (int i = 0; i < LED_COUNT; i++) {
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	3301      	adds	r3, #1
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	2b03      	cmp	r3, #3
 80005ec:	dde8      	ble.n	80005c0 <led_write_pattern+0x10>
    }
}
 80005ee:	bf00      	nop
 80005f0:	bf00      	nop
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	080099e4 	.word	0x080099e4
 80005fc:	40020c00 	.word	0x40020c00

08000600 <led_stop_all_timers>:
/**
 * @brief  Stop all four LED effect software timers.
 *         Call this before starting a new effect to ensure only one runs.
 */
static void led_stop_all_timers(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af02      	add	r7, sp, #8
    for (int i = 0; i < LED_COUNT; i++) {
 8000606:	2300      	movs	r3, #0
 8000608:	607b      	str	r3, [r7, #4]
 800060a:	e00e      	b.n	800062a <led_stop_all_timers+0x2a>
        xTimerStop(timer_led[i], portMAX_DELAY);
 800060c:	4a0b      	ldr	r2, [pc, #44]	; (800063c <led_stop_all_timers+0x3c>)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000614:	f04f 33ff 	mov.w	r3, #4294967295
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2300      	movs	r3, #0
 800061c:	2200      	movs	r2, #0
 800061e:	2103      	movs	r1, #3
 8000620:	f006 fd54 	bl	80070cc <xTimerGenericCommandFromTask>
    for (int i = 0; i < LED_COUNT; i++) {
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	3301      	adds	r3, #1
 8000628:	607b      	str	r3, [r7, #4]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b03      	cmp	r3, #3
 800062e:	dded      	ble.n	800060c <led_stop_all_timers+0xc>
    }
}
 8000630:	bf00      	nop
 8000632:	bf00      	nop
 8000634:	3708      	adds	r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	2000011c 	.word	0x2000011c

08000640 <callback_led_effect>:
 *           Effect 4: 0 1 1 0 / 1 0 0 1           (cross pattern)
 *
 * @param  xTimer  Handle of the timer that expired.
 */
static void callback_led_effect(TimerHandle_t xTimer)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
    /* Retrieve effect ID (1-4) stored when the timer was created */
    int effect_id = (int)(uint32_t)pvTimerGetTimerID(xTimer);
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	f007 f82e 	bl	80076aa <pvTimerGetTimerID>
 800064e:	4603      	mov	r3, r0
 8000650:	60fb      	str	r3, [r7, #12]
        { 0x03, 0x0C },           /* Effect 3: 12,13 on  <-> 14,15 on       */
        { 0x06, 0x09 },           /* Effect 4: 13,14 on  <-> 12,15 on       */
    };

    /* Bounds-check the effect ID (must be 1-4) */
    if (effect_id < 1 || effect_id > LED_COUNT) return;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	dd15      	ble.n	8000684 <callback_led_effect+0x44>
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	2b04      	cmp	r3, #4
 800065c:	dc12      	bgt.n	8000684 <callback_led_effect+0x44>

    /* Write the current phase pattern, then flip the phase flag */
    led_write_pattern(patterns[effect_id - 1][led_toggle_phase]);
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	1e5a      	subs	r2, r3, #1
 8000662:	4b0a      	ldr	r3, [pc, #40]	; (800068c <callback_led_effect+0x4c>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	490a      	ldr	r1, [pc, #40]	; (8000690 <callback_led_effect+0x50>)
 8000668:	0052      	lsls	r2, r2, #1
 800066a:	440a      	add	r2, r1
 800066c:	4413      	add	r3, r2
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ff9d 	bl	80005b0 <led_write_pattern>
    led_toggle_phase ^= 1;        /* Toggle between 0 and 1                  */
 8000676:	4b05      	ldr	r3, [pc, #20]	; (800068c <callback_led_effect+0x4c>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f083 0301 	eor.w	r3, r3, #1
 800067e:	4a03      	ldr	r2, [pc, #12]	; (800068c <callback_led_effect+0x4c>)
 8000680:	6013      	str	r3, [r2, #0]
 8000682:	e000      	b.n	8000686 <callback_led_effect+0x46>
    if (effect_id < 1 || effect_id > LED_COUNT) return;
 8000684:	bf00      	nop
}
 8000686:	3710      	adds	r7, #16
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	20000134 	.word	0x20000134
 8000690:	080099ec 	.word	0x080099ec

08000694 <callback_rtc_report>:
/**
 * @brief  Periodic timer callback that prints current RTC time via ITM/SWO.
 * @param  xTimer  (unused) Handle of the expired timer.
 */
static void callback_rtc_report(TimerHandle_t xTimer)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
    (void)xTimer;
    rtc_show_on_itm();             /* Print time to SWO debug console         */
 800069c:	f000 f826 	bl	80006ec <rtc_show_on_itm>
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <ascii_to_number>:
 * @param  buf  Pointer to ASCII digit(s), e.g. "09" or "5".
 * @param  len  Number of characters (1 or 2).
 * @return Numeric value (0-99).
 */
static uint8_t ascii_to_number(const uint8_t *buf, int len)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	6039      	str	r1, [r7, #0]
    if (len > 1) {
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	dd0e      	ble.n	80006d6 <ascii_to_number+0x2e>
        return (uint8_t)(((buf[0] - '0') * 10) + (buf[1] - '0'));
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	461a      	mov	r2, r3
 80006be:	0092      	lsls	r2, r2, #2
 80006c0:	4413      	add	r3, r2
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	b2da      	uxtb	r2, r3
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	3301      	adds	r3, #1
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	4413      	add	r3, r2
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	3b10      	subs	r3, #16
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	e003      	b.n	80006de <ascii_to_number+0x36>
    }
    return (uint8_t)(buf[0] - '0');
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	3b30      	subs	r3, #48	; 0x30
 80006dc:	b2db      	uxtb	r3, r3
}
 80006de:	4618      	mov	r0, r3
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
	...

080006ec <rtc_show_on_itm>:
/**
 * @brief  Print current RTC time and date via ITM/SWO (printf).
 *         Used by the periodic report timer callback.
 */
static void rtc_show_on_itm(void)
{
 80006ec:	b5b0      	push	{r4, r5, r7, lr}
 80006ee:	b08c      	sub	sp, #48	; 0x30
 80006f0:	af04      	add	r7, sp, #16
    RTC_TimeTypeDef rtc_time = {0};
 80006f2:	f107 0308 	add.w	r3, r7, #8
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	605a      	str	r2, [r3, #4]
 80006fc:	609a      	str	r2, [r3, #8]
 80006fe:	60da      	str	r2, [r3, #12]
 8000700:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef rtc_date = {0};
 8000702:	2300      	movs	r3, #0
 8000704:	607b      	str	r3, [r7, #4]

    /* Must read time BEFORE date -- STM32 RTC latches date on time read */
    HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8000706:	f107 0308 	add.w	r3, r7, #8
 800070a:	2200      	movs	r2, #0
 800070c:	4619      	mov	r1, r3
 800070e:	4816      	ldr	r0, [pc, #88]	; (8000768 <rtc_show_on_itm+0x7c>)
 8000710:	f002 fd01 	bl	8003116 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2200      	movs	r2, #0
 8000718:	4619      	mov	r1, r3
 800071a:	4813      	ldr	r0, [pc, #76]	; (8000768 <rtc_show_on_itm+0x7c>)
 800071c:	f002 fddd 	bl	80032da <HAL_RTC_GetDate>

    /* Determine AM/PM string */
    const char *ampm = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM)
 8000720:	7afb      	ldrb	r3, [r7, #11]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d101      	bne.n	800072a <rtc_show_on_itm+0x3e>
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <rtc_show_on_itm+0x80>)
 8000728:	e000      	b.n	800072c <rtc_show_on_itm+0x40>
 800072a:	4b11      	ldr	r3, [pc, #68]	; (8000770 <rtc_show_on_itm+0x84>)
 800072c:	61fb      	str	r3, [r7, #28]
                       ? "AM" : "PM";

    /* Print formatted time and date to ITM console */
    printf("%02d:%02d:%02d [%s]\t%02d-%02d-%04d\n",
           rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, ampm,
 800072e:	7a3b      	ldrb	r3, [r7, #8]
    printf("%02d:%02d:%02d [%s]\t%02d-%02d-%04d\n",
 8000730:	4618      	mov	r0, r3
           rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, ampm,
 8000732:	7a7b      	ldrb	r3, [r7, #9]
    printf("%02d:%02d:%02d [%s]\t%02d-%02d-%04d\n",
 8000734:	461c      	mov	r4, r3
           rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, ampm,
 8000736:	7abb      	ldrb	r3, [r7, #10]
    printf("%02d:%02d:%02d [%s]\t%02d-%02d-%04d\n",
 8000738:	461d      	mov	r5, r3
           rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 800073a:	797b      	ldrb	r3, [r7, #5]
    printf("%02d:%02d:%02d [%s]\t%02d-%02d-%04d\n",
 800073c:	461a      	mov	r2, r3
           rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 800073e:	79bb      	ldrb	r3, [r7, #6]
    printf("%02d:%02d:%02d [%s]\t%02d-%02d-%04d\n",
 8000740:	4619      	mov	r1, r3
           rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 8000742:	79fb      	ldrb	r3, [r7, #7]
    printf("%02d:%02d:%02d [%s]\t%02d-%02d-%04d\n",
 8000744:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000748:	9303      	str	r3, [sp, #12]
 800074a:	9102      	str	r1, [sp, #8]
 800074c:	9201      	str	r2, [sp, #4]
 800074e:	69fb      	ldr	r3, [r7, #28]
 8000750:	9300      	str	r3, [sp, #0]
 8000752:	462b      	mov	r3, r5
 8000754:	4622      	mov	r2, r4
 8000756:	4601      	mov	r1, r0
 8000758:	4806      	ldr	r0, [pc, #24]	; (8000774 <rtc_show_on_itm+0x88>)
 800075a:	f007 fd9d 	bl	8008298 <iprintf>
}
 800075e:	bf00      	nop
 8000760:	3720      	adds	r7, #32
 8000762:	46bd      	mov	sp, r7
 8000764:	bdb0      	pop	{r4, r5, r7, pc}
 8000766:	bf00      	nop
 8000768:	20000098 	.word	0x20000098
 800076c:	08009388 	.word	0x08009388
 8000770:	0800938c 	.word	0x0800938c
 8000774:	08009390 	.word	0x08009390

08000778 <rtc_show_on_uart>:
/**
 * @brief  Print current RTC time and date over UART via the print queue.
 *         Uses static buffers so the pointer remains valid until consumed.
 */
static void rtc_show_on_uart(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b08a      	sub	sp, #40	; 0x28
 800077c:	af02      	add	r7, sp, #8
    static char time_buf[40];
    static char date_buf[40];
    static char *time_ptr = time_buf;
    static char *date_ptr = date_buf;

    RTC_TimeTypeDef rtc_time = {0};
 800077e:	f107 0308 	add.w	r3, r7, #8
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef rtc_date = {0};
 800078e:	2300      	movs	r3, #0
 8000790:	607b      	str	r3, [r7, #4]

    /* Must read time BEFORE date -- STM32 RTC latches date on time read */
    HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8000792:	f107 0308 	add.w	r3, r7, #8
 8000796:	2200      	movs	r2, #0
 8000798:	4619      	mov	r1, r3
 800079a:	4820      	ldr	r0, [pc, #128]	; (800081c <rtc_show_on_uart+0xa4>)
 800079c:	f002 fcbb 	bl	8003116 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	2200      	movs	r2, #0
 80007a4:	4619      	mov	r1, r3
 80007a6:	481d      	ldr	r0, [pc, #116]	; (800081c <rtc_show_on_uart+0xa4>)
 80007a8:	f002 fd97 	bl	80032da <HAL_RTC_GetDate>

    /* Determine AM/PM string */
    const char *ampm = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM)
 80007ac:	7afb      	ldrb	r3, [r7, #11]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d101      	bne.n	80007b6 <rtc_show_on_uart+0x3e>
 80007b2:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <rtc_show_on_uart+0xa8>)
 80007b4:	e000      	b.n	80007b8 <rtc_show_on_uart+0x40>
 80007b6:	4b1b      	ldr	r3, [pc, #108]	; (8000824 <rtc_show_on_uart+0xac>)
 80007b8:	61fb      	str	r3, [r7, #28]
                       ? "AM" : "PM";

    /* Format and enqueue time string */
    sprintf(time_buf, "\r\n  Current Time : %02d:%02d:%02d [%s]",
            rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, ampm);
 80007ba:	7a3b      	ldrb	r3, [r7, #8]
    sprintf(time_buf, "\r\n  Current Time : %02d:%02d:%02d [%s]",
 80007bc:	4619      	mov	r1, r3
            rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, ampm);
 80007be:	7a7b      	ldrb	r3, [r7, #9]
    sprintf(time_buf, "\r\n  Current Time : %02d:%02d:%02d [%s]",
 80007c0:	4618      	mov	r0, r3
            rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, ampm);
 80007c2:	7abb      	ldrb	r3, [r7, #10]
    sprintf(time_buf, "\r\n  Current Time : %02d:%02d:%02d [%s]",
 80007c4:	461a      	mov	r2, r3
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	9301      	str	r3, [sp, #4]
 80007ca:	9200      	str	r2, [sp, #0]
 80007cc:	4603      	mov	r3, r0
 80007ce:	460a      	mov	r2, r1
 80007d0:	4915      	ldr	r1, [pc, #84]	; (8000828 <rtc_show_on_uart+0xb0>)
 80007d2:	4816      	ldr	r0, [pc, #88]	; (800082c <rtc_show_on_uart+0xb4>)
 80007d4:	f007 fd72 	bl	80082bc <siprintf>
    xQueueSend(queue_print, &time_ptr, portMAX_DELAY);
 80007d8:	4b15      	ldr	r3, [pc, #84]	; (8000830 <rtc_show_on_uart+0xb8>)
 80007da:	6818      	ldr	r0, [r3, #0]
 80007dc:	2300      	movs	r3, #0
 80007de:	f04f 32ff 	mov.w	r2, #4294967295
 80007e2:	4914      	ldr	r1, [pc, #80]	; (8000834 <rtc_show_on_uart+0xbc>)
 80007e4:	f004 fb20 	bl	8004e28 <xQueueGenericSend>

    /* Format and enqueue date string */
    sprintf(date_buf, "\r\n  Current Date : %02d-%02d-%04d\r\n",
            rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 80007e8:	797b      	ldrb	r3, [r7, #5]
    sprintf(date_buf, "\r\n  Current Date : %02d-%02d-%04d\r\n",
 80007ea:	461a      	mov	r2, r3
            rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 80007ec:	79bb      	ldrb	r3, [r7, #6]
    sprintf(date_buf, "\r\n  Current Date : %02d-%02d-%04d\r\n",
 80007ee:	4619      	mov	r1, r3
            rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
 80007f0:	79fb      	ldrb	r3, [r7, #7]
    sprintf(date_buf, "\r\n  Current Date : %02d-%02d-%04d\r\n",
 80007f2:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80007f6:	9300      	str	r3, [sp, #0]
 80007f8:	460b      	mov	r3, r1
 80007fa:	490f      	ldr	r1, [pc, #60]	; (8000838 <rtc_show_on_uart+0xc0>)
 80007fc:	480f      	ldr	r0, [pc, #60]	; (800083c <rtc_show_on_uart+0xc4>)
 80007fe:	f007 fd5d 	bl	80082bc <siprintf>
    xQueueSend(queue_print, &date_ptr, portMAX_DELAY);
 8000802:	4b0b      	ldr	r3, [pc, #44]	; (8000830 <rtc_show_on_uart+0xb8>)
 8000804:	6818      	ldr	r0, [r3, #0]
 8000806:	2300      	movs	r3, #0
 8000808:	f04f 32ff 	mov.w	r2, #4294967295
 800080c:	490c      	ldr	r1, [pc, #48]	; (8000840 <rtc_show_on_uart+0xc8>)
 800080e:	f004 fb0b 	bl	8004e28 <xQueueGenericSend>
}
 8000812:	bf00      	nop
 8000814:	3720      	adds	r7, #32
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	20000098 	.word	0x20000098
 8000820:	08009388 	.word	0x08009388
 8000824:	0800938c 	.word	0x0800938c
 8000828:	080093b4 	.word	0x080093b4
 800082c:	20000138 	.word	0x20000138
 8000830:	20000118 	.word	0x20000118
 8000834:	20000004 	.word	0x20000004
 8000838:	080093dc 	.word	0x080093dc
 800083c:	20000160 	.word	0x20000160
 8000840:	20000008 	.word	0x20000008

08000844 <rtc_apply_time>:
 * @brief  Apply a new time to the RTC hardware.
 * @param  time  Pointer to time struct with Hours, Minutes, Seconds,
 *               and TimeFormat (AM/PM) already filled by the caller.
 */
static void rtc_apply_time(RTC_TimeTypeDef *time)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
    /* TimeFormat is set by caller (AM or PM) -- do not override it here */
    time->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;    /* No DST adjustment  */
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
    time->StoreOperation = RTC_STOREOPERATION_RESET;   /* Reset store flag   */
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
    HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);      /* Write to hardware  */
 8000858:	2200      	movs	r2, #0
 800085a:	6879      	ldr	r1, [r7, #4]
 800085c:	4803      	ldr	r0, [pc, #12]	; (800086c <rtc_apply_time+0x28>)
 800085e:	f002 fbc0 	bl	8002fe2 <HAL_RTC_SetTime>
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000098 	.word	0x20000098

08000870 <rtc_apply_date>:
/**
 * @brief  Apply a new date to the RTC hardware.
 * @param  date  Pointer to date struct with Date, Month, WeekDay, Year.
 */
static void rtc_apply_date(RTC_DateTypeDef *date)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
    HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);      /* Write to hardware  */
 8000878:	2200      	movs	r2, #0
 800087a:	6879      	ldr	r1, [r7, #4]
 800087c:	4803      	ldr	r0, [pc, #12]	; (800088c <rtc_apply_date+0x1c>)
 800087e:	f002 fca8 	bl	80031d2 <HAL_RTC_SetDate>
}
 8000882:	bf00      	nop
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000098 	.word	0x20000098

08000890 <rtc_validate>:
 * @param  date  Pointer to date struct (NULL to skip date check).
 * @return 0 = valid, 1 = one or more fields out of range.
 */
static int rtc_validate(const RTC_TimeTypeDef *time,
                        const RTC_DateTypeDef *date)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	6039      	str	r1, [r7, #0]
    /* Validate time fields if provided */
    if (time != NULL) {
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d00d      	beq.n	80008bc <rtc_validate+0x2c>
        if (time->Hours > 12 || time->Minutes > 59 || time->Seconds > 59) {
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	2b0c      	cmp	r3, #12
 80008a6:	d807      	bhi.n	80008b8 <rtc_validate+0x28>
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	785b      	ldrb	r3, [r3, #1]
 80008ac:	2b3b      	cmp	r3, #59	; 0x3b
 80008ae:	d803      	bhi.n	80008b8 <rtc_validate+0x28>
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	789b      	ldrb	r3, [r3, #2]
 80008b4:	2b3b      	cmp	r3, #59	; 0x3b
 80008b6:	d901      	bls.n	80008bc <rtc_validate+0x2c>
            return 1;              /* Time out of range                       */
 80008b8:	2301      	movs	r3, #1
 80008ba:	e015      	b.n	80008e8 <rtc_validate+0x58>
        }
    }

    /* Validate date fields if provided */
    if (date != NULL) {
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d011      	beq.n	80008e6 <rtc_validate+0x56>
        if (date->Date > 31 || date->Month > 12 ||
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	789b      	ldrb	r3, [r3, #2]
 80008c6:	2b1f      	cmp	r3, #31
 80008c8:	d80b      	bhi.n	80008e2 <rtc_validate+0x52>
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	785b      	ldrb	r3, [r3, #1]
 80008ce:	2b0c      	cmp	r3, #12
 80008d0:	d807      	bhi.n	80008e2 <rtc_validate+0x52>
            date->WeekDay > 7 || date->Year > 99) {
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	781b      	ldrb	r3, [r3, #0]
        if (date->Date > 31 || date->Month > 12 ||
 80008d6:	2b07      	cmp	r3, #7
 80008d8:	d803      	bhi.n	80008e2 <rtc_validate+0x52>
            date->WeekDay > 7 || date->Year > 99) {
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	78db      	ldrb	r3, [r3, #3]
 80008de:	2b63      	cmp	r3, #99	; 0x63
 80008e0:	d901      	bls.n	80008e6 <rtc_validate+0x56>
            return 1;              /* Date out of range                       */
 80008e2:	2301      	movs	r3, #1
 80008e4:	e000      	b.n	80008e8 <rtc_validate+0x58>
        }
    }

    return 0;                      /* All fields valid                        */
 80008e6:	2300      	movs	r3, #0
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	370c      	adds	r7, #12
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <task_main_menu>:
 *         the menu.
 *
 * @param  param  (unused)
 */
static void task_main_menu(void *param)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b088      	sub	sp, #32
 80008f8:	af02      	add	r7, sp, #8
 80008fa:	6078      	str	r0, [r7, #4]
    (void)param;

    uint32_t       notification_value;       /* Holds pointer from notifier  */
    uart_command_t *cmd;                     /* Points into cmd_handler's buf*/

    const char *msg_menu =
 80008fc:	4b31      	ldr	r3, [pc, #196]	; (80009c4 <task_main_menu+0xd0>)
 80008fe:	60bb      	str	r3, [r7, #8]
        "  +------------------------------------+\r\n"
        "  Select option >> ";

    for (;;) {
        /* Display the main menu over UART */
        xQueueSend(queue_print, &msg_menu, portMAX_DELAY);
 8000900:	4b31      	ldr	r3, [pc, #196]	; (80009c8 <task_main_menu+0xd4>)
 8000902:	6818      	ldr	r0, [r3, #0]
 8000904:	f107 0108 	add.w	r1, r7, #8
 8000908:	2300      	movs	r3, #0
 800090a:	f04f 32ff 	mov.w	r2, #4294967295
 800090e:	f004 fa8b 	bl	8004e28 <xQueueGenericSend>

        /* Block until cmd_handler sends a parsed command via notification */
        xTaskNotifyWait(0, 0, &notification_value, portMAX_DELAY);
 8000912:	f107 030c 	add.w	r3, r7, #12
 8000916:	f04f 32ff 	mov.w	r2, #4294967295
 800091a:	9200      	str	r2, [sp, #0]
 800091c:	2200      	movs	r2, #0
 800091e:	2100      	movs	r1, #0
 8000920:	2000      	movs	r0, #0
 8000922:	f005 ff9f 	bl	8006864 <xTaskGenericNotifyWait>
        cmd = (uart_command_t *)notification_value;
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	617b      	str	r3, [r7, #20]

        if (cmd->length == 1) {
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	2b01      	cmp	r3, #1
 8000930:	d133      	bne.n	800099a <task_main_menu+0xa6>
            int option = cmd->payload[0] - '0';  /* Convert ASCII to int    */
 8000932:	697b      	ldr	r3, [r7, #20]
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	3b30      	subs	r3, #48	; 0x30
 8000938:	613b      	str	r3, [r7, #16]

            switch (option) {
 800093a:	693b      	ldr	r3, [r7, #16]
 800093c:	2b02      	cmp	r3, #2
 800093e:	d035      	beq.n	80009ac <task_main_menu+0xb8>
 8000940:	693b      	ldr	r3, [r7, #16]
 8000942:	2b02      	cmp	r3, #2
 8000944:	dc20      	bgt.n	8000988 <task_main_menu+0x94>
 8000946:	693b      	ldr	r3, [r7, #16]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d003      	beq.n	8000954 <task_main_menu+0x60>
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	2b01      	cmp	r3, #1
 8000950:	d00d      	beq.n	800096e <task_main_menu+0x7a>
 8000952:	e019      	b.n	8000988 <task_main_menu+0x94>
            case 0:
                /* Hand control to the LED effect task */
                current_state = STATE_LED_EFFECT;
 8000954:	4b1d      	ldr	r3, [pc, #116]	; (80009cc <task_main_menu+0xd8>)
 8000956:	2201      	movs	r2, #1
 8000958:	701a      	strb	r2, [r3, #0]
                xTaskNotify(task_handle_led, 0, eNoAction);
 800095a:	4b1d      	ldr	r3, [pc, #116]	; (80009d0 <task_main_menu+0xdc>)
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	2300      	movs	r3, #0
 8000960:	9300      	str	r3, [sp, #0]
 8000962:	2300      	movs	r3, #0
 8000964:	2200      	movs	r2, #0
 8000966:	2100      	movs	r1, #0
 8000968:	f006 f812 	bl	8006990 <xTaskGenericNotify>
                break;
 800096c:	e01f      	b.n	80009ae <task_main_menu+0xba>

            case 1:
                /* Hand control to the RTC configuration task */
                current_state = STATE_RTC_MENU;
 800096e:	4b17      	ldr	r3, [pc, #92]	; (80009cc <task_main_menu+0xd8>)
 8000970:	2202      	movs	r2, #2
 8000972:	701a      	strb	r2, [r3, #0]
                xTaskNotify(task_handle_rtc, 0, eNoAction);
 8000974:	4b17      	ldr	r3, [pc, #92]	; (80009d4 <task_main_menu+0xe0>)
 8000976:	6818      	ldr	r0, [r3, #0]
 8000978:	2300      	movs	r3, #0
 800097a:	9300      	str	r3, [sp, #0]
 800097c:	2300      	movs	r3, #0
 800097e:	2200      	movs	r2, #0
 8000980:	2100      	movs	r1, #0
 8000982:	f006 f805 	bl	8006990 <xTaskGenericNotify>
                break;
 8000986:	e012      	b.n	80009ae <task_main_menu+0xba>
                /* Exit -- no shutdown action defined yet */
                break;

            default:
                /* Unrecognised single digit */
                xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000988:	4b0f      	ldr	r3, [pc, #60]	; (80009c8 <task_main_menu+0xd4>)
 800098a:	6818      	ldr	r0, [r3, #0]
 800098c:	2300      	movs	r3, #0
 800098e:	f04f 32ff 	mov.w	r2, #4294967295
 8000992:	4911      	ldr	r1, [pc, #68]	; (80009d8 <task_main_menu+0xe4>)
 8000994:	f004 fa48 	bl	8004e28 <xQueueGenericSend>
                continue;          /* Re-display menu immediately            */
 8000998:	e012      	b.n	80009c0 <task_main_menu+0xcc>
            }
        } else {
            /* Multi-character input is invalid at the main menu */
            xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 800099a:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <task_main_menu+0xd4>)
 800099c:	6818      	ldr	r0, [r3, #0]
 800099e:	2300      	movs	r3, #0
 80009a0:	f04f 32ff 	mov.w	r2, #4294967295
 80009a4:	490c      	ldr	r1, [pc, #48]	; (80009d8 <task_main_menu+0xe4>)
 80009a6:	f004 fa3f 	bl	8004e28 <xQueueGenericSend>
            continue;              /* Re-display menu immediately            */
 80009aa:	e009      	b.n	80009c0 <task_main_menu+0xcc>
                break;
 80009ac:	bf00      	nop
        }

        /* Block here until the sub-task finishes and notifies us back */
        xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80009ae:	f04f 33ff 	mov.w	r3, #4294967295
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	2300      	movs	r3, #0
 80009b6:	2200      	movs	r2, #0
 80009b8:	2100      	movs	r1, #0
 80009ba:	2000      	movs	r0, #0
 80009bc:	f005 ff52 	bl	8006864 <xTaskGenericNotifyWait>
        xQueueSend(queue_print, &msg_menu, portMAX_DELAY);
 80009c0:	e79e      	b.n	8000900 <task_main_menu+0xc>
 80009c2:	bf00      	nop
 80009c4:	08009400 	.word	0x08009400
 80009c8:	20000118 	.word	0x20000118
 80009cc:	20000131 	.word	0x20000131
 80009d0:	2000010c 	.word	0x2000010c
 80009d4:	20000110 	.word	0x20000110
 80009d8:	20000000 	.word	0x20000000

080009dc <task_led_effect>:
 *         software timer, then returns control to the menu.
 *
 * @param  param  (unused)
 */
static void task_led_effect(void *param)
{
 80009dc:	b590      	push	{r4, r7, lr}
 80009de:	b089      	sub	sp, #36	; 0x24
 80009e0:	af02      	add	r7, sp, #8
 80009e2:	6078      	str	r0, [r7, #4]
    (void)param;

    uint32_t       notification_value;
    uart_command_t *cmd;

    const char *msg_led =
 80009e4:	4b57      	ldr	r3, [pc, #348]	; (8000b44 <task_led_effect+0x168>)
 80009e6:	60fb      	str	r3, [r7, #12]
        "  +------------------------------------+\r\n"
        "  Select effect >> ";

    for (;;) {
        /* Sleep until the menu task activates us */
        xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80009e8:	f04f 33ff 	mov.w	r3, #4294967295
 80009ec:	9300      	str	r3, [sp, #0]
 80009ee:	2300      	movs	r3, #0
 80009f0:	2200      	movs	r2, #0
 80009f2:	2100      	movs	r1, #0
 80009f4:	2000      	movs	r0, #0
 80009f6:	f005 ff35 	bl	8006864 <xTaskGenericNotifyWait>

        /* Display the LED effect sub-menu */
        xQueueSend(queue_print, &msg_led, portMAX_DELAY);
 80009fa:	4b53      	ldr	r3, [pc, #332]	; (8000b48 <task_led_effect+0x16c>)
 80009fc:	6818      	ldr	r0, [r3, #0]
 80009fe:	f107 010c 	add.w	r1, r7, #12
 8000a02:	2300      	movs	r3, #0
 8000a04:	f04f 32ff 	mov.w	r2, #4294967295
 8000a08:	f004 fa0e 	bl	8004e28 <xQueueGenericSend>

        /* Wait for the user's effect choice */
        xTaskNotifyWait(0, 0, &notification_value, portMAX_DELAY);
 8000a0c:	f107 0310 	add.w	r3, r7, #16
 8000a10:	f04f 32ff 	mov.w	r2, #4294967295
 8000a14:	9200      	str	r2, [sp, #0]
 8000a16:	2200      	movs	r2, #0
 8000a18:	2100      	movs	r1, #0
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	f005 ff22 	bl	8006864 <xTaskGenericNotifyWait>
        cmd = (uart_command_t *)notification_value;
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	617b      	str	r3, [r7, #20]

        if (cmd->length <= 4) {
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	2b04      	cmp	r3, #4
 8000a2a:	d876      	bhi.n	8000b1a <task_led_effect+0x13e>
            if (strcmp((char *)cmd->payload, "none") == 0) {
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	4947      	ldr	r1, [pc, #284]	; (8000b4c <task_led_effect+0x170>)
 8000a30:	4618      	mov	r0, r3
 8000a32:	f7ff fbcd 	bl	80001d0 <strcmp>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d105      	bne.n	8000a48 <task_led_effect+0x6c>
                /* Turn off all LED effect timers */
                led_stop_all_timers();
 8000a3c:	f7ff fde0 	bl	8000600 <led_stop_all_timers>
                /* Force all four LEDs OFF immediately */
                led_write_pattern(0x00);
 8000a40:	2000      	movs	r0, #0
 8000a42:	f7ff fdb5 	bl	80005b0 <led_write_pattern>
 8000a46:	e070      	b.n	8000b2a <task_led_effect+0x14e>

            } else if (strcmp((char *)cmd->payload, "1") == 0) {
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	4941      	ldr	r1, [pc, #260]	; (8000b50 <task_led_effect+0x174>)
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff fbbf 	bl	80001d0 <strcmp>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d10f      	bne.n	8000a78 <task_led_effect+0x9c>
                /* Start effect 1: simultaneous blink */
                led_stop_all_timers();
 8000a58:	f7ff fdd2 	bl	8000600 <led_stop_all_timers>
                xTimerStart(timer_led[0], portMAX_DELAY);
 8000a5c:	4b3d      	ldr	r3, [pc, #244]	; (8000b54 <task_led_effect+0x178>)
 8000a5e:	681c      	ldr	r4, [r3, #0]
 8000a60:	f005 fa0a 	bl	8005e78 <xTaskGetTickCount>
 8000a64:	4602      	mov	r2, r0
 8000a66:	f04f 33ff 	mov.w	r3, #4294967295
 8000a6a:	9300      	str	r3, [sp, #0]
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	2101      	movs	r1, #1
 8000a70:	4620      	mov	r0, r4
 8000a72:	f006 fb2b 	bl	80070cc <xTimerGenericCommandFromTask>
 8000a76:	e058      	b.n	8000b2a <task_led_effect+0x14e>

            } else if (strcmp((char *)cmd->payload, "2") == 0) {
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	4937      	ldr	r1, [pc, #220]	; (8000b58 <task_led_effect+0x17c>)
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff fba7 	bl	80001d0 <strcmp>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d10f      	bne.n	8000aa8 <task_led_effect+0xcc>
                /* Start effect 2: alternate pairs */
                led_stop_all_timers();
 8000a88:	f7ff fdba 	bl	8000600 <led_stop_all_timers>
                xTimerStart(timer_led[1], portMAX_DELAY);
 8000a8c:	4b31      	ldr	r3, [pc, #196]	; (8000b54 <task_led_effect+0x178>)
 8000a8e:	685c      	ldr	r4, [r3, #4]
 8000a90:	f005 f9f2 	bl	8005e78 <xTaskGetTickCount>
 8000a94:	4602      	mov	r2, r0
 8000a96:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9a:	9300      	str	r3, [sp, #0]
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	2101      	movs	r1, #1
 8000aa0:	4620      	mov	r0, r4
 8000aa2:	f006 fb13 	bl	80070cc <xTimerGenericCommandFromTask>
 8000aa6:	e040      	b.n	8000b2a <task_led_effect+0x14e>

            } else if (strcmp((char *)cmd->payload, "3") == 0) {
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	492c      	ldr	r1, [pc, #176]	; (8000b5c <task_led_effect+0x180>)
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff fb8f 	bl	80001d0 <strcmp>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d10f      	bne.n	8000ad8 <task_led_effect+0xfc>
                /* Start effect 3: top-bottom swap */
                led_stop_all_timers();
 8000ab8:	f7ff fda2 	bl	8000600 <led_stop_all_timers>
                xTimerStart(timer_led[2], portMAX_DELAY);
 8000abc:	4b25      	ldr	r3, [pc, #148]	; (8000b54 <task_led_effect+0x178>)
 8000abe:	689c      	ldr	r4, [r3, #8]
 8000ac0:	f005 f9da 	bl	8005e78 <xTaskGetTickCount>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	2300      	movs	r3, #0
 8000ace:	2101      	movs	r1, #1
 8000ad0:	4620      	mov	r0, r4
 8000ad2:	f006 fafb 	bl	80070cc <xTimerGenericCommandFromTask>
 8000ad6:	e028      	b.n	8000b2a <task_led_effect+0x14e>

            } else if (strcmp((char *)cmd->payload, "4") == 0) {
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	4921      	ldr	r1, [pc, #132]	; (8000b60 <task_led_effect+0x184>)
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff fb77 	bl	80001d0 <strcmp>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d10f      	bne.n	8000b08 <task_led_effect+0x12c>
                /* Start effect 4: cross pattern */
                led_stop_all_timers();
 8000ae8:	f7ff fd8a 	bl	8000600 <led_stop_all_timers>
                xTimerStart(timer_led[3], portMAX_DELAY);
 8000aec:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <task_led_effect+0x178>)
 8000aee:	68dc      	ldr	r4, [r3, #12]
 8000af0:	f005 f9c2 	bl	8005e78 <xTaskGetTickCount>
 8000af4:	4602      	mov	r2, r0
 8000af6:	f04f 33ff 	mov.w	r3, #4294967295
 8000afa:	9300      	str	r3, [sp, #0]
 8000afc:	2300      	movs	r3, #0
 8000afe:	2101      	movs	r1, #1
 8000b00:	4620      	mov	r0, r4
 8000b02:	f006 fae3 	bl	80070cc <xTimerGenericCommandFromTask>
 8000b06:	e010      	b.n	8000b2a <task_led_effect+0x14e>

            } else {
                /* Recognised length but unknown command string */
                xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000b08:	4b0f      	ldr	r3, [pc, #60]	; (8000b48 <task_led_effect+0x16c>)
 8000b0a:	6818      	ldr	r0, [r3, #0]
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8000b12:	4914      	ldr	r1, [pc, #80]	; (8000b64 <task_led_effect+0x188>)
 8000b14:	f004 f988 	bl	8004e28 <xQueueGenericSend>
 8000b18:	e007      	b.n	8000b2a <task_led_effect+0x14e>
            }
        } else {
            /* Input too long for any valid LED command */
            xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000b1a:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <task_led_effect+0x16c>)
 8000b1c:	6818      	ldr	r0, [r3, #0]
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f04f 32ff 	mov.w	r2, #4294967295
 8000b24:	490f      	ldr	r1, [pc, #60]	; (8000b64 <task_led_effect+0x188>)
 8000b26:	f004 f97f 	bl	8004e28 <xQueueGenericSend>
        }

        /* Return to the main menu */
        current_state = STATE_MAIN_MENU;
 8000b2a:	4b0f      	ldr	r3, [pc, #60]	; (8000b68 <task_led_effect+0x18c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	701a      	strb	r2, [r3, #0]
        xTaskNotify(task_handle_menu, 0, eNoAction);
 8000b30:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <task_led_effect+0x190>)
 8000b32:	6818      	ldr	r0, [r3, #0]
 8000b34:	2300      	movs	r3, #0
 8000b36:	9300      	str	r3, [sp, #0]
 8000b38:	2300      	movs	r3, #0
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	f005 ff27 	bl	8006990 <xTaskGenericNotify>
        xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000b42:	e751      	b.n	80009e8 <task_led_effect+0xc>
 8000b44:	08009568 	.word	0x08009568
 8000b48:	20000118 	.word	0x20000118
 8000b4c:	080096f4 	.word	0x080096f4
 8000b50:	080096fc 	.word	0x080096fc
 8000b54:	2000011c 	.word	0x2000011c
 8000b58:	08009700 	.word	0x08009700
 8000b5c:	08009704 	.word	0x08009704
 8000b60:	08009708 	.word	0x08009708
 8000b64:	20000000 	.word	0x20000000
 8000b68:	20000131 	.word	0x20000131
 8000b6c:	20000104 	.word	0x20000104

08000b70 <task_rtc_config>:
 *           3 -- Exit back to main menu
 *
 * @param  param  (unused)
 */
static void task_rtc_config(void *param)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b09d      	sub	sp, #116	; 0x74
 8000b74:	af02      	add	r7, sp, #8
 8000b76:	6078      	str	r0, [r7, #4]
    (void)param;

    /* ---- Constant sub-menu strings ---- */
    const char *msg_header =
 8000b78:	4bb8      	ldr	r3, [pc, #736]	; (8000e5c <task_rtc_config+0x2ec>)
 8000b7a:	657b      	str	r3, [r7, #84]	; 0x54
        "\r\n"
        "  +------------------------------------+\r\n"
        "  |      CLOCK & CALENDAR SETTINGS     |\r\n"
        "  +------------------------------------+\r\n";

    const char *msg_options =
 8000b7c:	4bb8      	ldr	r3, [pc, #736]	; (8000e60 <task_rtc_config+0x2f0>)
 8000b7e:	653b      	str	r3, [r7, #80]	; 0x50
        "  | [2]  Live Report on ITM Console    |\r\n"
        "  | [3]  Back to Main Menu             |\r\n"
        "  +------------------------------------+\r\n"
        "  Select option >> ";

    const char *msg_enter_hour    = "  Hour (1-12)    : ";
 8000b80:	4bb8      	ldr	r3, [pc, #736]	; (8000e64 <task_rtc_config+0x2f4>)
 8000b82:	64fb      	str	r3, [r7, #76]	; 0x4c
    const char *msg_enter_minute  = "  Minutes (0-59) : ";
 8000b84:	4bb8      	ldr	r3, [pc, #736]	; (8000e68 <task_rtc_config+0x2f8>)
 8000b86:	64bb      	str	r3, [r7, #72]	; 0x48
    const char *msg_enter_second  = "  Seconds (0-59) : ";
 8000b88:	4bb8      	ldr	r3, [pc, #736]	; (8000e6c <task_rtc_config+0x2fc>)
 8000b8a:	647b      	str	r3, [r7, #68]	; 0x44
    const char *msg_enter_ampm    = "  AM=0 / PM=1    : ";
 8000b8c:	4bb8      	ldr	r3, [pc, #736]	; (8000e70 <task_rtc_config+0x300>)
 8000b8e:	643b      	str	r3, [r7, #64]	; 0x40
    const char *msg_enter_day     = "  Day (1-31)     : ";
 8000b90:	4bb8      	ldr	r3, [pc, #736]	; (8000e74 <task_rtc_config+0x304>)
 8000b92:	63fb      	str	r3, [r7, #60]	; 0x3c
    const char *msg_enter_month   = "  Month (1-12)   : ";
 8000b94:	4bb8      	ldr	r3, [pc, #736]	; (8000e78 <task_rtc_config+0x308>)
 8000b96:	63bb      	str	r3, [r7, #56]	; 0x38
    const char *msg_enter_weekday = "  Weekday (1-7, Sun=1) : ";
 8000b98:	4bb8      	ldr	r3, [pc, #736]	; (8000e7c <task_rtc_config+0x30c>)
 8000b9a:	637b      	str	r3, [r7, #52]	; 0x34
    const char *msg_enter_year    = "  Year (0-99)    : ";
 8000b9c:	4bb8      	ldr	r3, [pc, #736]	; (8000e80 <task_rtc_config+0x310>)
 8000b9e:	633b      	str	r3, [r7, #48]	; 0x30
    const char *msg_success       = "\r\n  [OK] Configuration saved successfully.\r\n";
 8000ba0:	4bb8      	ldr	r3, [pc, #736]	; (8000e84 <task_rtc_config+0x314>)
 8000ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
    const char *msg_report_prompt = "  Enable live time report on ITM? (y/n) : ";
 8000ba4:	4bb8      	ldr	r3, [pc, #736]	; (8000e88 <task_rtc_config+0x318>)
 8000ba6:	62bb      	str	r3, [r7, #40]	; 0x28

    uint32_t       notification_value;       /* Holds pointer from notifier  */
    uart_command_t *cmd;                     /* Parsed command from user     */
    int            rtc_sub_step = 0;         /* Tracks current config field  */
 8000ba8:	2300      	movs	r3, #0
 8000baa:	667b      	str	r3, [r7, #100]	; 0x64
    RTC_TimeTypeDef new_time;                /* Accumulates time fields      */
    RTC_DateTypeDef new_date;                /* Accumulates date fields      */

    for (;;) {
        /* Sleep until the menu task activates us */
        xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000bac:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	2000      	movs	r0, #0
 8000bba:	f005 fe53 	bl	8006864 <xTaskGenericNotifyWait>

        /* Show RTC header, current time/date, and sub-menu options */
        xQueueSend(queue_print, &msg_header, portMAX_DELAY);
 8000bbe:	4bb3      	ldr	r3, [pc, #716]	; (8000e8c <task_rtc_config+0x31c>)
 8000bc0:	6818      	ldr	r0, [r3, #0]
 8000bc2:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bcc:	f004 f92c 	bl	8004e28 <xQueueGenericSend>
        rtc_show_on_uart();
 8000bd0:	f7ff fdd2 	bl	8000778 <rtc_show_on_uart>
        xQueueSend(queue_print, &msg_options, portMAX_DELAY);
 8000bd4:	4bad      	ldr	r3, [pc, #692]	; (8000e8c <task_rtc_config+0x31c>)
 8000bd6:	6818      	ldr	r0, [r3, #0]
 8000bd8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f04f 32ff 	mov.w	r2, #4294967295
 8000be2:	f004 f921 	bl	8004e28 <xQueueGenericSend>

        /* Process commands until we return to the main menu */
        while (current_state != STATE_MAIN_MENU) {
 8000be6:	e1f7      	b.n	8000fd8 <task_rtc_config+0x468>

            /* Block until cmd_handler sends a command */
            xTaskNotifyWait(0, 0, &notification_value, portMAX_DELAY);
 8000be8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bec:	f04f 32ff 	mov.w	r2, #4294967295
 8000bf0:	9200      	str	r2, [sp, #0]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	f005 fe34 	bl	8006864 <xTaskGenericNotifyWait>
            cmd = (uart_command_t *)notification_value;
 8000bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bfe:	663b      	str	r3, [r7, #96]	; 0x60

            switch (current_state) {
 8000c00:	4ba3      	ldr	r3, [pc, #652]	; (8000e90 <task_rtc_config+0x320>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	3b02      	subs	r3, #2
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	f200 81e4 	bhi.w	8000fd6 <task_rtc_config+0x466>
 8000c0e:	a201      	add	r2, pc, #4	; (adr r2, 8000c14 <task_rtc_config+0xa4>)
 8000c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c14:	08000c25 	.word	0x08000c25
 8000c18:	08000cd7 	.word	0x08000cd7
 8000c1c:	08000e13 	.word	0x08000e13
 8000c20:	08000f53 	.word	0x08000f53

            /* ----------------------------------------------------------
             *  RTC SUB-MENU: Choose time/date config or report toggle
             * ---------------------------------------------------------- */
            case STATE_RTC_MENU:
                if (cmd->length == 1) {
 8000c24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d148      	bne.n	8000cbe <task_rtc_config+0x14e>
                    int choice = cmd->payload[0] - '0';
 8000c2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	3b30      	subs	r3, #48	; 0x30
 8000c32:	65bb      	str	r3, [r7, #88]	; 0x58
 8000c34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000c36:	2b03      	cmp	r3, #3
 8000c38:	d835      	bhi.n	8000ca6 <task_rtc_config+0x136>
 8000c3a:	a201      	add	r2, pc, #4	; (adr r2, 8000c40 <task_rtc_config+0xd0>)
 8000c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c40:	08000c51 	.word	0x08000c51
 8000c44:	08000c6b 	.word	0x08000c6b
 8000c48:	08000c85 	.word	0x08000c85
 8000c4c:	08000c9f 	.word	0x08000c9f
                    switch (choice) {
                    case 0:  /* Configure time */
                        current_state = STATE_RTC_TIME_CONFIG;
 8000c50:	4b8f      	ldr	r3, [pc, #572]	; (8000e90 <task_rtc_config+0x320>)
 8000c52:	2203      	movs	r2, #3
 8000c54:	701a      	strb	r2, [r3, #0]
                        xQueueSend(queue_print, &msg_enter_hour, portMAX_DELAY);
 8000c56:	4b8d      	ldr	r3, [pc, #564]	; (8000e8c <task_rtc_config+0x31c>)
 8000c58:	6818      	ldr	r0, [r3, #0]
 8000c5a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8000c5e:	2300      	movs	r3, #0
 8000c60:	f04f 32ff 	mov.w	r2, #4294967295
 8000c64:	f004 f8e0 	bl	8004e28 <xQueueGenericSend>
                        break;
 8000c68:	e034      	b.n	8000cd4 <task_rtc_config+0x164>
                    case 1:  /* Configure date */
                        current_state = STATE_RTC_DATE_CONFIG;
 8000c6a:	4b89      	ldr	r3, [pc, #548]	; (8000e90 <task_rtc_config+0x320>)
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	701a      	strb	r2, [r3, #0]
                        xQueueSend(queue_print, &msg_enter_day, portMAX_DELAY);
 8000c70:	4b86      	ldr	r3, [pc, #536]	; (8000e8c <task_rtc_config+0x31c>)
 8000c72:	6818      	ldr	r0, [r3, #0]
 8000c74:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000c78:	2300      	movs	r3, #0
 8000c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8000c7e:	f004 f8d3 	bl	8004e28 <xQueueGenericSend>
                        break;
 8000c82:	e027      	b.n	8000cd4 <task_rtc_config+0x164>
                    case 2:  /* Toggle reporting */
                        current_state = STATE_RTC_REPORT;
 8000c84:	4b82      	ldr	r3, [pc, #520]	; (8000e90 <task_rtc_config+0x320>)
 8000c86:	2205      	movs	r2, #5
 8000c88:	701a      	strb	r2, [r3, #0]
                        xQueueSend(queue_print, &msg_report_prompt, portMAX_DELAY);
 8000c8a:	4b80      	ldr	r3, [pc, #512]	; (8000e8c <task_rtc_config+0x31c>)
 8000c8c:	6818      	ldr	r0, [r3, #0]
 8000c8e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000c92:	2300      	movs	r3, #0
 8000c94:	f04f 32ff 	mov.w	r2, #4294967295
 8000c98:	f004 f8c6 	bl	8004e28 <xQueueGenericSend>
                        break;
 8000c9c:	e01a      	b.n	8000cd4 <task_rtc_config+0x164>
                    case 3:  /* Exit to main menu */
                        current_state = STATE_MAIN_MENU;
 8000c9e:	4b7c      	ldr	r3, [pc, #496]	; (8000e90 <task_rtc_config+0x320>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	701a      	strb	r2, [r3, #0]
                        break;
 8000ca4:	e016      	b.n	8000cd4 <task_rtc_config+0x164>
                    default: /* Unknown option */
                        current_state = STATE_MAIN_MENU;
 8000ca6:	4b7a      	ldr	r3, [pc, #488]	; (8000e90 <task_rtc_config+0x320>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	701a      	strb	r2, [r3, #0]
                        xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000cac:	4b77      	ldr	r3, [pc, #476]	; (8000e8c <task_rtc_config+0x31c>)
 8000cae:	6818      	ldr	r0, [r3, #0]
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8000cb6:	4977      	ldr	r1, [pc, #476]	; (8000e94 <task_rtc_config+0x324>)
 8000cb8:	f004 f8b6 	bl	8004e28 <xQueueGenericSend>
                        break;
 8000cbc:	e00a      	b.n	8000cd4 <task_rtc_config+0x164>
                    }
                } else {
                    /* Multi-char input invalid at RTC menu level */
                    current_state = STATE_MAIN_MENU;
 8000cbe:	4b74      	ldr	r3, [pc, #464]	; (8000e90 <task_rtc_config+0x320>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	701a      	strb	r2, [r3, #0]
                    xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000cc4:	4b71      	ldr	r3, [pc, #452]	; (8000e8c <task_rtc_config+0x31c>)
 8000cc6:	6818      	ldr	r0, [r3, #0]
 8000cc8:	2300      	movs	r3, #0
 8000cca:	f04f 32ff 	mov.w	r2, #4294967295
 8000cce:	4971      	ldr	r1, [pc, #452]	; (8000e94 <task_rtc_config+0x324>)
 8000cd0:	f004 f8aa 	bl	8004e28 <xQueueGenericSend>
                }
                break;
 8000cd4:	e180      	b.n	8000fd8 <task_rtc_config+0x468>
 8000cd6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000cd8:	2b03      	cmp	r3, #3
 8000cda:	f200 8098 	bhi.w	8000e0e <task_rtc_config+0x29e>
 8000cde:	a201      	add	r2, pc, #4	; (adr r2, 8000ce4 <task_rtc_config+0x174>)
 8000ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce4:	08000cf5 	.word	0x08000cf5
 8000ce8:	08000d1f 	.word	0x08000d1f
 8000cec:	08000d49 	.word	0x08000d49
 8000cf0:	08000d73 	.word	0x08000d73
             *  TIME CONFIG: Collect hours -> minutes -> seconds -> AM/PM
             * ---------------------------------------------------------- */
            case STATE_RTC_TIME_CONFIG:
                switch (rtc_sub_step) {
                case RTC_TIME_STEP_HOUR:
                    new_time.Hours = ascii_to_number(cmd->payload, cmd->length);
 8000cf4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000cf6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000cf8:	68db      	ldr	r3, [r3, #12]
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4610      	mov	r0, r2
 8000cfe:	f7ff fcd3 	bl	80006a8 <ascii_to_number>
 8000d02:	4603      	mov	r3, r0
 8000d04:	743b      	strb	r3, [r7, #16]
                    rtc_sub_step = RTC_TIME_STEP_MINUTE;
 8000d06:	2301      	movs	r3, #1
 8000d08:	667b      	str	r3, [r7, #100]	; 0x64
                    xQueueSend(queue_print, &msg_enter_minute, portMAX_DELAY);
 8000d0a:	4b60      	ldr	r3, [pc, #384]	; (8000e8c <task_rtc_config+0x31c>)
 8000d0c:	6818      	ldr	r0, [r3, #0]
 8000d0e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000d12:	2300      	movs	r3, #0
 8000d14:	f04f 32ff 	mov.w	r2, #4294967295
 8000d18:	f004 f886 	bl	8004e28 <xQueueGenericSend>
                    break;
 8000d1c:	e078      	b.n	8000e10 <task_rtc_config+0x2a0>

                case RTC_TIME_STEP_MINUTE:
                    new_time.Minutes = ascii_to_number(cmd->payload, cmd->length);
 8000d1e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	4619      	mov	r1, r3
 8000d26:	4610      	mov	r0, r2
 8000d28:	f7ff fcbe 	bl	80006a8 <ascii_to_number>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	747b      	strb	r3, [r7, #17]
                    rtc_sub_step = RTC_TIME_STEP_SECOND;
 8000d30:	2302      	movs	r3, #2
 8000d32:	667b      	str	r3, [r7, #100]	; 0x64
                    xQueueSend(queue_print, &msg_enter_second, portMAX_DELAY);
 8000d34:	4b55      	ldr	r3, [pc, #340]	; (8000e8c <task_rtc_config+0x31c>)
 8000d36:	6818      	ldr	r0, [r3, #0]
 8000d38:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8000d42:	f004 f871 	bl	8004e28 <xQueueGenericSend>
                    break;
 8000d46:	e063      	b.n	8000e10 <task_rtc_config+0x2a0>

                case RTC_TIME_STEP_SECOND:
                    new_time.Seconds = ascii_to_number(cmd->payload, cmd->length);
 8000d48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000d4c:	68db      	ldr	r3, [r3, #12]
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4610      	mov	r0, r2
 8000d52:	f7ff fca9 	bl	80006a8 <ascii_to_number>
 8000d56:	4603      	mov	r3, r0
 8000d58:	74bb      	strb	r3, [r7, #18]
                    rtc_sub_step = RTC_TIME_STEP_AMPM;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	667b      	str	r3, [r7, #100]	; 0x64
                    xQueueSend(queue_print, &msg_enter_ampm, portMAX_DELAY);
 8000d5e:	4b4b      	ldr	r3, [pc, #300]	; (8000e8c <task_rtc_config+0x31c>)
 8000d60:	6818      	ldr	r0, [r3, #0]
 8000d62:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000d66:	2300      	movs	r3, #0
 8000d68:	f04f 32ff 	mov.w	r2, #4294967295
 8000d6c:	f004 f85c 	bl	8004e28 <xQueueGenericSend>
                    break;
 8000d70:	e04e      	b.n	8000e10 <task_rtc_config+0x2a0>

                case RTC_TIME_STEP_AMPM: {
                    /* User enters 0 for AM, 1 for PM */
                    uint8_t ampm_val = ascii_to_number(cmd->payload, cmd->length);
 8000d72:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4610      	mov	r0, r2
 8000d7c:	f7ff fc94 	bl	80006a8 <ascii_to_number>
 8000d80:	4603      	mov	r3, r0
 8000d82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

                    if (ampm_val == 0) {
 8000d86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d102      	bne.n	8000d94 <task_rtc_config+0x224>
                        new_time.TimeFormat = RTC_HOURFORMAT12_AM;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	74fb      	strb	r3, [r7, #19]
 8000d92:	e014      	b.n	8000dbe <task_rtc_config+0x24e>
                    } else if (ampm_val == 1) {
 8000d94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d102      	bne.n	8000da2 <task_rtc_config+0x232>
                        new_time.TimeFormat = RTC_HOURFORMAT12_PM;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	74fb      	strb	r3, [r7, #19]
 8000da0:	e00d      	b.n	8000dbe <task_rtc_config+0x24e>
                    } else {
                        /* Invalid AM/PM value -- reject everything */
                        xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000da2:	4b3a      	ldr	r3, [pc, #232]	; (8000e8c <task_rtc_config+0x31c>)
 8000da4:	6818      	ldr	r0, [r3, #0]
 8000da6:	2300      	movs	r3, #0
 8000da8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dac:	4939      	ldr	r1, [pc, #228]	; (8000e94 <task_rtc_config+0x324>)
 8000dae:	f004 f83b 	bl	8004e28 <xQueueGenericSend>
                        current_state = STATE_MAIN_MENU;
 8000db2:	4b37      	ldr	r3, [pc, #220]	; (8000e90 <task_rtc_config+0x320>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]
                        rtc_sub_step = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	667b      	str	r3, [r7, #100]	; 0x64
                        break;
 8000dbc:	e028      	b.n	8000e10 <task_rtc_config+0x2a0>
                    }

                    /* Validate all time fields, then apply or reject */
                    if (rtc_validate(&new_time, NULL) == 0) {
 8000dbe:	f107 0310 	add.w	r3, r7, #16
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff fd63 	bl	8000890 <rtc_validate>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d110      	bne.n	8000df2 <task_rtc_config+0x282>
                        rtc_apply_time(&new_time);
 8000dd0:	f107 0310 	add.w	r3, r7, #16
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fd35 	bl	8000844 <rtc_apply_time>
                        xQueueSend(queue_print, &msg_success, portMAX_DELAY);
 8000dda:	4b2c      	ldr	r3, [pc, #176]	; (8000e8c <task_rtc_config+0x31c>)
 8000ddc:	6818      	ldr	r0, [r3, #0]
 8000dde:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000de2:	2300      	movs	r3, #0
 8000de4:	f04f 32ff 	mov.w	r2, #4294967295
 8000de8:	f004 f81e 	bl	8004e28 <xQueueGenericSend>
                        rtc_show_on_uart();
 8000dec:	f7ff fcc4 	bl	8000778 <rtc_show_on_uart>
 8000df0:	e007      	b.n	8000e02 <task_rtc_config+0x292>
                    } else {
                        xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000df2:	4b26      	ldr	r3, [pc, #152]	; (8000e8c <task_rtc_config+0x31c>)
 8000df4:	6818      	ldr	r0, [r3, #0]
 8000df6:	2300      	movs	r3, #0
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dfc:	4925      	ldr	r1, [pc, #148]	; (8000e94 <task_rtc_config+0x324>)
 8000dfe:	f004 f813 	bl	8004e28 <xQueueGenericSend>
                    }

                    /* Reset sub-step and return to main menu */
                    current_state = STATE_MAIN_MENU;
 8000e02:	4b23      	ldr	r3, [pc, #140]	; (8000e90 <task_rtc_config+0x320>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	701a      	strb	r2, [r3, #0]
                    rtc_sub_step = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	667b      	str	r3, [r7, #100]	; 0x64
                    break;
 8000e0c:	e000      	b.n	8000e10 <task_rtc_config+0x2a0>
                }

                default:
                    break;
 8000e0e:	bf00      	nop
                }
                break;
 8000e10:	e0e2      	b.n	8000fd8 <task_rtc_config+0x468>
 8000e12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	f200 809a 	bhi.w	8000f4e <task_rtc_config+0x3de>
 8000e1a:	a201      	add	r2, pc, #4	; (adr r2, 8000e20 <task_rtc_config+0x2b0>)
 8000e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e20:	08000e31 	.word	0x08000e31
 8000e24:	08000e99 	.word	0x08000e99
 8000e28:	08000ec3 	.word	0x08000ec3
 8000e2c:	08000eed 	.word	0x08000eed
             *  DATE CONFIG: Collect day -> month -> weekday -> year
             * ---------------------------------------------------------- */
            case STATE_RTC_DATE_CONFIG:
                switch (rtc_sub_step) {
                case RTC_DATE_STEP_DAY:
                    new_date.Date = ascii_to_number(cmd->payload, cmd->length);
 8000e30:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000e32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	4619      	mov	r1, r3
 8000e38:	4610      	mov	r0, r2
 8000e3a:	f7ff fc35 	bl	80006a8 <ascii_to_number>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	73bb      	strb	r3, [r7, #14]
                    rtc_sub_step = RTC_DATE_STEP_MONTH;
 8000e42:	2301      	movs	r3, #1
 8000e44:	667b      	str	r3, [r7, #100]	; 0x64
                    xQueueSend(queue_print, &msg_enter_month, portMAX_DELAY);
 8000e46:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <task_rtc_config+0x31c>)
 8000e48:	6818      	ldr	r0, [r3, #0]
 8000e4a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000e4e:	2300      	movs	r3, #0
 8000e50:	f04f 32ff 	mov.w	r2, #4294967295
 8000e54:	f003 ffe8 	bl	8004e28 <xQueueGenericSend>
                    break;
 8000e58:	e07a      	b.n	8000f50 <task_rtc_config+0x3e0>
 8000e5a:	bf00      	nop
 8000e5c:	0800970c 	.word	0x0800970c
 8000e60:	08009790 	.word	0x08009790
 8000e64:	08009874 	.word	0x08009874
 8000e68:	08009888 	.word	0x08009888
 8000e6c:	0800989c 	.word	0x0800989c
 8000e70:	080098b0 	.word	0x080098b0
 8000e74:	080098c4 	.word	0x080098c4
 8000e78:	080098d8 	.word	0x080098d8
 8000e7c:	080098ec 	.word	0x080098ec
 8000e80:	08009908 	.word	0x08009908
 8000e84:	0800991c 	.word	0x0800991c
 8000e88:	0800994c 	.word	0x0800994c
 8000e8c:	20000118 	.word	0x20000118
 8000e90:	20000131 	.word	0x20000131
 8000e94:	20000000 	.word	0x20000000

                case RTC_DATE_STEP_MONTH:
                    new_date.Month = ascii_to_number(cmd->payload, cmd->length);
 8000e98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000e9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	f7ff fc01 	bl	80006a8 <ascii_to_number>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	737b      	strb	r3, [r7, #13]
                    rtc_sub_step = RTC_DATE_STEP_WEEKDAY;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	667b      	str	r3, [r7, #100]	; 0x64
                    xQueueSend(queue_print, &msg_enter_weekday, portMAX_DELAY);
 8000eae:	4b52      	ldr	r3, [pc, #328]	; (8000ff8 <task_rtc_config+0x488>)
 8000eb0:	6818      	ldr	r0, [r3, #0]
 8000eb2:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ebc:	f003 ffb4 	bl	8004e28 <xQueueGenericSend>
                    break;
 8000ec0:	e046      	b.n	8000f50 <task_rtc_config+0x3e0>

                case RTC_DATE_STEP_WEEKDAY:
                    new_date.WeekDay = ascii_to_number(cmd->payload, cmd->length);
 8000ec2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000ec4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4610      	mov	r0, r2
 8000ecc:	f7ff fbec 	bl	80006a8 <ascii_to_number>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	733b      	strb	r3, [r7, #12]
                    rtc_sub_step = RTC_DATE_STEP_YEAR;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	667b      	str	r3, [r7, #100]	; 0x64
                    xQueueSend(queue_print, &msg_enter_year, portMAX_DELAY);
 8000ed8:	4b47      	ldr	r3, [pc, #284]	; (8000ff8 <task_rtc_config+0x488>)
 8000eda:	6818      	ldr	r0, [r3, #0]
 8000edc:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee6:	f003 ff9f 	bl	8004e28 <xQueueGenericSend>
                    break;
 8000eea:	e031      	b.n	8000f50 <task_rtc_config+0x3e0>

                case RTC_DATE_STEP_YEAR:
                    new_date.Year = ascii_to_number(cmd->payload, cmd->length);
 8000eec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000eee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4610      	mov	r0, r2
 8000ef6:	f7ff fbd7 	bl	80006a8 <ascii_to_number>
 8000efa:	4603      	mov	r3, r0
 8000efc:	73fb      	strb	r3, [r7, #15]

                    /* Validate all four fields, then apply or reject */
                    if (rtc_validate(NULL, &new_date) == 0) {
 8000efe:	f107 030c 	add.w	r3, r7, #12
 8000f02:	4619      	mov	r1, r3
 8000f04:	2000      	movs	r0, #0
 8000f06:	f7ff fcc3 	bl	8000890 <rtc_validate>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d110      	bne.n	8000f32 <task_rtc_config+0x3c2>
                        rtc_apply_date(&new_date);
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fcab 	bl	8000870 <rtc_apply_date>
                        xQueueSend(queue_print, &msg_success, portMAX_DELAY);
 8000f1a:	4b37      	ldr	r3, [pc, #220]	; (8000ff8 <task_rtc_config+0x488>)
 8000f1c:	6818      	ldr	r0, [r3, #0]
 8000f1e:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000f22:	2300      	movs	r3, #0
 8000f24:	f04f 32ff 	mov.w	r2, #4294967295
 8000f28:	f003 ff7e 	bl	8004e28 <xQueueGenericSend>
                        rtc_show_on_uart();
 8000f2c:	f7ff fc24 	bl	8000778 <rtc_show_on_uart>
 8000f30:	e007      	b.n	8000f42 <task_rtc_config+0x3d2>
                    } else {
                        xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000f32:	4b31      	ldr	r3, [pc, #196]	; (8000ff8 <task_rtc_config+0x488>)
 8000f34:	6818      	ldr	r0, [r3, #0]
 8000f36:	2300      	movs	r3, #0
 8000f38:	f04f 32ff 	mov.w	r2, #4294967295
 8000f3c:	492f      	ldr	r1, [pc, #188]	; (8000ffc <task_rtc_config+0x48c>)
 8000f3e:	f003 ff73 	bl	8004e28 <xQueueGenericSend>
                    }

                    /* Reset sub-step and return to main menu */
                    current_state = STATE_MAIN_MENU;
 8000f42:	4b2f      	ldr	r3, [pc, #188]	; (8001000 <task_rtc_config+0x490>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]
                    rtc_sub_step = 0;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	667b      	str	r3, [r7, #100]	; 0x64
                    break;
 8000f4c:	e000      	b.n	8000f50 <task_rtc_config+0x3e0>

                default:
                    break;
 8000f4e:	bf00      	nop
                }
                break;
 8000f50:	e042      	b.n	8000fd8 <task_rtc_config+0x468>

            /* ----------------------------------------------------------
             *  REPORT TOGGLE: 'y' starts periodic ITM output, 'n' stops
             * ---------------------------------------------------------- */
            case STATE_RTC_REPORT:
                if (cmd->length == 1) {
 8000f52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d131      	bne.n	8000fbe <task_rtc_config+0x44e>
                    if (cmd->payload[0] == 'y') {
 8000f5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b79      	cmp	r3, #121	; 0x79
 8000f60:	d115      	bne.n	8000f8e <task_rtc_config+0x41e>
                        /* Start the report timer if not already running */
                        if (xTimerIsTimerActive(timer_rtc_report) == pdFALSE) {
 8000f62:	4b28      	ldr	r3, [pc, #160]	; (8001004 <task_rtc_config+0x494>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f006 fb76 	bl	8007658 <xTimerIsTimerActive>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d12d      	bne.n	8000fce <task_rtc_config+0x45e>
                            xTimerStart(timer_rtc_report, portMAX_DELAY);
 8000f72:	4b24      	ldr	r3, [pc, #144]	; (8001004 <task_rtc_config+0x494>)
 8000f74:	681c      	ldr	r4, [r3, #0]
 8000f76:	f004 ff7f 	bl	8005e78 <xTaskGetTickCount>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f80:	9300      	str	r3, [sp, #0]
 8000f82:	2300      	movs	r3, #0
 8000f84:	2101      	movs	r1, #1
 8000f86:	4620      	mov	r0, r4
 8000f88:	f006 f8a0 	bl	80070cc <xTimerGenericCommandFromTask>
 8000f8c:	e01f      	b.n	8000fce <task_rtc_config+0x45e>
                        }
                    } else if (cmd->payload[0] == 'n') {
 8000f8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b6e      	cmp	r3, #110	; 0x6e
 8000f94:	d10a      	bne.n	8000fac <task_rtc_config+0x43c>
                        /* Stop the report timer */
                        xTimerStop(timer_rtc_report, portMAX_DELAY);
 8000f96:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <task_rtc_config+0x494>)
 8000f98:	6818      	ldr	r0, [r3, #0]
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2103      	movs	r1, #3
 8000fa6:	f006 f891 	bl	80070cc <xTimerGenericCommandFromTask>
 8000faa:	e010      	b.n	8000fce <task_rtc_config+0x45e>
                    } else {
                        xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <task_rtc_config+0x488>)
 8000fae:	6818      	ldr	r0, [r3, #0]
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb6:	4911      	ldr	r1, [pc, #68]	; (8000ffc <task_rtc_config+0x48c>)
 8000fb8:	f003 ff36 	bl	8004e28 <xQueueGenericSend>
 8000fbc:	e007      	b.n	8000fce <task_rtc_config+0x45e>
                    }
                } else {
                    xQueueSend(queue_print, &MSG_INVALID, portMAX_DELAY);
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <task_rtc_config+0x488>)
 8000fc0:	6818      	ldr	r0, [r3, #0]
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc8:	490c      	ldr	r1, [pc, #48]	; (8000ffc <task_rtc_config+0x48c>)
 8000fca:	f003 ff2d 	bl	8004e28 <xQueueGenericSend>
                }
                current_state = STATE_MAIN_MENU;
 8000fce:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <task_rtc_config+0x490>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
                break;
 8000fd4:	e000      	b.n	8000fd8 <task_rtc_config+0x468>

            default:
                /* Unknown state -- break out to avoid infinite loop */
                break;
 8000fd6:	bf00      	nop
        while (current_state != STATE_MAIN_MENU) {
 8000fd8:	4b09      	ldr	r3, [pc, #36]	; (8001000 <task_rtc_config+0x490>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f47f ae02 	bne.w	8000be8 <task_rtc_config+0x78>
            } /* end switch(current_state) */

        } /* end while(current_state != STATE_MAIN_MENU) */

        /* Hand control back to the main menu task */
        xTaskNotify(task_handle_menu, 0, eNoAction);
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <task_rtc_config+0x498>)
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	2300      	movs	r3, #0
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	2300      	movs	r3, #0
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	f005 fccd 	bl	8006990 <xTaskGenericNotify>
        xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000ff6:	e5d9      	b.n	8000bac <task_rtc_config+0x3c>
 8000ff8:	20000118 	.word	0x20000118
 8000ffc:	20000000 	.word	0x20000000
 8001000:	20000131 	.word	0x20000131
 8001004:	2000012c 	.word	0x2000012c
 8001008:	20000104 	.word	0x20000104

0800100c <task_print>:
 *         HAL_UART_Transmit.
 *
 * @param  param  (unused)
 */
static void task_print(void *param)
{
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    (void)param;
    uint32_t *msg;

    for (;;) {
        /* Wait indefinitely for a string pointer from any task */
        xQueueReceive(queue_print, &msg, portMAX_DELAY);
 8001014:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <task_print+0x38>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f107 010c 	add.w	r1, r7, #12
 800101c:	f04f 32ff 	mov.w	r2, #4294967295
 8001020:	4618      	mov	r0, r3
 8001022:	f004 f8b1 	bl	8005188 <xQueueReceive>

        /* Transmit the null-terminated string over UART (blocking) */
        HAL_UART_Transmit(&huart2,
 8001026:	68fc      	ldr	r4, [r7, #12]
                          (uint8_t *)msg,
                          strlen((char *)msg),
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff f8da 	bl	80001e4 <strlen>
 8001030:	4603      	mov	r3, r0
        HAL_UART_Transmit(&huart2,
 8001032:	b29a      	uxth	r2, r3
 8001034:	f04f 33ff 	mov.w	r3, #4294967295
 8001038:	4621      	mov	r1, r4
 800103a:	4803      	ldr	r0, [pc, #12]	; (8001048 <task_print+0x3c>)
 800103c:	f002 fd46 	bl	8003acc <HAL_UART_Transmit>
        xQueueReceive(queue_print, &msg, portMAX_DELAY);
 8001040:	e7e8      	b.n	8001014 <task_print+0x8>
 8001042:	bf00      	nop
 8001044:	20000118 	.word	0x20000118
 8001048:	200000b8 	.word	0x200000b8

0800104c <task_cmd_handler>:
 *         so the receiving task can read the payload directly.
 *
 * @param  param  (unused)
 */
static void task_cmd_handler(void *param)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08c      	sub	sp, #48	; 0x30
 8001050:	af02      	add	r7, sp, #8
 8001052:	6078      	str	r0, [r7, #4]
    BaseType_t     notify_result;
    uart_command_t cmd;                      /* Reused each iteration         */

    for (;;) {
        /* Block until the UART ISR signals that '\n' was received */
        notify_result = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2300      	movs	r3, #0
 800105c:	2200      	movs	r2, #0
 800105e:	2100      	movs	r1, #0
 8001060:	2000      	movs	r0, #0
 8001062:	f005 fbff 	bl	8006864 <xTaskGenericNotifyWait>
 8001066:	6238      	str	r0, [r7, #32]

        if (notify_result != pdTRUE) {
 8001068:	6a3b      	ldr	r3, [r7, #32]
 800106a:	2b01      	cmp	r3, #1
 800106c:	d160      	bne.n	8001130 <task_cmd_handler+0xe4>
            continue;              /* Spurious wake -- go back to sleep       */
        }

        /* Verify that bytes are actually waiting in the queue */
        if (uxQueueMessagesWaiting(queue_uart_rx) == 0) {
 800106e:	4b32      	ldr	r3, [pc, #200]	; (8001138 <task_cmd_handler+0xec>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4618      	mov	r0, r3
 8001074:	f004 f9ff 	bl	8005476 <uxQueueMessagesWaiting>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d05a      	beq.n	8001134 <task_cmd_handler+0xe8>
            continue;              /* Empty queue -- nothing to parse         */
        }

        /* Drain bytes from the queue until we hit the newline delimiter */
        uint8_t    byte;
        uint8_t    index = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        BaseType_t status;

        do {
            status = xQueueReceive(queue_uart_rx, &byte, 0);
 8001084:	4b2c      	ldr	r3, [pc, #176]	; (8001138 <task_cmd_handler+0xec>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f107 010b 	add.w	r1, r7, #11
 800108c:	2200      	movs	r2, #0
 800108e:	4618      	mov	r0, r3
 8001090:	f004 f87a 	bl	8005188 <xQueueReceive>
 8001094:	61f8      	str	r0, [r7, #28]
            if (status == pdTRUE) {
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d109      	bne.n	80010b0 <task_cmd_handler+0x64>
                cmd.payload[index++] = byte;
 800109c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010a0:	1c5a      	adds	r2, r3, #1
 80010a2:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80010a6:	7afa      	ldrb	r2, [r7, #11]
 80010a8:	3328      	adds	r3, #40	; 0x28
 80010aa:	443b      	add	r3, r7
 80010ac:	f803 2c1c 	strb.w	r2, [r3, #-28]
            }
        } while (byte != '\n' && index < sizeof(cmd.payload));
 80010b0:	7afb      	ldrb	r3, [r7, #11]
 80010b2:	2b0a      	cmp	r3, #10
 80010b4:	d003      	beq.n	80010be <task_cmd_handler+0x72>
 80010b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010ba:	2b09      	cmp	r3, #9
 80010bc:	d9e2      	bls.n	8001084 <task_cmd_handler+0x38>

        /* Replace trailing '\n' with null terminator */
        cmd.payload[index - 1] = '\0';
 80010be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010c2:	3b01      	subs	r3, #1
 80010c4:	3328      	adds	r3, #40	; 0x28
 80010c6:	443b      	add	r3, r7
 80010c8:	2200      	movs	r2, #0
 80010ca:	f803 2c1c 	strb.w	r2, [r3, #-28]
        cmd.length = index - 1;   /* Length excludes the null terminator     */
 80010ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010d2:	3b01      	subs	r3, #1
 80010d4:	61bb      	str	r3, [r7, #24]

        /* Route the command to whichever task is currently active */
        switch (current_state) {
 80010d6:	4b19      	ldr	r3, [pc, #100]	; (800113c <task_cmd_handler+0xf0>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	2b05      	cmp	r3, #5
 80010de:	dcb9      	bgt.n	8001054 <task_cmd_handler+0x8>
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	da1a      	bge.n	800111a <task_cmd_handler+0xce>
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d002      	beq.n	80010ee <task_cmd_handler+0xa2>
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d00b      	beq.n	8001104 <task_cmd_handler+0xb8>
 80010ec:	e023      	b.n	8001136 <task_cmd_handler+0xea>

        case STATE_MAIN_MENU:
            xTaskNotify(task_handle_menu,
 80010ee:	4b14      	ldr	r3, [pc, #80]	; (8001140 <task_cmd_handler+0xf4>)
 80010f0:	6818      	ldr	r0, [r3, #0]
 80010f2:	f107 020c 	add.w	r2, r7, #12
 80010f6:	2300      	movs	r3, #0
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	2303      	movs	r3, #3
 80010fc:	2100      	movs	r1, #0
 80010fe:	f005 fc47 	bl	8006990 <xTaskGenericNotify>
                        (uint32_t)&cmd,
                        eSetValueWithOverwrite);
            break;
 8001102:	e018      	b.n	8001136 <task_cmd_handler+0xea>

        case STATE_LED_EFFECT:
            xTaskNotify(task_handle_led,
 8001104:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <task_cmd_handler+0xf8>)
 8001106:	6818      	ldr	r0, [r3, #0]
 8001108:	f107 020c 	add.w	r2, r7, #12
 800110c:	2300      	movs	r3, #0
 800110e:	9300      	str	r3, [sp, #0]
 8001110:	2303      	movs	r3, #3
 8001112:	2100      	movs	r1, #0
 8001114:	f005 fc3c 	bl	8006990 <xTaskGenericNotify>
                        (uint32_t)&cmd,
                        eSetValueWithOverwrite);
            break;
 8001118:	e00d      	b.n	8001136 <task_cmd_handler+0xea>

        case STATE_RTC_MENU:       /* All RTC sub-states route to rtc task   */
        case STATE_RTC_TIME_CONFIG:
        case STATE_RTC_DATE_CONFIG:
        case STATE_RTC_REPORT:
            xTaskNotify(task_handle_rtc,
 800111a:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <task_cmd_handler+0xfc>)
 800111c:	6818      	ldr	r0, [r3, #0]
 800111e:	f107 020c 	add.w	r2, r7, #12
 8001122:	2300      	movs	r3, #0
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2303      	movs	r3, #3
 8001128:	2100      	movs	r1, #0
 800112a:	f005 fc31 	bl	8006990 <xTaskGenericNotify>
                        (uint32_t)&cmd,
                        eSetValueWithOverwrite);
            break;
 800112e:	e002      	b.n	8001136 <task_cmd_handler+0xea>
            continue;              /* Spurious wake -- go back to sleep       */
 8001130:	bf00      	nop
 8001132:	e78f      	b.n	8001054 <task_cmd_handler+0x8>
            continue;              /* Empty queue -- nothing to parse         */
 8001134:	bf00      	nop
    for (;;) {
 8001136:	e78d      	b.n	8001054 <task_cmd_handler+0x8>
 8001138:	20000114 	.word	0x20000114
 800113c:	20000131 	.word	0x20000131
 8001140:	20000104 	.word	0x20000104
 8001144:	2000010c 	.word	0x2000010c
 8001148:	20000110 	.word	0x20000110

0800114c <main>:
 *         Initialises hardware, creates all FreeRTOS objects, and starts
 *         the scheduler.  This function never returns.
 * @retval int (never reached)
 */
int main(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08c      	sub	sp, #48	; 0x30
 8001150:	af02      	add	r7, sp, #8
    /* USER CODE BEGIN 1 */
    /* USER CODE END 1 */

    /* MCU Configuration ------------------------------------------------------ */
    HAL_Init();                    /* Reset peripherals, init Flash & SysTick  */
 8001152:	f000 fdad 	bl	8001cb0 <HAL_Init>

    /* USER CODE BEGIN Init */
    /* USER CODE END Init */

    SystemClock_Config();          /* Configure system clock to 168 MHz        */
 8001156:	f000 f911 	bl	800137c <SystemClock_Config>

    /* USER CODE BEGIN SysInit */
    /* USER CODE END SysInit */

    /* Initialise all configured peripherals */
    MX_GPIO_Init();                /* LEDs on PD12-PD15, user button, etc.    */
 800115a:	f000 f9cb 	bl	80014f4 <MX_GPIO_Init>
    MX_RTC_Init();                 /* Real-time clock in 12-hour mode         */
 800115e:	f000 f979 	bl	8001454 <MX_RTC_Init>
    MX_USART2_UART_Init();        /* UART2 at 115200 baud, 8N1               */
 8001162:	f000 f99d 	bl	80014a0 <MX_USART2_UART_Init>
    /* ----- Create FreeRTOS tasks ----------------------------------------- */
    /*  xTaskCreate( function,      name,         stack, param, prio, handle )
     *               |              |             |words  |      |     |
     *           entry point    debug label    RAM alloc  arg  level  ID     */

    status = xTaskCreate(task_main_menu,   "menu_task",  250, NULL, 2,
 8001166:	4b6c      	ldr	r3, [pc, #432]	; (8001318 <main+0x1cc>)
 8001168:	9301      	str	r3, [sp, #4]
 800116a:	2302      	movs	r3, #2
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	2300      	movs	r3, #0
 8001170:	22fa      	movs	r2, #250	; 0xfa
 8001172:	496a      	ldr	r1, [pc, #424]	; (800131c <main+0x1d0>)
 8001174:	486a      	ldr	r0, [pc, #424]	; (8001320 <main+0x1d4>)
 8001176:	f004 fb91 	bl	800589c <xTaskCreate>
 800117a:	6238      	str	r0, [r7, #32]
                         &task_handle_menu);
    configASSERT(status == pdPASS);        /* Halt if creation failed         */
 800117c:	6a3b      	ldr	r3, [r7, #32]
 800117e:	2b01      	cmp	r3, #1
 8001180:	d00a      	beq.n	8001198 <main+0x4c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8001182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001186:	f383 8811 	msr	BASEPRI, r3
 800118a:	f3bf 8f6f 	isb	sy
 800118e:	f3bf 8f4f 	dsb	sy
 8001192:	61fb      	str	r3, [r7, #28]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8001194:	bf00      	nop
 8001196:	e7fe      	b.n	8001196 <main+0x4a>

    status = xTaskCreate(task_cmd_handler, "cmd_task",   250, NULL, 2,
 8001198:	4b62      	ldr	r3, [pc, #392]	; (8001324 <main+0x1d8>)
 800119a:	9301      	str	r3, [sp, #4]
 800119c:	2302      	movs	r3, #2
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	2300      	movs	r3, #0
 80011a2:	22fa      	movs	r2, #250	; 0xfa
 80011a4:	4960      	ldr	r1, [pc, #384]	; (8001328 <main+0x1dc>)
 80011a6:	4861      	ldr	r0, [pc, #388]	; (800132c <main+0x1e0>)
 80011a8:	f004 fb78 	bl	800589c <xTaskCreate>
 80011ac:	6238      	str	r0, [r7, #32]
                         &task_handle_cmd);
    configASSERT(status == pdPASS);
 80011ae:	6a3b      	ldr	r3, [r7, #32]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d00a      	beq.n	80011ca <main+0x7e>
    __asm volatile
 80011b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011b8:	f383 8811 	msr	BASEPRI, r3
 80011bc:	f3bf 8f6f 	isb	sy
 80011c0:	f3bf 8f4f 	dsb	sy
 80011c4:	61bb      	str	r3, [r7, #24]
}
 80011c6:	bf00      	nop
 80011c8:	e7fe      	b.n	80011c8 <main+0x7c>

    status = xTaskCreate(task_print,       "print_task", 250, NULL, 2,
 80011ca:	4b59      	ldr	r3, [pc, #356]	; (8001330 <main+0x1e4>)
 80011cc:	9301      	str	r3, [sp, #4]
 80011ce:	2302      	movs	r3, #2
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2300      	movs	r3, #0
 80011d4:	22fa      	movs	r2, #250	; 0xfa
 80011d6:	4957      	ldr	r1, [pc, #348]	; (8001334 <main+0x1e8>)
 80011d8:	4857      	ldr	r0, [pc, #348]	; (8001338 <main+0x1ec>)
 80011da:	f004 fb5f 	bl	800589c <xTaskCreate>
 80011de:	6238      	str	r0, [r7, #32]
                         &task_handle_print);
    configASSERT(status == pdPASS);
 80011e0:	6a3b      	ldr	r3, [r7, #32]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d00a      	beq.n	80011fc <main+0xb0>
    __asm volatile
 80011e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ea:	f383 8811 	msr	BASEPRI, r3
 80011ee:	f3bf 8f6f 	isb	sy
 80011f2:	f3bf 8f4f 	dsb	sy
 80011f6:	617b      	str	r3, [r7, #20]
}
 80011f8:	bf00      	nop
 80011fa:	e7fe      	b.n	80011fa <main+0xae>

    status = xTaskCreate(task_led_effect,  "led_task",   250, NULL, 2,
 80011fc:	4b4f      	ldr	r3, [pc, #316]	; (800133c <main+0x1f0>)
 80011fe:	9301      	str	r3, [sp, #4]
 8001200:	2302      	movs	r3, #2
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	2300      	movs	r3, #0
 8001206:	22fa      	movs	r2, #250	; 0xfa
 8001208:	494d      	ldr	r1, [pc, #308]	; (8001340 <main+0x1f4>)
 800120a:	484e      	ldr	r0, [pc, #312]	; (8001344 <main+0x1f8>)
 800120c:	f004 fb46 	bl	800589c <xTaskCreate>
 8001210:	6238      	str	r0, [r7, #32]
                         &task_handle_led);
    configASSERT(status == pdPASS);
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	2b01      	cmp	r3, #1
 8001216:	d00a      	beq.n	800122e <main+0xe2>
    __asm volatile
 8001218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800121c:	f383 8811 	msr	BASEPRI, r3
 8001220:	f3bf 8f6f 	isb	sy
 8001224:	f3bf 8f4f 	dsb	sy
 8001228:	613b      	str	r3, [r7, #16]
}
 800122a:	bf00      	nop
 800122c:	e7fe      	b.n	800122c <main+0xe0>

    status = xTaskCreate(task_rtc_config,  "rtc_task",   250, NULL, 2,
 800122e:	4b46      	ldr	r3, [pc, #280]	; (8001348 <main+0x1fc>)
 8001230:	9301      	str	r3, [sp, #4]
 8001232:	2302      	movs	r3, #2
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	2300      	movs	r3, #0
 8001238:	22fa      	movs	r2, #250	; 0xfa
 800123a:	4944      	ldr	r1, [pc, #272]	; (800134c <main+0x200>)
 800123c:	4844      	ldr	r0, [pc, #272]	; (8001350 <main+0x204>)
 800123e:	f004 fb2d 	bl	800589c <xTaskCreate>
 8001242:	6238      	str	r0, [r7, #32]
                         &task_handle_rtc);
    configASSERT(status == pdPASS);
 8001244:	6a3b      	ldr	r3, [r7, #32]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d00a      	beq.n	8001260 <main+0x114>
    __asm volatile
 800124a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800124e:	f383 8811 	msr	BASEPRI, r3
 8001252:	f3bf 8f6f 	isb	sy
 8001256:	f3bf 8f4f 	dsb	sy
 800125a:	60fb      	str	r3, [r7, #12]
}
 800125c:	bf00      	nop
 800125e:	e7fe      	b.n	800125e <main+0x112>

    /* ----- Create queues ------------------------------------------------- */

    /* Raw byte queue: UART ISR enqueues one char at a time (max 10 bytes)   */
    queue_uart_rx = xQueueCreate(10, sizeof(char));
 8001260:	2200      	movs	r2, #0
 8001262:	2101      	movs	r1, #1
 8001264:	200a      	movs	r0, #10
 8001266:	f003 fd6d 	bl	8004d44 <xQueueGenericCreate>
 800126a:	4603      	mov	r3, r0
 800126c:	4a39      	ldr	r2, [pc, #228]	; (8001354 <main+0x208>)
 800126e:	6013      	str	r3, [r2, #0]
    configASSERT(queue_uart_rx != NULL);
 8001270:	4b38      	ldr	r3, [pc, #224]	; (8001354 <main+0x208>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d10a      	bne.n	800128e <main+0x142>
    __asm volatile
 8001278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800127c:	f383 8811 	msr	BASEPRI, r3
 8001280:	f3bf 8f6f 	isb	sy
 8001284:	f3bf 8f4f 	dsb	sy
 8001288:	60bb      	str	r3, [r7, #8]
}
 800128a:	bf00      	nop
 800128c:	e7fe      	b.n	800128c <main+0x140>

    /* Print queue: tasks enqueue pointers to null-terminated strings        */
    queue_print = xQueueCreate(10, sizeof(size_t));
 800128e:	2200      	movs	r2, #0
 8001290:	2104      	movs	r1, #4
 8001292:	200a      	movs	r0, #10
 8001294:	f003 fd56 	bl	8004d44 <xQueueGenericCreate>
 8001298:	4603      	mov	r3, r0
 800129a:	4a2f      	ldr	r2, [pc, #188]	; (8001358 <main+0x20c>)
 800129c:	6013      	str	r3, [r2, #0]
    configASSERT(queue_print != NULL);
 800129e:	4b2e      	ldr	r3, [pc, #184]	; (8001358 <main+0x20c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d10a      	bne.n	80012bc <main+0x170>
    __asm volatile
 80012a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012aa:	f383 8811 	msr	BASEPRI, r3
 80012ae:	f3bf 8f6f 	isb	sy
 80012b2:	f3bf 8f4f 	dsb	sy
 80012b6:	607b      	str	r3, [r7, #4]
}
 80012b8:	bf00      	nop
 80012ba:	e7fe      	b.n	80012ba <main+0x16e>

    /* ----- Create software timers ---------------------------------------- */

    /* Four LED effect timers -- each fires every 500 ms, auto-reload.
     * Timer ID (1-4) tells the callback which blink pattern to use.         */
    for (int i = 0; i < LED_COUNT; i++) {
 80012bc:	2300      	movs	r3, #0
 80012be:	627b      	str	r3, [r7, #36]	; 0x24
 80012c0:	e013      	b.n	80012ea <main+0x19e>
        timer_led[i] = xTimerCreate(
            "led_timer",                      /* Debug name                   */
            pdMS_TO_TICKS(500),               /* Period: 500 ms               */
            pdTRUE,                           /* Auto-reload (repeating)      */
            (void *)(i + 1),                  /* Timer ID = effect number 1-4 */
 80012c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c4:	3301      	adds	r3, #1
        timer_led[i] = xTimerCreate(
 80012c6:	461a      	mov	r2, r3
 80012c8:	4b24      	ldr	r3, [pc, #144]	; (800135c <main+0x210>)
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	4613      	mov	r3, r2
 80012ce:	2201      	movs	r2, #1
 80012d0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80012d4:	4822      	ldr	r0, [pc, #136]	; (8001360 <main+0x214>)
 80012d6:	f005 fe9f 	bl	8007018 <xTimerCreate>
 80012da:	4602      	mov	r2, r0
 80012dc:	4921      	ldr	r1, [pc, #132]	; (8001364 <main+0x218>)
 80012de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < LED_COUNT; i++) {
 80012e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e6:	3301      	adds	r3, #1
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
 80012ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ec:	2b03      	cmp	r3, #3
 80012ee:	dde8      	ble.n	80012c2 <main+0x176>
            callback_led_effect);             /* Callback function            */
    }

    /* RTC report timer -- fires every 1000 ms, prints time via ITM.         */
    timer_rtc_report = xTimerCreate(
 80012f0:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <main+0x21c>)
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2300      	movs	r3, #0
 80012f6:	2201      	movs	r2, #1
 80012f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012fc:	481b      	ldr	r0, [pc, #108]	; (800136c <main+0x220>)
 80012fe:	f005 fe8b 	bl	8007018 <xTimerCreate>
 8001302:	4603      	mov	r3, r0
 8001304:	4a1a      	ldr	r2, [pc, #104]	; (8001370 <main+0x224>)
 8001306:	6013      	str	r3, [r2, #0]
        NULL,                                 /* Timer ID: not needed         */
        callback_rtc_report);                 /* Callback function            */

    /* ----- Start UART receive interrupt ---------------------------------- */
    /* Receive one byte at a time; the ISR callback re-arms itself.          */
    HAL_UART_Receive_IT(&huart2, (uint8_t *)&uart_rx_byte, 1);
 8001308:	2201      	movs	r2, #1
 800130a:	491a      	ldr	r1, [pc, #104]	; (8001374 <main+0x228>)
 800130c:	481a      	ldr	r0, [pc, #104]	; (8001378 <main+0x22c>)
 800130e:	f002 fc68 	bl	8003be2 <HAL_UART_Receive_IT>

    /* ----- Launch the FreeRTOS scheduler --------------------------------- */
    /* This call never returns if everything is configured correctly.         */
    vTaskStartScheduler();
 8001312:	f004 fc57 	bl	8005bc4 <vTaskStartScheduler>

    /* USER CODE END 2 */

    /* Should never reach here -- scheduler has taken over */
    /* USER CODE BEGIN WHILE */
    while (1) {
 8001316:	e7fe      	b.n	8001316 <main+0x1ca>
 8001318:	20000104 	.word	0x20000104
 800131c:	08009978 	.word	0x08009978
 8001320:	080008f5 	.word	0x080008f5
 8001324:	20000100 	.word	0x20000100
 8001328:	08009984 	.word	0x08009984
 800132c:	0800104d 	.word	0x0800104d
 8001330:	20000108 	.word	0x20000108
 8001334:	08009990 	.word	0x08009990
 8001338:	0800100d 	.word	0x0800100d
 800133c:	2000010c 	.word	0x2000010c
 8001340:	0800999c 	.word	0x0800999c
 8001344:	080009dd 	.word	0x080009dd
 8001348:	20000110 	.word	0x20000110
 800134c:	080099a8 	.word	0x080099a8
 8001350:	08000b71 	.word	0x08000b71
 8001354:	20000114 	.word	0x20000114
 8001358:	20000118 	.word	0x20000118
 800135c:	08000641 	.word	0x08000641
 8001360:	080099b4 	.word	0x080099b4
 8001364:	2000011c 	.word	0x2000011c
 8001368:	08000695 	.word	0x08000695
 800136c:	080099c0 	.word	0x080099c0
 8001370:	2000012c 	.word	0x2000012c
 8001374:	20000130 	.word	0x20000130
 8001378:	200000b8 	.word	0x200000b8

0800137c <SystemClock_Config>:
/* =========================================================================
 *  SYSTEM CLOCK CONFIGURATION
 *  CubeMX generated -- 168 MHz SYSCLK via PLL from 16 MHz HSI
 * ========================================================================= */
void SystemClock_Config(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b094      	sub	sp, #80	; 0x50
 8001380:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001382:	f107 0320 	add.w	r3, r7, #32
 8001386:	2230      	movs	r2, #48	; 0x30
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f006 fff9 	bl	8008382 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001390:	f107 030c 	add.w	r3, r7, #12
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]

    /* Enable the power controller clock and set voltage scaling */
    __HAL_RCC_PWR_CLK_ENABLE();
 80013a0:	2300      	movs	r3, #0
 80013a2:	60bb      	str	r3, [r7, #8]
 80013a4:	4b29      	ldr	r3, [pc, #164]	; (800144c <SystemClock_Config+0xd0>)
 80013a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a8:	4a28      	ldr	r2, [pc, #160]	; (800144c <SystemClock_Config+0xd0>)
 80013aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ae:	6413      	str	r3, [r2, #64]	; 0x40
 80013b0:	4b26      	ldr	r3, [pc, #152]	; (800144c <SystemClock_Config+0xd0>)
 80013b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	4b23      	ldr	r3, [pc, #140]	; (8001450 <SystemClock_Config+0xd4>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a22      	ldr	r2, [pc, #136]	; (8001450 <SystemClock_Config+0xd4>)
 80013c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013ca:	6013      	str	r3, [r2, #0]
 80013cc:	4b20      	ldr	r3, [pc, #128]	; (8001450 <SystemClock_Config+0xd4>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013d4:	607b      	str	r3, [r7, #4]
 80013d6:	687b      	ldr	r3, [r7, #4]

    /* HSI = 16 MHz internal RC, LSI for RTC, PLL output = 168 MHz */
    RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI
 80013d8:	230a      	movs	r3, #10
 80013da:	623b      	str	r3, [r7, #32]
                                          | RCC_OSCILLATORTYPE_LSI;
    RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 80013dc:	2301      	movs	r3, #1
 80013de:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013e0:	2310      	movs	r3, #16
 80013e2:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.LSIState            = RCC_LSI_ON;
 80013e4:	2301      	movs	r3, #1
 80013e6:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 80013e8:	2302      	movs	r3, #2
 80013ea:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 80013ec:	2300      	movs	r3, #0
 80013ee:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLM            = 8;   /* VCO in  = 16/8  = 2 MHz */
 80013f0:	2308      	movs	r3, #8
 80013f2:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLN            = 168;  /* VCO out = 2*168 = 336   */
 80013f4:	23a8      	movs	r3, #168	; 0xa8
 80013f6:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV2; /* SYSCLK = 168  */
 80013f8:	2302      	movs	r3, #2
 80013fa:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLQ            = 7;   /* USB clk = 336/7 = 48    */
 80013fc:	2307      	movs	r3, #7
 80013fe:	64fb      	str	r3, [r7, #76]	; 0x4c

    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001400:	f107 0320 	add.w	r3, r7, #32
 8001404:	4618      	mov	r0, r3
 8001406:	f000 ffbf 	bl	8002388 <HAL_RCC_OscConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <SystemClock_Config+0x98>
        Error_Handler();
 8001410:	f000 fa2e 	bl	8001870 <Error_Handler>
    }

    /* Bus clocks: AHB = 168 MHz, APB1 = 42 MHz, APB2 = 84 MHz */
    RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK
 8001414:	230f      	movs	r3, #15
 8001416:	60fb      	str	r3, [r7, #12]
                                     | RCC_CLOCKTYPE_SYSCLK
                                     | RCC_CLOCKTYPE_PCLK1
                                     | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8001418:	2302      	movs	r3, #2
 800141a:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001420:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001424:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001426:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800142a:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800142c:	f107 030c 	add.w	r3, r7, #12
 8001430:	2105      	movs	r1, #5
 8001432:	4618      	mov	r0, r3
 8001434:	f001 fa20 	bl	8002878 <HAL_RCC_ClockConfig>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <SystemClock_Config+0xc6>
        Error_Handler();
 800143e:	f000 fa17 	bl	8001870 <Error_Handler>
    }
}
 8001442:	bf00      	nop
 8001444:	3750      	adds	r7, #80	; 0x50
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40023800 	.word	0x40023800
 8001450:	40007000 	.word	0x40007000

08001454 <MX_RTC_Init>:
/* =========================================================================
 *  RTC INITIALISATION
 *  CubeMX generated -- 12-hour format, LSI clock source
 * ========================================================================= */
static void MX_RTC_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
    hrtc.Instance            = RTC;
 8001458:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <MX_RTC_Init+0x44>)
 800145a:	4a10      	ldr	r2, [pc, #64]	; (800149c <MX_RTC_Init+0x48>)
 800145c:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat     = RTC_HOURFORMAT_12;
 800145e:	4b0e      	ldr	r3, [pc, #56]	; (8001498 <MX_RTC_Init+0x44>)
 8001460:	2240      	movs	r2, #64	; 0x40
 8001462:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv   = 127;       /* Async prescaler                 */
 8001464:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <MX_RTC_Init+0x44>)
 8001466:	227f      	movs	r2, #127	; 0x7f
 8001468:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv    = 255;       /* Sync prescaler                  */
 800146a:	4b0b      	ldr	r3, [pc, #44]	; (8001498 <MX_RTC_Init+0x44>)
 800146c:	22ff      	movs	r2, #255	; 0xff
 800146e:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut         = RTC_OUTPUT_DISABLE;
 8001470:	4b09      	ldr	r3, [pc, #36]	; (8001498 <MX_RTC_Init+0x44>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001476:	4b08      	ldr	r3, [pc, #32]	; (8001498 <MX_RTC_Init+0x44>)
 8001478:	2200      	movs	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutType     = RTC_OUTPUT_TYPE_OPENDRAIN;
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <MX_RTC_Init+0x44>)
 800147e:	2200      	movs	r2, #0
 8001480:	619a      	str	r2, [r3, #24]

    if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8001482:	4805      	ldr	r0, [pc, #20]	; (8001498 <MX_RTC_Init+0x44>)
 8001484:	f001 fd2c 	bl	8002ee0 <HAL_RTC_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_RTC_Init+0x3e>
        Error_Handler();
 800148e:	f000 f9ef 	bl	8001870 <Error_Handler>
    }
}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000098 	.word	0x20000098
 800149c:	40002800 	.word	0x40002800

080014a0 <MX_USART2_UART_Init>:
/* =========================================================================
 *  USART2 INITIALISATION
 *  CubeMX generated -- 115200 baud, 8 data bits, no parity, 1 stop bit
 * ========================================================================= */
static void MX_USART2_UART_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
    huart2.Instance          = USART2;
 80014a4:	4b11      	ldr	r3, [pc, #68]	; (80014ec <MX_USART2_UART_Init+0x4c>)
 80014a6:	4a12      	ldr	r2, [pc, #72]	; (80014f0 <MX_USART2_UART_Init+0x50>)
 80014a8:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate     = 115200;
 80014aa:	4b10      	ldr	r3, [pc, #64]	; (80014ec <MX_USART2_UART_Init+0x4c>)
 80014ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014b0:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 80014b2:	4b0e      	ldr	r3, [pc, #56]	; (80014ec <MX_USART2_UART_Init+0x4c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits     = UART_STOPBITS_1;
 80014b8:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <MX_USART2_UART_Init+0x4c>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity       = UART_PARITY_NONE;
 80014be:	4b0b      	ldr	r3, [pc, #44]	; (80014ec <MX_USART2_UART_Init+0x4c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode         = UART_MODE_TX_RX;
 80014c4:	4b09      	ldr	r3, [pc, #36]	; (80014ec <MX_USART2_UART_Init+0x4c>)
 80014c6:	220c      	movs	r2, #12
 80014c8:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 80014ca:	4b08      	ldr	r3, [pc, #32]	; (80014ec <MX_USART2_UART_Init+0x4c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d0:	4b06      	ldr	r3, [pc, #24]	; (80014ec <MX_USART2_UART_Init+0x4c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	61da      	str	r2, [r3, #28]

    if (HAL_UART_Init(&huart2) != HAL_OK) {
 80014d6:	4805      	ldr	r0, [pc, #20]	; (80014ec <MX_USART2_UART_Init+0x4c>)
 80014d8:	f002 faa8 	bl	8003a2c <HAL_UART_Init>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_USART2_UART_Init+0x46>
        Error_Handler();
 80014e2:	f000 f9c5 	bl	8001870 <Error_Handler>
    }
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200000b8 	.word	0x200000b8
 80014f0:	40004400 	.word	0x40004400

080014f4 <MX_GPIO_Init>:
 *    PD12 = LD4 (green)   PD13 = LD3 (orange)
 *    PD14 = LD5 (red)     PD15 = LD6 (blue)
 *    PA0  = B1  (user button, rising edge interrupt)
 * ========================================================================= */
static void MX_GPIO_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08c      	sub	sp, #48	; 0x30
 80014f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fa:	f107 031c 	add.w	r3, r7, #28
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	611a      	str	r2, [r3, #16]

    /* Enable GPIO port clocks */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	61bb      	str	r3, [r7, #24]
 800150e:	4ba2      	ldr	r3, [pc, #648]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	4aa1      	ldr	r2, [pc, #644]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001514:	f043 0310 	orr.w	r3, r3, #16
 8001518:	6313      	str	r3, [r2, #48]	; 0x30
 800151a:	4b9f      	ldr	r3, [pc, #636]	; (8001798 <MX_GPIO_Init+0x2a4>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	f003 0310 	and.w	r3, r3, #16
 8001522:	61bb      	str	r3, [r7, #24]
 8001524:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	617b      	str	r3, [r7, #20]
 800152a:	4b9b      	ldr	r3, [pc, #620]	; (8001798 <MX_GPIO_Init+0x2a4>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	4a9a      	ldr	r2, [pc, #616]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001530:	f043 0304 	orr.w	r3, r3, #4
 8001534:	6313      	str	r3, [r2, #48]	; 0x30
 8001536:	4b98      	ldr	r3, [pc, #608]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	f003 0304 	and.w	r3, r3, #4
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	613b      	str	r3, [r7, #16]
 8001546:	4b94      	ldr	r3, [pc, #592]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	4a93      	ldr	r2, [pc, #588]	; (8001798 <MX_GPIO_Init+0x2a4>)
 800154c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001550:	6313      	str	r3, [r2, #48]	; 0x30
 8001552:	4b91      	ldr	r3, [pc, #580]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800155a:	613b      	str	r3, [r7, #16]
 800155c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	4b8d      	ldr	r3, [pc, #564]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	4a8c      	ldr	r2, [pc, #560]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	6313      	str	r3, [r2, #48]	; 0x30
 800156e:	4b8a      	ldr	r3, [pc, #552]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	4b86      	ldr	r3, [pc, #536]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	4a85      	ldr	r2, [pc, #532]	; (8001798 <MX_GPIO_Init+0x2a4>)
 8001584:	f043 0302 	orr.w	r3, r3, #2
 8001588:	6313      	str	r3, [r2, #48]	; 0x30
 800158a:	4b83      	ldr	r3, [pc, #524]	; (8001798 <MX_GPIO_Init+0x2a4>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	4b7f      	ldr	r3, [pc, #508]	; (8001798 <MX_GPIO_Init+0x2a4>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	4a7e      	ldr	r2, [pc, #504]	; (8001798 <MX_GPIO_Init+0x2a4>)
 80015a0:	f043 0308 	orr.w	r3, r3, #8
 80015a4:	6313      	str	r3, [r2, #48]	; 0x30
 80015a6:	4b7c      	ldr	r3, [pc, #496]	; (8001798 <MX_GPIO_Init+0x2a4>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	f003 0308 	and.w	r3, r3, #8
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]

    /* Set initial output levels before configuring pins */
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2108      	movs	r1, #8
 80015b6:	4879      	ldr	r0, [pc, #484]	; (800179c <MX_GPIO_Init+0x2a8>)
 80015b8:	f000 fecc 	bl	8002354 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port,
 80015bc:	2201      	movs	r2, #1
 80015be:	2101      	movs	r1, #1
 80015c0:	4877      	ldr	r0, [pc, #476]	; (80017a0 <MX_GPIO_Init+0x2ac>)
 80015c2:	f000 fec7 	bl	8002354 <HAL_GPIO_WritePin>
                      OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(GPIOD,
 80015c6:	2200      	movs	r2, #0
 80015c8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80015cc:	4875      	ldr	r0, [pc, #468]	; (80017a4 <MX_GPIO_Init+0x2b0>)
 80015ce:	f000 fec1 	bl	8002354 <HAL_GPIO_WritePin>
                      LD4_Pin | LD3_Pin | LD5_Pin | GPIO_PIN_15 | Audio_RST_Pin,
                      GPIO_PIN_RESET);

    /* CS_I2C_SPI -- push-pull output */
    GPIO_InitStruct.Pin   = CS_I2C_SPI_Pin;
 80015d2:	2308      	movs	r3, #8
 80015d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80015d6:	2301      	movs	r3, #1
 80015d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015de:	2300      	movs	r3, #0
 80015e0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80015e2:	f107 031c 	add.w	r3, r7, #28
 80015e6:	4619      	mov	r1, r3
 80015e8:	486c      	ldr	r0, [pc, #432]	; (800179c <MX_GPIO_Init+0x2a8>)
 80015ea:	f000 fd17 	bl	800201c <HAL_GPIO_Init>

    /* OTG_FS power switch -- push-pull output */
    GPIO_InitStruct.Pin   = OTG_FS_PowerSwitchOn_Pin;
 80015ee:	2301      	movs	r3, #1
 80015f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80015f2:	2301      	movs	r3, #1
 80015f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fa:	2300      	movs	r3, #0
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80015fe:	f107 031c 	add.w	r3, r7, #28
 8001602:	4619      	mov	r1, r3
 8001604:	4866      	ldr	r0, [pc, #408]	; (80017a0 <MX_GPIO_Init+0x2ac>)
 8001606:	f000 fd09 	bl	800201c <HAL_GPIO_Init>

    /* PDM_OUT -- alternate function (SPI2) */
    GPIO_InitStruct.Pin       = PDM_OUT_Pin;
 800160a:	2308      	movs	r3, #8
 800160c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800160e:	2302      	movs	r3, #2
 8001610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800161a:	2305      	movs	r3, #5
 800161c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800161e:	f107 031c 	add.w	r3, r7, #28
 8001622:	4619      	mov	r1, r3
 8001624:	485e      	ldr	r0, [pc, #376]	; (80017a0 <MX_GPIO_Init+0x2ac>)
 8001626:	f000 fcf9 	bl	800201c <HAL_GPIO_Init>

    /* User button B1 -- external interrupt on rising edge */
    GPIO_InitStruct.Pin  = B1_Pin;
 800162a:	2301      	movs	r3, #1
 800162c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800162e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001638:	f107 031c 	add.w	r3, r7, #28
 800163c:	4619      	mov	r1, r3
 800163e:	485a      	ldr	r0, [pc, #360]	; (80017a8 <MX_GPIO_Init+0x2b4>)
 8001640:	f000 fcec 	bl	800201c <HAL_GPIO_Init>

    /* I2S3_WS -- alternate function (SPI3) */
    GPIO_InitStruct.Pin       = I2S3_WS_Pin;
 8001644:	2310      	movs	r3, #16
 8001646:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001648:	2302      	movs	r3, #2
 800164a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8001650:	2300      	movs	r3, #0
 8001652:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001654:	2306      	movs	r3, #6
 8001656:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001658:	f107 031c 	add.w	r3, r7, #28
 800165c:	4619      	mov	r1, r3
 800165e:	4852      	ldr	r0, [pc, #328]	; (80017a8 <MX_GPIO_Init+0x2b4>)
 8001660:	f000 fcdc 	bl	800201c <HAL_GPIO_Init>

    /* SPI1 pins -- SCK, MISO, MOSI */
    GPIO_InitStruct.Pin       = SPI1_SCK_Pin | SPI1_MISO_Pin | SPI1_MOSI_Pin;
 8001664:	23e0      	movs	r3, #224	; 0xe0
 8001666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001668:	2302      	movs	r3, #2
 800166a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8001670:	2300      	movs	r3, #0
 8001672:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001674:	2305      	movs	r3, #5
 8001676:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	f107 031c 	add.w	r3, r7, #28
 800167c:	4619      	mov	r1, r3
 800167e:	484a      	ldr	r0, [pc, #296]	; (80017a8 <MX_GPIO_Init+0x2b4>)
 8001680:	f000 fccc 	bl	800201c <HAL_GPIO_Init>

    /* BOOT1 -- input */
    GPIO_InitStruct.Pin  = BOOT1_Pin;
 8001684:	2304      	movs	r3, #4
 8001686:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001688:	2300      	movs	r3, #0
 800168a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001690:	f107 031c 	add.w	r3, r7, #28
 8001694:	4619      	mov	r1, r3
 8001696:	4845      	ldr	r0, [pc, #276]	; (80017ac <MX_GPIO_Init+0x2b8>)
 8001698:	f000 fcc0 	bl	800201c <HAL_GPIO_Init>

    /* CLK_IN -- alternate function (SPI2) */
    GPIO_InitStruct.Pin       = CLK_IN_Pin;
 800169c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80016a2:	2302      	movs	r3, #2
 80016a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 80016aa:	2300      	movs	r3, #0
 80016ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016ae:	2305      	movs	r3, #5
 80016b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80016b2:	f107 031c 	add.w	r3, r7, #28
 80016b6:	4619      	mov	r1, r3
 80016b8:	483c      	ldr	r0, [pc, #240]	; (80017ac <MX_GPIO_Init+0x2b8>)
 80016ba:	f000 fcaf 	bl	800201c <HAL_GPIO_Init>

    /* LEDs (PD12-PD15) and Audio_RST -- push-pull outputs */
    GPIO_InitStruct.Pin   = LD4_Pin | LD3_Pin | LD5_Pin
 80016be:	f24f 0310 	movw	r3, #61456	; 0xf010
 80016c2:	61fb      	str	r3, [r7, #28]
                          | GPIO_PIN_15 | Audio_RST_Pin;
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80016c4:	2301      	movs	r3, #1
 80016c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	2300      	movs	r3, #0
 80016ce:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016d0:	f107 031c 	add.w	r3, r7, #28
 80016d4:	4619      	mov	r1, r3
 80016d6:	4833      	ldr	r0, [pc, #204]	; (80017a4 <MX_GPIO_Init+0x2b0>)
 80016d8:	f000 fca0 	bl	800201c <HAL_GPIO_Init>

    /* I2S3 pins -- MCK, SCK, SD */
    GPIO_InitStruct.Pin       = I2S3_MCK_Pin | I2S3_SCK_Pin | I2S3_SD_Pin;
 80016dc:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80016e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80016e2:	2302      	movs	r3, #2
 80016e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 80016ea:	2300      	movs	r3, #0
 80016ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016ee:	2306      	movs	r3, #6
 80016f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f2:	f107 031c 	add.w	r3, r7, #28
 80016f6:	4619      	mov	r1, r3
 80016f8:	4829      	ldr	r0, [pc, #164]	; (80017a0 <MX_GPIO_Init+0x2ac>)
 80016fa:	f000 fc8f 	bl	800201c <HAL_GPIO_Init>

    /* VBUS_FS -- input */
    GPIO_InitStruct.Pin  = VBUS_FS_Pin;
 80016fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001702:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001704:	2300      	movs	r3, #0
 8001706:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800170c:	f107 031c 	add.w	r3, r7, #28
 8001710:	4619      	mov	r1, r3
 8001712:	4825      	ldr	r0, [pc, #148]	; (80017a8 <MX_GPIO_Init+0x2b4>)
 8001714:	f000 fc82 	bl	800201c <HAL_GPIO_Init>

    /* OTG_FS pins -- ID, DM, DP */
    GPIO_InitStruct.Pin       = OTG_FS_ID_Pin | OTG_FS_DM_Pin | OTG_FS_DP_Pin;
 8001718:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800171c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800171e:	2302      	movs	r3, #2
 8001720:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8001726:	2300      	movs	r3, #0
 8001728:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800172a:	230a      	movs	r3, #10
 800172c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172e:	f107 031c 	add.w	r3, r7, #28
 8001732:	4619      	mov	r1, r3
 8001734:	481c      	ldr	r0, [pc, #112]	; (80017a8 <MX_GPIO_Init+0x2b4>)
 8001736:	f000 fc71 	bl	800201c <HAL_GPIO_Init>

    /* OTG_FS over-current detection -- input */
    GPIO_InitStruct.Pin  = OTG_FS_OverCurrent_Pin;
 800173a:	2320      	movs	r3, #32
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800173e:	2300      	movs	r3, #0
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001746:	f107 031c 	add.w	r3, r7, #28
 800174a:	4619      	mov	r1, r3
 800174c:	4815      	ldr	r0, [pc, #84]	; (80017a4 <MX_GPIO_Init+0x2b0>)
 800174e:	f000 fc65 	bl	800201c <HAL_GPIO_Init>

    /* Audio I2C -- open-drain alternate function (I2C1) */
    GPIO_InitStruct.Pin       = Audio_SCL_Pin | Audio_SDA_Pin;
 8001752:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8001758:	2312      	movs	r3, #18
 800175a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8001760:	2300      	movs	r3, #0
 8001762:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001764:	2304      	movs	r3, #4
 8001766:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001768:	f107 031c 	add.w	r3, r7, #28
 800176c:	4619      	mov	r1, r3
 800176e:	480f      	ldr	r0, [pc, #60]	; (80017ac <MX_GPIO_Init+0x2b8>)
 8001770:	f000 fc54 	bl	800201c <HAL_GPIO_Init>

    /* MEMS_INT2 -- event on rising edge */
    GPIO_InitStruct.Pin  = MEMS_INT2_Pin;
 8001774:	2302      	movs	r3, #2
 8001776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001778:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800177c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001782:	f107 031c 	add.w	r3, r7, #28
 8001786:	4619      	mov	r1, r3
 8001788:	4804      	ldr	r0, [pc, #16]	; (800179c <MX_GPIO_Init+0x2a8>)
 800178a:	f000 fc47 	bl	800201c <HAL_GPIO_Init>
}
 800178e:	bf00      	nop
 8001790:	3730      	adds	r7, #48	; 0x30
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800
 800179c:	40021000 	.word	0x40021000
 80017a0:	40020800 	.word	0x40020800
 80017a4:	40020c00 	.word	0x40020c00
 80017a8:	40020000 	.word	0x40020000
 80017ac:	40020400 	.word	0x40020400

080017b0 <HAL_UART_RxCpltCallback>:
 *  task_cmd_handler is notified to parse the complete line.
 *
 *  A short software delay provides basic debounce for noisy connections.
 * ========================================================================= */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af02      	add	r7, sp, #8
 80017b6:	6078      	str	r0, [r7, #4]
    (void)huart;
    uint8_t discard;

    /* Brief software delay for debounce (~24 us at 168 MHz) */
    for (volatile uint32_t i = 0; i < 4000; i++);
 80017b8:	2300      	movs	r3, #0
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	e002      	b.n	80017c4 <HAL_UART_RxCpltCallback+0x14>
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	3301      	adds	r3, #1
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80017ca:	d3f8      	bcc.n	80017be <HAL_UART_RxCpltCallback+0xe>

    if (!xQueueIsQueueFullFromISR(queue_uart_rx)) {
 80017cc:	4b1b      	ldr	r3, [pc, #108]	; (800183c <HAL_UART_RxCpltCallback+0x8c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f003 ff7e 	bl	80056d2 <xQueueIsQueueFullFromISR>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d107      	bne.n	80017ec <HAL_UART_RxCpltCallback+0x3c>
        /* Normal case: enqueue the received byte */
        xQueueSendFromISR(queue_uart_rx, (void *)&uart_rx_byte, NULL);
 80017dc:	4b17      	ldr	r3, [pc, #92]	; (800183c <HAL_UART_RxCpltCallback+0x8c>)
 80017de:	6818      	ldr	r0, [r3, #0]
 80017e0:	2300      	movs	r3, #0
 80017e2:	2200      	movs	r2, #0
 80017e4:	4916      	ldr	r1, [pc, #88]	; (8001840 <HAL_UART_RxCpltCallback+0x90>)
 80017e6:	f003 fc1d 	bl	8005024 <xQueueGenericSendFromISR>
 80017ea:	e00e      	b.n	800180a <HAL_UART_RxCpltCallback+0x5a>
    } else {
        /* Queue full: drop the oldest byte to make room, ensuring the
         * final '\n' delimiter is never lost */
        xQueueReceiveFromISR(queue_uart_rx, (void *)&discard, NULL);
 80017ec:	4b13      	ldr	r3, [pc, #76]	; (800183c <HAL_UART_RxCpltCallback+0x8c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f107 010f 	add.w	r1, r7, #15
 80017f4:	2200      	movs	r2, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f003 fda6 	bl	8005348 <xQueueReceiveFromISR>
        xQueueSendFromISR(queue_uart_rx, (void *)&uart_rx_byte, NULL);
 80017fc:	4b0f      	ldr	r3, [pc, #60]	; (800183c <HAL_UART_RxCpltCallback+0x8c>)
 80017fe:	6818      	ldr	r0, [r3, #0]
 8001800:	2300      	movs	r3, #0
 8001802:	2200      	movs	r2, #0
 8001804:	490e      	ldr	r1, [pc, #56]	; (8001840 <HAL_UART_RxCpltCallback+0x90>)
 8001806:	f003 fc0d 	bl	8005024 <xQueueGenericSendFromISR>
    }

    /* If this byte is the newline delimiter, wake cmd_handler_task */
    if (uart_rx_byte == '\n') {
 800180a:	4b0d      	ldr	r3, [pc, #52]	; (8001840 <HAL_UART_RxCpltCallback+0x90>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	b2db      	uxtb	r3, r3
 8001810:	2b0a      	cmp	r3, #10
 8001812:	d10a      	bne.n	800182a <HAL_UART_RxCpltCallback+0x7a>
        xTaskNotifyFromISR(task_handle_cmd, 0, eNoAction, NULL);
 8001814:	4b0b      	ldr	r3, [pc, #44]	; (8001844 <HAL_UART_RxCpltCallback+0x94>)
 8001816:	6818      	ldr	r0, [r3, #0]
 8001818:	2300      	movs	r3, #0
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	2300      	movs	r3, #0
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	2300      	movs	r3, #0
 8001822:	2200      	movs	r2, #0
 8001824:	2100      	movs	r1, #0
 8001826:	f005 f9df 	bl	8006be8 <xTaskGenericNotifyFromISR>
    }

    /* Re-arm the UART to receive the next single byte via interrupt */
    HAL_UART_Receive_IT(&huart2, (uint8_t *)&uart_rx_byte, 1);
 800182a:	2201      	movs	r2, #1
 800182c:	4904      	ldr	r1, [pc, #16]	; (8001840 <HAL_UART_RxCpltCallback+0x90>)
 800182e:	4806      	ldr	r0, [pc, #24]	; (8001848 <HAL_UART_RxCpltCallback+0x98>)
 8001830:	f002 f9d7 	bl	8003be2 <HAL_UART_Receive_IT>
}
 8001834:	bf00      	nop
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000114 	.word	0x20000114
 8001840:	20000130 	.word	0x20000130
 8001844:	20000100 	.word	0x20000100
 8001848:	200000b8 	.word	0x200000b8

0800184c <HAL_TIM_PeriodElapsedCallback>:
 * @brief  TIM6 period elapsed callback -- drives HAL_IncTick().
 *         FreeRTOS owns SysTick, so HAL timebase uses TIM6 instead.
 * @param  htim  TIM handle.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a04      	ldr	r2, [pc, #16]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d101      	bne.n	8001862 <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();             /* Increment HAL millisecond counter       */
 800185e:	f000 fa49 	bl	8001cf4 <HAL_IncTick>
    }
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40001000 	.word	0x40001000

08001870 <Error_Handler>:
/**
 * @brief  Global error handler -- disables interrupts and halts.
 *         Attach a debugger to diagnose the fault.
 */
void Error_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001874:	b672      	cpsid	i
}
 8001876:	bf00      	nop
    __disable_irq();               /* Prevent further interrupts              */
    while (1);                     /* Halt forever                            */
 8001878:	e7fe      	b.n	8001878 <Error_Handler+0x8>
	...

0800187c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	607b      	str	r3, [r7, #4]
 8001886:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <HAL_MspInit+0x4c>)
 8001888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188a:	4a0f      	ldr	r2, [pc, #60]	; (80018c8 <HAL_MspInit+0x4c>)
 800188c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001890:	6453      	str	r3, [r2, #68]	; 0x44
 8001892:	4b0d      	ldr	r3, [pc, #52]	; (80018c8 <HAL_MspInit+0x4c>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	603b      	str	r3, [r7, #0]
 80018a2:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <HAL_MspInit+0x4c>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	4a08      	ldr	r2, [pc, #32]	; (80018c8 <HAL_MspInit+0x4c>)
 80018a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ac:	6413      	str	r3, [r2, #64]	; 0x40
 80018ae:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <HAL_MspInit+0x4c>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b6:	603b      	str	r3, [r7, #0]
 80018b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ba:	bf00      	nop
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800

080018cc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018d4:	f107 0308 	add.w	r3, r7, #8
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a0c      	ldr	r2, [pc, #48]	; (8001918 <HAL_RTC_MspInit+0x4c>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d111      	bne.n	8001910 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018ec:	2302      	movs	r3, #2
 80018ee:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80018f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018f4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018f6:	f107 0308 	add.w	r3, r7, #8
 80018fa:	4618      	mov	r0, r3
 80018fc:	f001 fa0e 	bl	8002d1c <HAL_RCCEx_PeriphCLKConfig>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001906:	f7ff ffb3 	bl	8001870 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800190a:	4b04      	ldr	r3, [pc, #16]	; (800191c <HAL_RTC_MspInit+0x50>)
 800190c:	2201      	movs	r2, #1
 800190e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001910:	bf00      	nop
 8001912:	3718      	adds	r7, #24
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40002800 	.word	0x40002800
 800191c:	42470e3c 	.word	0x42470e3c

08001920 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08a      	sub	sp, #40	; 0x28
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a1d      	ldr	r2, [pc, #116]	; (80019b4 <HAL_UART_MspInit+0x94>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d133      	bne.n	80019aa <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	4b1c      	ldr	r3, [pc, #112]	; (80019b8 <HAL_UART_MspInit+0x98>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	4a1b      	ldr	r2, [pc, #108]	; (80019b8 <HAL_UART_MspInit+0x98>)
 800194c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001950:	6413      	str	r3, [r2, #64]	; 0x40
 8001952:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <HAL_UART_MspInit+0x98>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <HAL_UART_MspInit+0x98>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	4a14      	ldr	r2, [pc, #80]	; (80019b8 <HAL_UART_MspInit+0x98>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6313      	str	r3, [r2, #48]	; 0x30
 800196e:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_UART_MspInit+0x98>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800197a:	230c      	movs	r3, #12
 800197c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197e:	2302      	movs	r3, #2
 8001980:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001986:	2303      	movs	r3, #3
 8001988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800198a:	2307      	movs	r3, #7
 800198c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	4619      	mov	r1, r3
 8001994:	4809      	ldr	r0, [pc, #36]	; (80019bc <HAL_UART_MspInit+0x9c>)
 8001996:	f000 fb41 	bl	800201c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	2106      	movs	r1, #6
 800199e:	2026      	movs	r0, #38	; 0x26
 80019a0:	f000 fa80 	bl	8001ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019a4:	2026      	movs	r0, #38	; 0x26
 80019a6:	f000 fa99 	bl	8001edc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019aa:	bf00      	nop
 80019ac:	3728      	adds	r7, #40	; 0x28
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40004400 	.word	0x40004400
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40020000 	.word	0x40020000

080019c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08e      	sub	sp, #56	; 0x38
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	4b33      	ldr	r3, [pc, #204]	; (8001aa4 <HAL_InitTick+0xe4>)
 80019d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d8:	4a32      	ldr	r2, [pc, #200]	; (8001aa4 <HAL_InitTick+0xe4>)
 80019da:	f043 0310 	orr.w	r3, r3, #16
 80019de:	6413      	str	r3, [r2, #64]	; 0x40
 80019e0:	4b30      	ldr	r3, [pc, #192]	; (8001aa4 <HAL_InitTick+0xe4>)
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	f003 0310 	and.w	r3, r3, #16
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019ec:	f107 0210 	add.w	r2, r7, #16
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	4611      	mov	r1, r2
 80019f6:	4618      	mov	r0, r3
 80019f8:	f001 f95e 	bl	8002cb8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80019fc:	6a3b      	ldr	r3, [r7, #32]
 80019fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d103      	bne.n	8001a0e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a06:	f001 f92f 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8001a0a:	6378      	str	r0, [r7, #52]	; 0x34
 8001a0c:	e004      	b.n	8001a18 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a0e:	f001 f92b 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8001a12:	4603      	mov	r3, r0
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a1a:	4a23      	ldr	r2, [pc, #140]	; (8001aa8 <HAL_InitTick+0xe8>)
 8001a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a20:	0c9b      	lsrs	r3, r3, #18
 8001a22:	3b01      	subs	r3, #1
 8001a24:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a26:	4b21      	ldr	r3, [pc, #132]	; (8001aac <HAL_InitTick+0xec>)
 8001a28:	4a21      	ldr	r2, [pc, #132]	; (8001ab0 <HAL_InitTick+0xf0>)
 8001a2a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001a2c:	4b1f      	ldr	r3, [pc, #124]	; (8001aac <HAL_InitTick+0xec>)
 8001a2e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a32:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001a34:	4a1d      	ldr	r2, [pc, #116]	; (8001aac <HAL_InitTick+0xec>)
 8001a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a38:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001a3a:	4b1c      	ldr	r3, [pc, #112]	; (8001aac <HAL_InitTick+0xec>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a40:	4b1a      	ldr	r3, [pc, #104]	; (8001aac <HAL_InitTick+0xec>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a46:	4b19      	ldr	r3, [pc, #100]	; (8001aac <HAL_InitTick+0xec>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001a4c:	4817      	ldr	r0, [pc, #92]	; (8001aac <HAL_InitTick+0xec>)
 8001a4e:	f001 fd51 	bl	80034f4 <HAL_TIM_Base_Init>
 8001a52:	4603      	mov	r3, r0
 8001a54:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001a58:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d11b      	bne.n	8001a98 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001a60:	4812      	ldr	r0, [pc, #72]	; (8001aac <HAL_InitTick+0xec>)
 8001a62:	f001 fda1 	bl	80035a8 <HAL_TIM_Base_Start_IT>
 8001a66:	4603      	mov	r3, r0
 8001a68:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001a6c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d111      	bne.n	8001a98 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001a74:	2036      	movs	r0, #54	; 0x36
 8001a76:	f000 fa31 	bl	8001edc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2b0f      	cmp	r3, #15
 8001a7e:	d808      	bhi.n	8001a92 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001a80:	2200      	movs	r2, #0
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	2036      	movs	r0, #54	; 0x36
 8001a86:	f000 fa0d 	bl	8001ea4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	; (8001ab4 <HAL_InitTick+0xf4>)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6013      	str	r3, [r2, #0]
 8001a90:	e002      	b.n	8001a98 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3738      	adds	r7, #56	; 0x38
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	431bde83 	.word	0x431bde83
 8001aac:	20000188 	.word	0x20000188
 8001ab0:	40001000 	.word	0x40001000
 8001ab4:	20000010 	.word	0x20000010

08001ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001abc:	e7fe      	b.n	8001abc <NMI_Handler+0x4>

08001abe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ac2:	e7fe      	b.n	8001ac2 <HardFault_Handler+0x4>

08001ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac8:	e7fe      	b.n	8001ac8 <MemManage_Handler+0x4>

08001aca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ace:	e7fe      	b.n	8001ace <BusFault_Handler+0x4>

08001ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ad4:	e7fe      	b.n	8001ad4 <UsageFault_Handler+0x4>

08001ad6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ae8:	4802      	ldr	r0, [pc, #8]	; (8001af4 <USART2_IRQHandler+0x10>)
 8001aea:	f002 f89f 	bl	8003c2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	200000b8 	.word	0x200000b8

08001af8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001afc:	4802      	ldr	r0, [pc, #8]	; (8001b08 <TIM6_DAC_IRQHandler+0x10>)
 8001afe:	f001 fdc3 	bl	8003688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000188 	.word	0x20000188

08001b0c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <ITM_SendChar+0x48>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a0e      	ldr	r2, [pc, #56]	; (8001b54 <ITM_SendChar+0x48>)
 8001b1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b20:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001b22:	4b0d      	ldr	r3, [pc, #52]	; (8001b58 <ITM_SendChar+0x4c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a0c      	ldr	r2, [pc, #48]	; (8001b58 <ITM_SendChar+0x4c>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001b2e:	bf00      	nop
 8001b30:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d0f8      	beq.n	8001b30 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001b3e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	6013      	str	r3, [r2, #0]
}
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	e000edfc 	.word	0xe000edfc
 8001b58:	e0000e00 	.word	0xe0000e00

08001b5c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]
 8001b6c:	e00a      	b.n	8001b84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b6e:	f3af 8000 	nop.w
 8001b72:	4601      	mov	r1, r0
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	1c5a      	adds	r2, r3, #1
 8001b78:	60ba      	str	r2, [r7, #8]
 8001b7a:	b2ca      	uxtb	r2, r1
 8001b7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	3301      	adds	r3, #1
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	697a      	ldr	r2, [r7, #20]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	dbf0      	blt.n	8001b6e <_read+0x12>
  }

  return len;
 8001b8c:	687b      	ldr	r3, [r7, #4]
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <_write>:
//    __io_putchar(*ptr++);
//  }
//  return len;
//}
__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b086      	sub	sp, #24
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	60f8      	str	r0, [r7, #12]
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	617b      	str	r3, [r7, #20]
 8001ba6:	e009      	b.n	8001bbc <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	1c5a      	adds	r2, r3, #1
 8001bac:	60ba      	str	r2, [r7, #8]
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff ffab 	bl	8001b0c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	617b      	str	r3, [r7, #20]
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	dbf1      	blt.n	8001ba8 <_write+0x12>
	}
	return len;
 8001bc4:	687b      	ldr	r3, [r7, #4]
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3718      	adds	r7, #24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <_close>:
int _close(int file)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
 8001bee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bf6:	605a      	str	r2, [r3, #4]
  return 0;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr

08001c06 <_isatty>:

int _isatty(int file)
{
 8001c06:	b480      	push	{r7}
 8001c08:	b083      	sub	sp, #12
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c0e:	2301      	movs	r3, #1
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3714      	adds	r7, #20
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
	...

08001c38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c3c:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <SystemInit+0x20>)
 8001c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c42:	4a05      	ldr	r2, [pc, #20]	; (8001c58 <SystemInit+0x20>)
 8001c44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	e000ed00 	.word	0xe000ed00

08001c5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001c5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c94 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c60:	f7ff ffea 	bl	8001c38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c64:	480c      	ldr	r0, [pc, #48]	; (8001c98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c66:	490d      	ldr	r1, [pc, #52]	; (8001c9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c68:	4a0d      	ldr	r2, [pc, #52]	; (8001ca0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c6c:	e002      	b.n	8001c74 <LoopCopyDataInit>

08001c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c72:	3304      	adds	r3, #4

08001c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c78:	d3f9      	bcc.n	8001c6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c7a:	4a0a      	ldr	r2, [pc, #40]	; (8001ca4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c7c:	4c0a      	ldr	r4, [pc, #40]	; (8001ca8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c80:	e001      	b.n	8001c86 <LoopFillZerobss>

08001c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c84:	3204      	adds	r2, #4

08001c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c88:	d3fb      	bcc.n	8001c82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c8a:	f006 fbc9 	bl	8008420 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c8e:	f7ff fa5d 	bl	800114c <main>
  bx  lr    
 8001c92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c9c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001ca0:	08009a50 	.word	0x08009a50
  ldr r2, =_sbss
 8001ca4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001ca8:	2000ccc8 	.word	0x2000ccc8

08001cac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cac:	e7fe      	b.n	8001cac <ADC_IRQHandler>
	...

08001cb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cb4:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <HAL_Init+0x40>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a0d      	ldr	r2, [pc, #52]	; (8001cf0 <HAL_Init+0x40>)
 8001cba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cc0:	4b0b      	ldr	r3, [pc, #44]	; (8001cf0 <HAL_Init+0x40>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <HAL_Init+0x40>)
 8001cc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ccc:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <HAL_Init+0x40>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a07      	ldr	r2, [pc, #28]	; (8001cf0 <HAL_Init+0x40>)
 8001cd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cd8:	2003      	movs	r0, #3
 8001cda:	f000 f8d8 	bl	8001e8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cde:	2000      	movs	r0, #0
 8001ce0:	f7ff fe6e 	bl	80019c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ce4:	f7ff fdca 	bl	800187c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40023c00 	.word	0x40023c00

08001cf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <HAL_IncTick+0x20>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <HAL_IncTick+0x24>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4413      	add	r3, r2
 8001d04:	4a04      	ldr	r2, [pc, #16]	; (8001d18 <HAL_IncTick+0x24>)
 8001d06:	6013      	str	r3, [r2, #0]
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000014 	.word	0x20000014
 8001d18:	200001d0 	.word	0x200001d0

08001d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d20:	4b03      	ldr	r3, [pc, #12]	; (8001d30 <HAL_GetTick+0x14>)
 8001d22:	681b      	ldr	r3, [r3, #0]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	200001d0 	.word	0x200001d0

08001d34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d44:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <__NVIC_SetPriorityGrouping+0x44>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d50:	4013      	ands	r3, r2
 8001d52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d66:	4a04      	ldr	r2, [pc, #16]	; (8001d78 <__NVIC_SetPriorityGrouping+0x44>)
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	60d3      	str	r3, [r2, #12]
}
 8001d6c:	bf00      	nop
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr
 8001d78:	e000ed00 	.word	0xe000ed00

08001d7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d80:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <__NVIC_GetPriorityGrouping+0x18>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	0a1b      	lsrs	r3, r3, #8
 8001d86:	f003 0307 	and.w	r3, r3, #7
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	db0b      	blt.n	8001dc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	f003 021f 	and.w	r2, r3, #31
 8001db0:	4907      	ldr	r1, [pc, #28]	; (8001dd0 <__NVIC_EnableIRQ+0x38>)
 8001db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db6:	095b      	lsrs	r3, r3, #5
 8001db8:	2001      	movs	r0, #1
 8001dba:	fa00 f202 	lsl.w	r2, r0, r2
 8001dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000e100 	.word	0xe000e100

08001dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	6039      	str	r1, [r7, #0]
 8001dde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	db0a      	blt.n	8001dfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	b2da      	uxtb	r2, r3
 8001dec:	490c      	ldr	r1, [pc, #48]	; (8001e20 <__NVIC_SetPriority+0x4c>)
 8001dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df2:	0112      	lsls	r2, r2, #4
 8001df4:	b2d2      	uxtb	r2, r2
 8001df6:	440b      	add	r3, r1
 8001df8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dfc:	e00a      	b.n	8001e14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	4908      	ldr	r1, [pc, #32]	; (8001e24 <__NVIC_SetPriority+0x50>)
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	f003 030f 	and.w	r3, r3, #15
 8001e0a:	3b04      	subs	r3, #4
 8001e0c:	0112      	lsls	r2, r2, #4
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	440b      	add	r3, r1
 8001e12:	761a      	strb	r2, [r3, #24]
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	e000e100 	.word	0xe000e100
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b089      	sub	sp, #36	; 0x24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	f1c3 0307 	rsb	r3, r3, #7
 8001e42:	2b04      	cmp	r3, #4
 8001e44:	bf28      	it	cs
 8001e46:	2304      	movcs	r3, #4
 8001e48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	3304      	adds	r3, #4
 8001e4e:	2b06      	cmp	r3, #6
 8001e50:	d902      	bls.n	8001e58 <NVIC_EncodePriority+0x30>
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	3b03      	subs	r3, #3
 8001e56:	e000      	b.n	8001e5a <NVIC_EncodePriority+0x32>
 8001e58:	2300      	movs	r3, #0
 8001e5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	43da      	mvns	r2, r3
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	401a      	ands	r2, r3
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e70:	f04f 31ff 	mov.w	r1, #4294967295
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7a:	43d9      	mvns	r1, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e80:	4313      	orrs	r3, r2
         );
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3724      	adds	r7, #36	; 0x24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7ff ff4c 	bl	8001d34 <__NVIC_SetPriorityGrouping>
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
 8001eb0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eb6:	f7ff ff61 	bl	8001d7c <__NVIC_GetPriorityGrouping>
 8001eba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	68b9      	ldr	r1, [r7, #8]
 8001ec0:	6978      	ldr	r0, [r7, #20]
 8001ec2:	f7ff ffb1 	bl	8001e28 <NVIC_EncodePriority>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ecc:	4611      	mov	r1, r2
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff ff80 	bl	8001dd4 <__NVIC_SetPriority>
}
 8001ed4:	bf00      	nop
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff ff54 	bl	8001d98 <__NVIC_EnableIRQ>
}
 8001ef0:	bf00      	nop
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f06:	f7ff ff09 	bl	8001d1c <HAL_GetTick>
 8001f0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d008      	beq.n	8001f2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2280      	movs	r2, #128	; 0x80
 8001f1c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e052      	b.n	8001fd0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f022 0216 	bic.w	r2, r2, #22
 8001f38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	695a      	ldr	r2, [r3, #20]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d103      	bne.n	8001f5a <HAL_DMA_Abort+0x62>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d007      	beq.n	8001f6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f022 0208 	bic.w	r2, r2, #8
 8001f68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 0201 	bic.w	r2, r2, #1
 8001f78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f7a:	e013      	b.n	8001fa4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f7c:	f7ff fece 	bl	8001d1c <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b05      	cmp	r3, #5
 8001f88:	d90c      	bls.n	8001fa4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2220      	movs	r2, #32
 8001f8e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2203      	movs	r2, #3
 8001f94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e015      	b.n	8001fd0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1e4      	bne.n	8001f7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb6:	223f      	movs	r2, #63	; 0x3f
 8001fb8:	409a      	lsls	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d004      	beq.n	8001ff6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2280      	movs	r2, #128	; 0x80
 8001ff0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e00c      	b.n	8002010 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2205      	movs	r2, #5
 8001ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 0201 	bic.w	r2, r2, #1
 800200c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800201c:	b480      	push	{r7}
 800201e:	b089      	sub	sp, #36	; 0x24
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800202a:	2300      	movs	r3, #0
 800202c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800202e:	2300      	movs	r3, #0
 8002030:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
 8002036:	e16b      	b.n	8002310 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002038:	2201      	movs	r2, #1
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	4013      	ands	r3, r2
 800204a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	429a      	cmp	r2, r3
 8002052:	f040 815a 	bne.w	800230a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 0303 	and.w	r3, r3, #3
 800205e:	2b01      	cmp	r3, #1
 8002060:	d005      	beq.n	800206e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800206a:	2b02      	cmp	r3, #2
 800206c:	d130      	bne.n	80020d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	2203      	movs	r2, #3
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	43db      	mvns	r3, r3
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	4013      	ands	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4313      	orrs	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020a4:	2201      	movs	r2, #1
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	43db      	mvns	r3, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4013      	ands	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	091b      	lsrs	r3, r3, #4
 80020ba:	f003 0201 	and.w	r2, r3, #1
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f003 0303 	and.w	r3, r3, #3
 80020d8:	2b03      	cmp	r3, #3
 80020da:	d017      	beq.n	800210c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	2203      	movs	r2, #3
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4013      	ands	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4313      	orrs	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 0303 	and.w	r3, r3, #3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d123      	bne.n	8002160 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	08da      	lsrs	r2, r3, #3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3208      	adds	r2, #8
 8002120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002124:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	f003 0307 	and.w	r3, r3, #7
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	220f      	movs	r2, #15
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	43db      	mvns	r3, r3
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	4013      	ands	r3, r2
 800213a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	691a      	ldr	r2, [r3, #16]
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4313      	orrs	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	08da      	lsrs	r2, r3, #3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3208      	adds	r2, #8
 800215a:	69b9      	ldr	r1, [r7, #24]
 800215c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	2203      	movs	r2, #3
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4013      	ands	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 0203 	and.w	r2, r3, #3
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	4313      	orrs	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800219c:	2b00      	cmp	r3, #0
 800219e:	f000 80b4 	beq.w	800230a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	4b60      	ldr	r3, [pc, #384]	; (8002328 <HAL_GPIO_Init+0x30c>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021aa:	4a5f      	ldr	r2, [pc, #380]	; (8002328 <HAL_GPIO_Init+0x30c>)
 80021ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b0:	6453      	str	r3, [r2, #68]	; 0x44
 80021b2:	4b5d      	ldr	r3, [pc, #372]	; (8002328 <HAL_GPIO_Init+0x30c>)
 80021b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021be:	4a5b      	ldr	r2, [pc, #364]	; (800232c <HAL_GPIO_Init+0x310>)
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	089b      	lsrs	r3, r3, #2
 80021c4:	3302      	adds	r3, #2
 80021c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	f003 0303 	and.w	r3, r3, #3
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	220f      	movs	r2, #15
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	4013      	ands	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a52      	ldr	r2, [pc, #328]	; (8002330 <HAL_GPIO_Init+0x314>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d02b      	beq.n	8002242 <HAL_GPIO_Init+0x226>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a51      	ldr	r2, [pc, #324]	; (8002334 <HAL_GPIO_Init+0x318>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d025      	beq.n	800223e <HAL_GPIO_Init+0x222>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a50      	ldr	r2, [pc, #320]	; (8002338 <HAL_GPIO_Init+0x31c>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d01f      	beq.n	800223a <HAL_GPIO_Init+0x21e>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a4f      	ldr	r2, [pc, #316]	; (800233c <HAL_GPIO_Init+0x320>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d019      	beq.n	8002236 <HAL_GPIO_Init+0x21a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a4e      	ldr	r2, [pc, #312]	; (8002340 <HAL_GPIO_Init+0x324>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d013      	beq.n	8002232 <HAL_GPIO_Init+0x216>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a4d      	ldr	r2, [pc, #308]	; (8002344 <HAL_GPIO_Init+0x328>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d00d      	beq.n	800222e <HAL_GPIO_Init+0x212>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a4c      	ldr	r2, [pc, #304]	; (8002348 <HAL_GPIO_Init+0x32c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d007      	beq.n	800222a <HAL_GPIO_Init+0x20e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a4b      	ldr	r2, [pc, #300]	; (800234c <HAL_GPIO_Init+0x330>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d101      	bne.n	8002226 <HAL_GPIO_Init+0x20a>
 8002222:	2307      	movs	r3, #7
 8002224:	e00e      	b.n	8002244 <HAL_GPIO_Init+0x228>
 8002226:	2308      	movs	r3, #8
 8002228:	e00c      	b.n	8002244 <HAL_GPIO_Init+0x228>
 800222a:	2306      	movs	r3, #6
 800222c:	e00a      	b.n	8002244 <HAL_GPIO_Init+0x228>
 800222e:	2305      	movs	r3, #5
 8002230:	e008      	b.n	8002244 <HAL_GPIO_Init+0x228>
 8002232:	2304      	movs	r3, #4
 8002234:	e006      	b.n	8002244 <HAL_GPIO_Init+0x228>
 8002236:	2303      	movs	r3, #3
 8002238:	e004      	b.n	8002244 <HAL_GPIO_Init+0x228>
 800223a:	2302      	movs	r3, #2
 800223c:	e002      	b.n	8002244 <HAL_GPIO_Init+0x228>
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <HAL_GPIO_Init+0x228>
 8002242:	2300      	movs	r3, #0
 8002244:	69fa      	ldr	r2, [r7, #28]
 8002246:	f002 0203 	and.w	r2, r2, #3
 800224a:	0092      	lsls	r2, r2, #2
 800224c:	4093      	lsls	r3, r2
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	4313      	orrs	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002254:	4935      	ldr	r1, [pc, #212]	; (800232c <HAL_GPIO_Init+0x310>)
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	089b      	lsrs	r3, r3, #2
 800225a:	3302      	adds	r3, #2
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002262:	4b3b      	ldr	r3, [pc, #236]	; (8002350 <HAL_GPIO_Init+0x334>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	43db      	mvns	r3, r3
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	4013      	ands	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002286:	4a32      	ldr	r2, [pc, #200]	; (8002350 <HAL_GPIO_Init+0x334>)
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800228c:	4b30      	ldr	r3, [pc, #192]	; (8002350 <HAL_GPIO_Init+0x334>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	43db      	mvns	r3, r3
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4013      	ands	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d003      	beq.n	80022b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022b0:	4a27      	ldr	r2, [pc, #156]	; (8002350 <HAL_GPIO_Init+0x334>)
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022b6:	4b26      	ldr	r3, [pc, #152]	; (8002350 <HAL_GPIO_Init+0x334>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	43db      	mvns	r3, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4013      	ands	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022da:	4a1d      	ldr	r2, [pc, #116]	; (8002350 <HAL_GPIO_Init+0x334>)
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022e0:	4b1b      	ldr	r3, [pc, #108]	; (8002350 <HAL_GPIO_Init+0x334>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	43db      	mvns	r3, r3
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4013      	ands	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d003      	beq.n	8002304 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	4313      	orrs	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002304:	4a12      	ldr	r2, [pc, #72]	; (8002350 <HAL_GPIO_Init+0x334>)
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	3301      	adds	r3, #1
 800230e:	61fb      	str	r3, [r7, #28]
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	2b0f      	cmp	r3, #15
 8002314:	f67f ae90 	bls.w	8002038 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002318:	bf00      	nop
 800231a:	bf00      	nop
 800231c:	3724      	adds	r7, #36	; 0x24
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	40023800 	.word	0x40023800
 800232c:	40013800 	.word	0x40013800
 8002330:	40020000 	.word	0x40020000
 8002334:	40020400 	.word	0x40020400
 8002338:	40020800 	.word	0x40020800
 800233c:	40020c00 	.word	0x40020c00
 8002340:	40021000 	.word	0x40021000
 8002344:	40021400 	.word	0x40021400
 8002348:	40021800 	.word	0x40021800
 800234c:	40021c00 	.word	0x40021c00
 8002350:	40013c00 	.word	0x40013c00

08002354 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	807b      	strh	r3, [r7, #2]
 8002360:	4613      	mov	r3, r2
 8002362:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002364:	787b      	ldrb	r3, [r7, #1]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800236a:	887a      	ldrh	r2, [r7, #2]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002370:	e003      	b.n	800237a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002372:	887b      	ldrh	r3, [r7, #2]
 8002374:	041a      	lsls	r2, r3, #16
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	619a      	str	r2, [r3, #24]
}
 800237a:	bf00      	nop
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
	...

08002388 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e267      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d075      	beq.n	8002492 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023a6:	4b88      	ldr	r3, [pc, #544]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 030c 	and.w	r3, r3, #12
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	d00c      	beq.n	80023cc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023b2:	4b85      	ldr	r3, [pc, #532]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023ba:	2b08      	cmp	r3, #8
 80023bc:	d112      	bne.n	80023e4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023be:	4b82      	ldr	r3, [pc, #520]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023ca:	d10b      	bne.n	80023e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023cc:	4b7e      	ldr	r3, [pc, #504]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d05b      	beq.n	8002490 <HAL_RCC_OscConfig+0x108>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d157      	bne.n	8002490 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e242      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023ec:	d106      	bne.n	80023fc <HAL_RCC_OscConfig+0x74>
 80023ee:	4b76      	ldr	r3, [pc, #472]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a75      	ldr	r2, [pc, #468]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80023f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	e01d      	b.n	8002438 <HAL_RCC_OscConfig+0xb0>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002404:	d10c      	bne.n	8002420 <HAL_RCC_OscConfig+0x98>
 8002406:	4b70      	ldr	r3, [pc, #448]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a6f      	ldr	r2, [pc, #444]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800240c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002410:	6013      	str	r3, [r2, #0]
 8002412:	4b6d      	ldr	r3, [pc, #436]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a6c      	ldr	r2, [pc, #432]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800241c:	6013      	str	r3, [r2, #0]
 800241e:	e00b      	b.n	8002438 <HAL_RCC_OscConfig+0xb0>
 8002420:	4b69      	ldr	r3, [pc, #420]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a68      	ldr	r2, [pc, #416]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002426:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800242a:	6013      	str	r3, [r2, #0]
 800242c:	4b66      	ldr	r3, [pc, #408]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a65      	ldr	r2, [pc, #404]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002432:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002436:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d013      	beq.n	8002468 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002440:	f7ff fc6c 	bl	8001d1c <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002448:	f7ff fc68 	bl	8001d1c <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b64      	cmp	r3, #100	; 0x64
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e207      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800245a:	4b5b      	ldr	r3, [pc, #364]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f0      	beq.n	8002448 <HAL_RCC_OscConfig+0xc0>
 8002466:	e014      	b.n	8002492 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002468:	f7ff fc58 	bl	8001d1c <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002470:	f7ff fc54 	bl	8001d1c <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b64      	cmp	r3, #100	; 0x64
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e1f3      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002482:	4b51      	ldr	r3, [pc, #324]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f0      	bne.n	8002470 <HAL_RCC_OscConfig+0xe8>
 800248e:	e000      	b.n	8002492 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002490:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d063      	beq.n	8002566 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800249e:	4b4a      	ldr	r3, [pc, #296]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f003 030c 	and.w	r3, r3, #12
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00b      	beq.n	80024c2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024aa:	4b47      	ldr	r3, [pc, #284]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d11c      	bne.n	80024f0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024b6:	4b44      	ldr	r3, [pc, #272]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d116      	bne.n	80024f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024c2:	4b41      	ldr	r3, [pc, #260]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d005      	beq.n	80024da <HAL_RCC_OscConfig+0x152>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d001      	beq.n	80024da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e1c7      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024da:	4b3b      	ldr	r3, [pc, #236]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	4937      	ldr	r1, [pc, #220]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ee:	e03a      	b.n	8002566 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d020      	beq.n	800253a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024f8:	4b34      	ldr	r3, [pc, #208]	; (80025cc <HAL_RCC_OscConfig+0x244>)
 80024fa:	2201      	movs	r2, #1
 80024fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fe:	f7ff fc0d 	bl	8001d1c <HAL_GetTick>
 8002502:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002506:	f7ff fc09 	bl	8001d1c <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e1a8      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002518:	4b2b      	ldr	r3, [pc, #172]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0f0      	beq.n	8002506 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002524:	4b28      	ldr	r3, [pc, #160]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	00db      	lsls	r3, r3, #3
 8002532:	4925      	ldr	r1, [pc, #148]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 8002534:	4313      	orrs	r3, r2
 8002536:	600b      	str	r3, [r1, #0]
 8002538:	e015      	b.n	8002566 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800253a:	4b24      	ldr	r3, [pc, #144]	; (80025cc <HAL_RCC_OscConfig+0x244>)
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002540:	f7ff fbec 	bl	8001d1c <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002548:	f7ff fbe8 	bl	8001d1c <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e187      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800255a:	4b1b      	ldr	r3, [pc, #108]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f0      	bne.n	8002548 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0308 	and.w	r3, r3, #8
 800256e:	2b00      	cmp	r3, #0
 8002570:	d036      	beq.n	80025e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	695b      	ldr	r3, [r3, #20]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d016      	beq.n	80025a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800257a:	4b15      	ldr	r3, [pc, #84]	; (80025d0 <HAL_RCC_OscConfig+0x248>)
 800257c:	2201      	movs	r2, #1
 800257e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002580:	f7ff fbcc 	bl	8001d1c <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002588:	f7ff fbc8 	bl	8001d1c <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e167      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800259a:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <HAL_RCC_OscConfig+0x240>)
 800259c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0f0      	beq.n	8002588 <HAL_RCC_OscConfig+0x200>
 80025a6:	e01b      	b.n	80025e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025a8:	4b09      	ldr	r3, [pc, #36]	; (80025d0 <HAL_RCC_OscConfig+0x248>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ae:	f7ff fbb5 	bl	8001d1c <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025b4:	e00e      	b.n	80025d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025b6:	f7ff fbb1 	bl	8001d1c <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d907      	bls.n	80025d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e150      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
 80025c8:	40023800 	.word	0x40023800
 80025cc:	42470000 	.word	0x42470000
 80025d0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025d4:	4b88      	ldr	r3, [pc, #544]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80025d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1ea      	bne.n	80025b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f000 8097 	beq.w	800271c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025ee:	2300      	movs	r3, #0
 80025f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025f2:	4b81      	ldr	r3, [pc, #516]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80025f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d10f      	bne.n	800261e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025fe:	2300      	movs	r3, #0
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	4b7d      	ldr	r3, [pc, #500]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	4a7c      	ldr	r2, [pc, #496]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800260c:	6413      	str	r3, [r2, #64]	; 0x40
 800260e:	4b7a      	ldr	r3, [pc, #488]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002616:	60bb      	str	r3, [r7, #8]
 8002618:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800261a:	2301      	movs	r3, #1
 800261c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800261e:	4b77      	ldr	r3, [pc, #476]	; (80027fc <HAL_RCC_OscConfig+0x474>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002626:	2b00      	cmp	r3, #0
 8002628:	d118      	bne.n	800265c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800262a:	4b74      	ldr	r3, [pc, #464]	; (80027fc <HAL_RCC_OscConfig+0x474>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a73      	ldr	r2, [pc, #460]	; (80027fc <HAL_RCC_OscConfig+0x474>)
 8002630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002634:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002636:	f7ff fb71 	bl	8001d1c <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800263e:	f7ff fb6d 	bl	8001d1c <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e10c      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002650:	4b6a      	ldr	r3, [pc, #424]	; (80027fc <HAL_RCC_OscConfig+0x474>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0f0      	beq.n	800263e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d106      	bne.n	8002672 <HAL_RCC_OscConfig+0x2ea>
 8002664:	4b64      	ldr	r3, [pc, #400]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002668:	4a63      	ldr	r2, [pc, #396]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800266a:	f043 0301 	orr.w	r3, r3, #1
 800266e:	6713      	str	r3, [r2, #112]	; 0x70
 8002670:	e01c      	b.n	80026ac <HAL_RCC_OscConfig+0x324>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	2b05      	cmp	r3, #5
 8002678:	d10c      	bne.n	8002694 <HAL_RCC_OscConfig+0x30c>
 800267a:	4b5f      	ldr	r3, [pc, #380]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800267c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800267e:	4a5e      	ldr	r2, [pc, #376]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002680:	f043 0304 	orr.w	r3, r3, #4
 8002684:	6713      	str	r3, [r2, #112]	; 0x70
 8002686:	4b5c      	ldr	r3, [pc, #368]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800268a:	4a5b      	ldr	r2, [pc, #364]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6713      	str	r3, [r2, #112]	; 0x70
 8002692:	e00b      	b.n	80026ac <HAL_RCC_OscConfig+0x324>
 8002694:	4b58      	ldr	r3, [pc, #352]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002698:	4a57      	ldr	r2, [pc, #348]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800269a:	f023 0301 	bic.w	r3, r3, #1
 800269e:	6713      	str	r3, [r2, #112]	; 0x70
 80026a0:	4b55      	ldr	r3, [pc, #340]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80026a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a4:	4a54      	ldr	r2, [pc, #336]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80026a6:	f023 0304 	bic.w	r3, r3, #4
 80026aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d015      	beq.n	80026e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b4:	f7ff fb32 	bl	8001d1c <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ba:	e00a      	b.n	80026d2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026bc:	f7ff fb2e 	bl	8001d1c <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e0cb      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d2:	4b49      	ldr	r3, [pc, #292]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80026d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0ee      	beq.n	80026bc <HAL_RCC_OscConfig+0x334>
 80026de:	e014      	b.n	800270a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e0:	f7ff fb1c 	bl	8001d1c <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e6:	e00a      	b.n	80026fe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e8:	f7ff fb18 	bl	8001d1c <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e0b5      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026fe:	4b3e      	ldr	r3, [pc, #248]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1ee      	bne.n	80026e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800270a:	7dfb      	ldrb	r3, [r7, #23]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d105      	bne.n	800271c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002710:	4b39      	ldr	r3, [pc, #228]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	4a38      	ldr	r2, [pc, #224]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002716:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800271a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 80a1 	beq.w	8002868 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002726:	4b34      	ldr	r3, [pc, #208]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b08      	cmp	r3, #8
 8002730:	d05c      	beq.n	80027ec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	2b02      	cmp	r3, #2
 8002738:	d141      	bne.n	80027be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800273a:	4b31      	ldr	r3, [pc, #196]	; (8002800 <HAL_RCC_OscConfig+0x478>)
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002740:	f7ff faec 	bl	8001d1c <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002748:	f7ff fae8 	bl	8001d1c <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e087      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800275a:	4b27      	ldr	r3, [pc, #156]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1f0      	bne.n	8002748 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	69da      	ldr	r2, [r3, #28]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	431a      	orrs	r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002774:	019b      	lsls	r3, r3, #6
 8002776:	431a      	orrs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277c:	085b      	lsrs	r3, r3, #1
 800277e:	3b01      	subs	r3, #1
 8002780:	041b      	lsls	r3, r3, #16
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002788:	061b      	lsls	r3, r3, #24
 800278a:	491b      	ldr	r1, [pc, #108]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 800278c:	4313      	orrs	r3, r2
 800278e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002790:	4b1b      	ldr	r3, [pc, #108]	; (8002800 <HAL_RCC_OscConfig+0x478>)
 8002792:	2201      	movs	r2, #1
 8002794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002796:	f7ff fac1 	bl	8001d1c <HAL_GetTick>
 800279a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800279e:	f7ff fabd 	bl	8001d1c <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e05c      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b0:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d0f0      	beq.n	800279e <HAL_RCC_OscConfig+0x416>
 80027bc:	e054      	b.n	8002868 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027be:	4b10      	ldr	r3, [pc, #64]	; (8002800 <HAL_RCC_OscConfig+0x478>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c4:	f7ff faaa 	bl	8001d1c <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027cc:	f7ff faa6 	bl	8001d1c <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e045      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027de:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <HAL_RCC_OscConfig+0x470>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1f0      	bne.n	80027cc <HAL_RCC_OscConfig+0x444>
 80027ea:	e03d      	b.n	8002868 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d107      	bne.n	8002804 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e038      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
 80027f8:	40023800 	.word	0x40023800
 80027fc:	40007000 	.word	0x40007000
 8002800:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002804:	4b1b      	ldr	r3, [pc, #108]	; (8002874 <HAL_RCC_OscConfig+0x4ec>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d028      	beq.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800281c:	429a      	cmp	r2, r3
 800281e:	d121      	bne.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800282a:	429a      	cmp	r2, r3
 800282c:	d11a      	bne.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002834:	4013      	ands	r3, r2
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800283a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800283c:	4293      	cmp	r3, r2
 800283e:	d111      	bne.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284a:	085b      	lsrs	r3, r3, #1
 800284c:	3b01      	subs	r3, #1
 800284e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002850:	429a      	cmp	r2, r3
 8002852:	d107      	bne.n	8002864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800285e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002860:	429a      	cmp	r2, r3
 8002862:	d001      	beq.n	8002868 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e000      	b.n	800286a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40023800 	.word	0x40023800

08002878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0cc      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800288c:	4b68      	ldr	r3, [pc, #416]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d90c      	bls.n	80028b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289a:	4b65      	ldr	r3, [pc, #404]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a2:	4b63      	ldr	r3, [pc, #396]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0307 	and.w	r3, r3, #7
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d001      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e0b8      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d020      	beq.n	8002902 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d005      	beq.n	80028d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028cc:	4b59      	ldr	r3, [pc, #356]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	4a58      	ldr	r2, [pc, #352]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0308 	and.w	r3, r3, #8
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028e4:	4b53      	ldr	r3, [pc, #332]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	4a52      	ldr	r2, [pc, #328]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80028ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028f0:	4b50      	ldr	r3, [pc, #320]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	494d      	ldr	r1, [pc, #308]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	2b00      	cmp	r3, #0
 800290c:	d044      	beq.n	8002998 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d107      	bne.n	8002926 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002916:	4b47      	ldr	r3, [pc, #284]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d119      	bne.n	8002956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e07f      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	2b02      	cmp	r3, #2
 800292c:	d003      	beq.n	8002936 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002932:	2b03      	cmp	r3, #3
 8002934:	d107      	bne.n	8002946 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002936:	4b3f      	ldr	r3, [pc, #252]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d109      	bne.n	8002956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e06f      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002946:	4b3b      	ldr	r3, [pc, #236]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e067      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002956:	4b37      	ldr	r3, [pc, #220]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f023 0203 	bic.w	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	4934      	ldr	r1, [pc, #208]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002964:	4313      	orrs	r3, r2
 8002966:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002968:	f7ff f9d8 	bl	8001d1c <HAL_GetTick>
 800296c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800296e:	e00a      	b.n	8002986 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002970:	f7ff f9d4 	bl	8001d1c <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	f241 3288 	movw	r2, #5000	; 0x1388
 800297e:	4293      	cmp	r3, r2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e04f      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002986:	4b2b      	ldr	r3, [pc, #172]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 020c 	and.w	r2, r3, #12
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	429a      	cmp	r2, r3
 8002996:	d1eb      	bne.n	8002970 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002998:	4b25      	ldr	r3, [pc, #148]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0307 	and.w	r3, r3, #7
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d20c      	bcs.n	80029c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a6:	4b22      	ldr	r3, [pc, #136]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ae:	4b20      	ldr	r3, [pc, #128]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	683a      	ldr	r2, [r7, #0]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d001      	beq.n	80029c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e032      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d008      	beq.n	80029de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029cc:	4b19      	ldr	r3, [pc, #100]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4916      	ldr	r1, [pc, #88]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d009      	beq.n	80029fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029ea:	4b12      	ldr	r3, [pc, #72]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	490e      	ldr	r1, [pc, #56]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029fe:	f000 f821 	bl	8002a44 <HAL_RCC_GetSysClockFreq>
 8002a02:	4602      	mov	r2, r0
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	091b      	lsrs	r3, r3, #4
 8002a0a:	f003 030f 	and.w	r3, r3, #15
 8002a0e:	490a      	ldr	r1, [pc, #40]	; (8002a38 <HAL_RCC_ClockConfig+0x1c0>)
 8002a10:	5ccb      	ldrb	r3, [r1, r3]
 8002a12:	fa22 f303 	lsr.w	r3, r2, r3
 8002a16:	4a09      	ldr	r2, [pc, #36]	; (8002a3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002a1a:	4b09      	ldr	r3, [pc, #36]	; (8002a40 <HAL_RCC_ClockConfig+0x1c8>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7fe ffce 	bl	80019c0 <HAL_InitTick>

  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40023c00 	.word	0x40023c00
 8002a34:	40023800 	.word	0x40023800
 8002a38:	080099f4 	.word	0x080099f4
 8002a3c:	2000000c 	.word	0x2000000c
 8002a40:	20000010 	.word	0x20000010

08002a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a48:	b094      	sub	sp, #80	; 0x50
 8002a4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8002a54:	2300      	movs	r3, #0
 8002a56:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a5c:	4b79      	ldr	r3, [pc, #484]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f003 030c 	and.w	r3, r3, #12
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d00d      	beq.n	8002a84 <HAL_RCC_GetSysClockFreq+0x40>
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	f200 80e1 	bhi.w	8002c30 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <HAL_RCC_GetSysClockFreq+0x34>
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d003      	beq.n	8002a7e <HAL_RCC_GetSysClockFreq+0x3a>
 8002a76:	e0db      	b.n	8002c30 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a78:	4b73      	ldr	r3, [pc, #460]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a7a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a7c:	e0db      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a7e:	4b73      	ldr	r3, [pc, #460]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x208>)
 8002a80:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a82:	e0d8      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a84:	4b6f      	ldr	r3, [pc, #444]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a8c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a8e:	4b6d      	ldr	r3, [pc, #436]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d063      	beq.n	8002b62 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a9a:	4b6a      	ldr	r3, [pc, #424]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	099b      	lsrs	r3, r3, #6
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	63bb      	str	r3, [r7, #56]	; 0x38
 8002aa4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002aa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aac:	633b      	str	r3, [r7, #48]	; 0x30
 8002aae:	2300      	movs	r3, #0
 8002ab0:	637b      	str	r3, [r7, #52]	; 0x34
 8002ab2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002ab6:	4622      	mov	r2, r4
 8002ab8:	462b      	mov	r3, r5
 8002aba:	f04f 0000 	mov.w	r0, #0
 8002abe:	f04f 0100 	mov.w	r1, #0
 8002ac2:	0159      	lsls	r1, r3, #5
 8002ac4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ac8:	0150      	lsls	r0, r2, #5
 8002aca:	4602      	mov	r2, r0
 8002acc:	460b      	mov	r3, r1
 8002ace:	4621      	mov	r1, r4
 8002ad0:	1a51      	subs	r1, r2, r1
 8002ad2:	6139      	str	r1, [r7, #16]
 8002ad4:	4629      	mov	r1, r5
 8002ad6:	eb63 0301 	sbc.w	r3, r3, r1
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	f04f 0200 	mov.w	r2, #0
 8002ae0:	f04f 0300 	mov.w	r3, #0
 8002ae4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ae8:	4659      	mov	r1, fp
 8002aea:	018b      	lsls	r3, r1, #6
 8002aec:	4651      	mov	r1, sl
 8002aee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002af2:	4651      	mov	r1, sl
 8002af4:	018a      	lsls	r2, r1, #6
 8002af6:	4651      	mov	r1, sl
 8002af8:	ebb2 0801 	subs.w	r8, r2, r1
 8002afc:	4659      	mov	r1, fp
 8002afe:	eb63 0901 	sbc.w	r9, r3, r1
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	f04f 0300 	mov.w	r3, #0
 8002b0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b16:	4690      	mov	r8, r2
 8002b18:	4699      	mov	r9, r3
 8002b1a:	4623      	mov	r3, r4
 8002b1c:	eb18 0303 	adds.w	r3, r8, r3
 8002b20:	60bb      	str	r3, [r7, #8]
 8002b22:	462b      	mov	r3, r5
 8002b24:	eb49 0303 	adc.w	r3, r9, r3
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	f04f 0200 	mov.w	r2, #0
 8002b2e:	f04f 0300 	mov.w	r3, #0
 8002b32:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b36:	4629      	mov	r1, r5
 8002b38:	024b      	lsls	r3, r1, #9
 8002b3a:	4621      	mov	r1, r4
 8002b3c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b40:	4621      	mov	r1, r4
 8002b42:	024a      	lsls	r2, r1, #9
 8002b44:	4610      	mov	r0, r2
 8002b46:	4619      	mov	r1, r3
 8002b48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b50:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b54:	f7fd fba4 	bl	80002a0 <__aeabi_uldivmod>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	460b      	mov	r3, r1
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b60:	e058      	b.n	8002c14 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b62:	4b38      	ldr	r3, [pc, #224]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	099b      	lsrs	r3, r3, #6
 8002b68:	2200      	movs	r2, #0
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	4611      	mov	r1, r2
 8002b6e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b72:	623b      	str	r3, [r7, #32]
 8002b74:	2300      	movs	r3, #0
 8002b76:	627b      	str	r3, [r7, #36]	; 0x24
 8002b78:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b7c:	4642      	mov	r2, r8
 8002b7e:	464b      	mov	r3, r9
 8002b80:	f04f 0000 	mov.w	r0, #0
 8002b84:	f04f 0100 	mov.w	r1, #0
 8002b88:	0159      	lsls	r1, r3, #5
 8002b8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b8e:	0150      	lsls	r0, r2, #5
 8002b90:	4602      	mov	r2, r0
 8002b92:	460b      	mov	r3, r1
 8002b94:	4641      	mov	r1, r8
 8002b96:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b9a:	4649      	mov	r1, r9
 8002b9c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ba0:	f04f 0200 	mov.w	r2, #0
 8002ba4:	f04f 0300 	mov.w	r3, #0
 8002ba8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002bac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002bb0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002bb4:	ebb2 040a 	subs.w	r4, r2, sl
 8002bb8:	eb63 050b 	sbc.w	r5, r3, fp
 8002bbc:	f04f 0200 	mov.w	r2, #0
 8002bc0:	f04f 0300 	mov.w	r3, #0
 8002bc4:	00eb      	lsls	r3, r5, #3
 8002bc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bca:	00e2      	lsls	r2, r4, #3
 8002bcc:	4614      	mov	r4, r2
 8002bce:	461d      	mov	r5, r3
 8002bd0:	4643      	mov	r3, r8
 8002bd2:	18e3      	adds	r3, r4, r3
 8002bd4:	603b      	str	r3, [r7, #0]
 8002bd6:	464b      	mov	r3, r9
 8002bd8:	eb45 0303 	adc.w	r3, r5, r3
 8002bdc:	607b      	str	r3, [r7, #4]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	f04f 0300 	mov.w	r3, #0
 8002be6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bea:	4629      	mov	r1, r5
 8002bec:	028b      	lsls	r3, r1, #10
 8002bee:	4621      	mov	r1, r4
 8002bf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bf4:	4621      	mov	r1, r4
 8002bf6:	028a      	lsls	r2, r1, #10
 8002bf8:	4610      	mov	r0, r2
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bfe:	2200      	movs	r2, #0
 8002c00:	61bb      	str	r3, [r7, #24]
 8002c02:	61fa      	str	r2, [r7, #28]
 8002c04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c08:	f7fd fb4a 	bl	80002a0 <__aeabi_uldivmod>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4613      	mov	r3, r2
 8002c12:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c14:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	0c1b      	lsrs	r3, r3, #16
 8002c1a:	f003 0303 	and.w	r3, r3, #3
 8002c1e:	3301      	adds	r3, #1
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002c24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c2e:	e002      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c30:	4b05      	ldr	r3, [pc, #20]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c32:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3750      	adds	r7, #80	; 0x50
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c42:	bf00      	nop
 8002c44:	40023800 	.word	0x40023800
 8002c48:	00f42400 	.word	0x00f42400
 8002c4c:	007a1200 	.word	0x007a1200

08002c50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c54:	4b03      	ldr	r3, [pc, #12]	; (8002c64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c56:	681b      	ldr	r3, [r3, #0]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	2000000c 	.word	0x2000000c

08002c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c6c:	f7ff fff0 	bl	8002c50 <HAL_RCC_GetHCLKFreq>
 8002c70:	4602      	mov	r2, r0
 8002c72:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	0a9b      	lsrs	r3, r3, #10
 8002c78:	f003 0307 	and.w	r3, r3, #7
 8002c7c:	4903      	ldr	r1, [pc, #12]	; (8002c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c7e:	5ccb      	ldrb	r3, [r1, r3]
 8002c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40023800 	.word	0x40023800
 8002c8c:	08009a04 	.word	0x08009a04

08002c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c94:	f7ff ffdc 	bl	8002c50 <HAL_RCC_GetHCLKFreq>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	0b5b      	lsrs	r3, r3, #13
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	4903      	ldr	r1, [pc, #12]	; (8002cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ca6:	5ccb      	ldrb	r3, [r1, r3]
 8002ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	08009a04 	.word	0x08009a04

08002cb8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	220f      	movs	r2, #15
 8002cc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002cc8:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <HAL_RCC_GetClockConfig+0x5c>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 0203 	and.w	r2, r3, #3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002cd4:	4b0f      	ldr	r3, [pc, #60]	; (8002d14 <HAL_RCC_GetClockConfig+0x5c>)
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002ce0:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <HAL_RCC_GetClockConfig+0x5c>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002cec:	4b09      	ldr	r3, [pc, #36]	; (8002d14 <HAL_RCC_GetClockConfig+0x5c>)
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	08db      	lsrs	r3, r3, #3
 8002cf2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002cfa:	4b07      	ldr	r3, [pc, #28]	; (8002d18 <HAL_RCC_GetClockConfig+0x60>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0207 	and.w	r2, r3, #7
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	601a      	str	r2, [r3, #0]
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40023800 	.word	0x40023800
 8002d18:	40023c00 	.word	0x40023c00

08002d1c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d105      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d035      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002d44:	4b62      	ldr	r3, [pc, #392]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d4a:	f7fe ffe7 	bl	8001d1c <HAL_GetTick>
 8002d4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d50:	e008      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002d52:	f7fe ffe3 	bl	8001d1c <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e0b0      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d64:	4b5b      	ldr	r3, [pc, #364]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1f0      	bne.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	019a      	lsls	r2, r3, #6
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	071b      	lsls	r3, r3, #28
 8002d7c:	4955      	ldr	r1, [pc, #340]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002d84:	4b52      	ldr	r3, [pc, #328]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d8a:	f7fe ffc7 	bl	8001d1c <HAL_GetTick>
 8002d8e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d90:	e008      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002d92:	f7fe ffc3 	bl	8001d1c <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e090      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002da4:	4b4b      	ldr	r3, [pc, #300]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d0f0      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8083 	beq.w	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	4b44      	ldr	r3, [pc, #272]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	4a43      	ldr	r2, [pc, #268]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dcc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dce:	4b41      	ldr	r3, [pc, #260]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002dda:	4b3f      	ldr	r3, [pc, #252]	; (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a3e      	ldr	r2, [pc, #248]	; (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002de6:	f7fe ff99 	bl	8001d1c <HAL_GetTick>
 8002dea:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002dec:	e008      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dee:	f7fe ff95 	bl	8001d1c <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e062      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002e00:	4b35      	ldr	r3, [pc, #212]	; (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0f0      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e0c:	4b31      	ldr	r3, [pc, #196]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e14:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d02f      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d028      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e2a:	4b2a      	ldr	r3, [pc, #168]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e32:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e34:	4b29      	ldr	r3, [pc, #164]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e36:	2201      	movs	r2, #1
 8002e38:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e3a:	4b28      	ldr	r3, [pc, #160]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002e40:	4a24      	ldr	r2, [pc, #144]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002e46:	4b23      	ldr	r3, [pc, #140]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d114      	bne.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002e52:	f7fe ff63 	bl	8001d1c <HAL_GetTick>
 8002e56:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e58:	e00a      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e5a:	f7fe ff5f 	bl	8001d1c <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e02a      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e70:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0ee      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e88:	d10d      	bne.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002e8a:	4b12      	ldr	r3, [pc, #72]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e9e:	490d      	ldr	r1, [pc, #52]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	608b      	str	r3, [r1, #8]
 8002ea4:	e005      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002ea6:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	4a0a      	ldr	r2, [pc, #40]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002eac:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002eb0:	6093      	str	r3, [r2, #8]
 8002eb2:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002eb4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ebe:	4905      	ldr	r1, [pc, #20]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	670b      	str	r3, [r1, #112]	; 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3718      	adds	r7, #24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	42470068 	.word	0x42470068
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	40007000 	.word	0x40007000
 8002edc:	42470e40 	.word	0x42470e40

08002ee0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e073      	b.n	8002fda <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	7f5b      	ldrb	r3, [r3, #29]
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d105      	bne.n	8002f08 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7fe fce2 	bl	80018cc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	f003 0310 	and.w	r3, r3, #16
 8002f18:	2b10      	cmp	r3, #16
 8002f1a:	d055      	beq.n	8002fc8 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	22ca      	movs	r2, #202	; 0xca
 8002f22:	625a      	str	r2, [r3, #36]	; 0x24
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2253      	movs	r2, #83	; 0x53
 8002f2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 fa49 	bl	80033c4 <RTC_EnterInitMode>
 8002f32:	4603      	mov	r3, r0
 8002f34:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d12c      	bne.n	8002f96 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	6812      	ldr	r2, [r2, #0]
 8002f46:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002f4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f4e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	6899      	ldr	r1, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	431a      	orrs	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	68d2      	ldr	r2, [r2, #12]
 8002f76:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6919      	ldr	r1, [r3, #16]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	041a      	lsls	r2, r3, #16
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 fa50 	bl	8003432 <RTC_ExitInitMode>
 8002f92:	4603      	mov	r3, r0
 8002f94:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d110      	bne.n	8002fbe <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002faa:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	699a      	ldr	r2, [r3, #24]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	22ff      	movs	r2, #255	; 0xff
 8002fc4:	625a      	str	r2, [r3, #36]	; 0x24
 8002fc6:	e001      	b.n	8002fcc <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d102      	bne.n	8002fd8 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002fe2:	b590      	push	{r4, r7, lr}
 8002fe4:	b087      	sub	sp, #28
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	60f8      	str	r0, [r7, #12]
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	7f1b      	ldrb	r3, [r3, #28]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d101      	bne.n	8002ffe <HAL_RTC_SetTime+0x1c>
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	e087      	b.n	800310e <HAL_RTC_SetTime+0x12c>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2201      	movs	r2, #1
 8003002:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2202      	movs	r2, #2
 8003008:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d126      	bne.n	800305e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800301a:	2b00      	cmp	r3, #0
 800301c:	d102      	bne.n	8003024 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	2200      	movs	r2, #0
 8003022:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	4618      	mov	r0, r3
 800302a:	f000 fa27 	bl	800347c <RTC_ByteToBcd2>
 800302e:	4603      	mov	r3, r0
 8003030:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	785b      	ldrb	r3, [r3, #1]
 8003036:	4618      	mov	r0, r3
 8003038:	f000 fa20 	bl	800347c <RTC_ByteToBcd2>
 800303c:	4603      	mov	r3, r0
 800303e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003040:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	789b      	ldrb	r3, [r3, #2]
 8003046:	4618      	mov	r0, r3
 8003048:	f000 fa18 	bl	800347c <RTC_ByteToBcd2>
 800304c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800304e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	78db      	ldrb	r3, [r3, #3]
 8003056:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003058:	4313      	orrs	r3, r2
 800305a:	617b      	str	r3, [r7, #20]
 800305c:	e018      	b.n	8003090 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003068:	2b00      	cmp	r3, #0
 800306a:	d102      	bne.n	8003072 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	2200      	movs	r2, #0
 8003070:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	785b      	ldrb	r3, [r3, #1]
 800307c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800307e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003080:	68ba      	ldr	r2, [r7, #8]
 8003082:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003084:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	78db      	ldrb	r3, [r3, #3]
 800308a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800308c:	4313      	orrs	r3, r2
 800308e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	22ca      	movs	r2, #202	; 0xca
 8003096:	625a      	str	r2, [r3, #36]	; 0x24
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2253      	movs	r2, #83	; 0x53
 800309e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 f98f 	bl	80033c4 <RTC_EnterInitMode>
 80030a6:	4603      	mov	r3, r0
 80030a8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80030aa:	7cfb      	ldrb	r3, [r7, #19]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d120      	bne.n	80030f2 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80030ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80030be:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80030ce:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6899      	ldr	r1, [r3, #8]
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	68da      	ldr	r2, [r3, #12]
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	431a      	orrs	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 f9a2 	bl	8003432 <RTC_ExitInitMode>
 80030ee:	4603      	mov	r3, r0
 80030f0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80030f2:	7cfb      	ldrb	r3, [r7, #19]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d102      	bne.n	80030fe <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2201      	movs	r2, #1
 80030fc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	22ff      	movs	r2, #255	; 0xff
 8003104:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	771a      	strb	r2, [r3, #28]

  return status;
 800310c:	7cfb      	ldrb	r3, [r7, #19]
}
 800310e:	4618      	mov	r0, r3
 8003110:	371c      	adds	r7, #28
 8003112:	46bd      	mov	sp, r7
 8003114:	bd90      	pop	{r4, r7, pc}

08003116 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b086      	sub	sp, #24
 800311a:	af00      	add	r7, sp, #0
 800311c:	60f8      	str	r0, [r7, #12]
 800311e:	60b9      	str	r1, [r7, #8]
 8003120:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003122:	2300      	movs	r3, #0
 8003124:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003148:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800314c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	0c1b      	lsrs	r3, r3, #16
 8003152:	b2db      	uxtb	r3, r3
 8003154:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003158:	b2da      	uxtb	r2, r3
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	0a1b      	lsrs	r3, r3, #8
 8003162:	b2db      	uxtb	r3, r3
 8003164:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003168:	b2da      	uxtb	r2, r3
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	b2db      	uxtb	r3, r3
 8003172:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003176:	b2da      	uxtb	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	0d9b      	lsrs	r3, r3, #22
 8003180:	b2db      	uxtb	r3, r3
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	b2da      	uxtb	r2, r3
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d11a      	bne.n	80031c8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f000 f98e 	bl	80034b8 <RTC_Bcd2ToByte>
 800319c:	4603      	mov	r3, r0
 800319e:	461a      	mov	r2, r3
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	785b      	ldrb	r3, [r3, #1]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f000 f985 	bl	80034b8 <RTC_Bcd2ToByte>
 80031ae:	4603      	mov	r3, r0
 80031b0:	461a      	mov	r2, r3
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	789b      	ldrb	r3, [r3, #2]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 f97c 	bl	80034b8 <RTC_Bcd2ToByte>
 80031c0:	4603      	mov	r3, r0
 80031c2:	461a      	mov	r2, r3
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3718      	adds	r7, #24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80031d2:	b590      	push	{r4, r7, lr}
 80031d4:	b087      	sub	sp, #28
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	60b9      	str	r1, [r7, #8]
 80031dc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80031de:	2300      	movs	r3, #0
 80031e0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	7f1b      	ldrb	r3, [r3, #28]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d101      	bne.n	80031ee <HAL_RTC_SetDate+0x1c>
 80031ea:	2302      	movs	r3, #2
 80031ec:	e071      	b.n	80032d2 <HAL_RTC_SetDate+0x100>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2201      	movs	r2, #1
 80031f2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2202      	movs	r2, #2
 80031f8:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10e      	bne.n	800321e <HAL_RTC_SetDate+0x4c>
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	785b      	ldrb	r3, [r3, #1]
 8003204:	f003 0310 	and.w	r3, r3, #16
 8003208:	2b00      	cmp	r3, #0
 800320a:	d008      	beq.n	800321e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	785b      	ldrb	r3, [r3, #1]
 8003210:	f023 0310 	bic.w	r3, r3, #16
 8003214:	b2db      	uxtb	r3, r3
 8003216:	330a      	adds	r3, #10
 8003218:	b2da      	uxtb	r2, r3
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d11c      	bne.n	800325e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	78db      	ldrb	r3, [r3, #3]
 8003228:	4618      	mov	r0, r3
 800322a:	f000 f927 	bl	800347c <RTC_ByteToBcd2>
 800322e:	4603      	mov	r3, r0
 8003230:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	785b      	ldrb	r3, [r3, #1]
 8003236:	4618      	mov	r0, r3
 8003238:	f000 f920 	bl	800347c <RTC_ByteToBcd2>
 800323c:	4603      	mov	r3, r0
 800323e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003240:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	789b      	ldrb	r3, [r3, #2]
 8003246:	4618      	mov	r0, r3
 8003248:	f000 f918 	bl	800347c <RTC_ByteToBcd2>
 800324c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800324e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003258:	4313      	orrs	r3, r2
 800325a:	617b      	str	r3, [r7, #20]
 800325c:	e00e      	b.n	800327c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	78db      	ldrb	r3, [r3, #3]
 8003262:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	785b      	ldrb	r3, [r3, #1]
 8003268:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800326a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003270:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003278:	4313      	orrs	r3, r2
 800327a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	22ca      	movs	r2, #202	; 0xca
 8003282:	625a      	str	r2, [r3, #36]	; 0x24
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2253      	movs	r2, #83	; 0x53
 800328a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f000 f899 	bl	80033c4 <RTC_EnterInitMode>
 8003292:	4603      	mov	r3, r0
 8003294:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003296:	7cfb      	ldrb	r3, [r7, #19]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10c      	bne.n	80032b6 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80032a6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80032aa:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80032ac:	68f8      	ldr	r0, [r7, #12]
 80032ae:	f000 f8c0 	bl	8003432 <RTC_ExitInitMode>
 80032b2:	4603      	mov	r3, r0
 80032b4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80032b6:	7cfb      	ldrb	r3, [r7, #19]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d102      	bne.n	80032c2 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2201      	movs	r2, #1
 80032c0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	22ff      	movs	r2, #255	; 0xff
 80032c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	771a      	strb	r2, [r3, #28]

  return status;
 80032d0:	7cfb      	ldrb	r3, [r7, #19]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	371c      	adds	r7, #28
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd90      	pop	{r4, r7, pc}

080032da <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b086      	sub	sp, #24
 80032de:	af00      	add	r7, sp, #0
 80032e0:	60f8      	str	r0, [r7, #12]
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80032f4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80032f8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	0c1b      	lsrs	r3, r3, #16
 80032fe:	b2da      	uxtb	r2, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	0a1b      	lsrs	r3, r3, #8
 8003308:	b2db      	uxtb	r3, r3
 800330a:	f003 031f 	and.w	r3, r3, #31
 800330e:	b2da      	uxtb	r2, r3
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	b2db      	uxtb	r3, r3
 8003318:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800331c:	b2da      	uxtb	r2, r3
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	0b5b      	lsrs	r3, r3, #13
 8003326:	b2db      	uxtb	r3, r3
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	b2da      	uxtb	r2, r3
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d11a      	bne.n	800336e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	78db      	ldrb	r3, [r3, #3]
 800333c:	4618      	mov	r0, r3
 800333e:	f000 f8bb 	bl	80034b8 <RTC_Bcd2ToByte>
 8003342:	4603      	mov	r3, r0
 8003344:	461a      	mov	r2, r3
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	785b      	ldrb	r3, [r3, #1]
 800334e:	4618      	mov	r0, r3
 8003350:	f000 f8b2 	bl	80034b8 <RTC_Bcd2ToByte>
 8003354:	4603      	mov	r3, r0
 8003356:	461a      	mov	r2, r3
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	789b      	ldrb	r3, [r3, #2]
 8003360:	4618      	mov	r0, r3
 8003362:	f000 f8a9 	bl	80034b8 <RTC_Bcd2ToByte>
 8003366:	4603      	mov	r3, r0
 8003368:	461a      	mov	r2, r3
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3718      	adds	r7, #24
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a0d      	ldr	r2, [pc, #52]	; (80033c0 <HAL_RTC_WaitForSynchro+0x48>)
 800338a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800338c:	f7fe fcc6 	bl	8001d1c <HAL_GetTick>
 8003390:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003392:	e009      	b.n	80033a8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003394:	f7fe fcc2 	bl	8001d1c <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033a2:	d901      	bls.n	80033a8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e007      	b.n	80033b8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	f003 0320 	and.w	r3, r3, #32
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d0ee      	beq.n	8003394 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	00017f5f 	.word	0x00017f5f

080033c4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033cc:	2300      	movs	r3, #0
 80033ce:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80033d0:	2300      	movs	r3, #0
 80033d2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d122      	bne.n	8003428 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68da      	ldr	r2, [r3, #12]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033f0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80033f2:	f7fe fc93 	bl	8001d1c <HAL_GetTick>
 80033f6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80033f8:	e00c      	b.n	8003414 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033fa:	f7fe fc8f 	bl	8001d1c <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003408:	d904      	bls.n	8003414 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2204      	movs	r2, #4
 800340e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800341e:	2b00      	cmp	r3, #0
 8003420:	d102      	bne.n	8003428 <RTC_EnterInitMode+0x64>
 8003422:	7bfb      	ldrb	r3, [r7, #15]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d1e8      	bne.n	80033fa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003428:	7bfb      	ldrb	r3, [r7, #15]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b084      	sub	sp, #16
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68da      	ldr	r2, [r3, #12]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800344c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 0320 	and.w	r3, r3, #32
 8003458:	2b00      	cmp	r3, #0
 800345a:	d10a      	bne.n	8003472 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7ff ff8b 	bl	8003378 <HAL_RTC_WaitForSynchro>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d004      	beq.n	8003472 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2204      	movs	r2, #4
 800346c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003472:	7bfb      	ldrb	r3, [r7, #15]
}
 8003474:	4618      	mov	r0, r3
 8003476:	3710      	adds	r7, #16
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	4603      	mov	r3, r0
 8003484:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003486:	2300      	movs	r3, #0
 8003488:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800348a:	e005      	b.n	8003498 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	3301      	adds	r3, #1
 8003490:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8003492:	79fb      	ldrb	r3, [r7, #7]
 8003494:	3b0a      	subs	r3, #10
 8003496:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	2b09      	cmp	r3, #9
 800349c:	d8f6      	bhi.n	800348c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	011b      	lsls	r3, r3, #4
 80034a4:	b2da      	uxtb	r2, r3
 80034a6:	79fb      	ldrb	r3, [r7, #7]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	b2db      	uxtb	r3, r3
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3714      	adds	r7, #20
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	4603      	mov	r3, r0
 80034c0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80034c2:	2300      	movs	r3, #0
 80034c4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80034c6:	79fb      	ldrb	r3, [r7, #7]
 80034c8:	091b      	lsrs	r3, r3, #4
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	461a      	mov	r2, r3
 80034ce:	4613      	mov	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	4413      	add	r3, r2
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	b2da      	uxtb	r2, r3
 80034dc:	79fb      	ldrb	r3, [r7, #7]
 80034de:	f003 030f 	and.w	r3, r3, #15
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	4413      	add	r3, r2
 80034e6:	b2db      	uxtb	r3, r3
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3714      	adds	r7, #20
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e041      	b.n	800358a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d106      	bne.n	8003520 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 f839 	bl	8003592 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2202      	movs	r2, #2
 8003524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	3304      	adds	r3, #4
 8003530:	4619      	mov	r1, r3
 8003532:	4610      	mov	r0, r2
 8003534:	f000 f9c0 	bl	80038b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003592:	b480      	push	{r7}
 8003594:	b083      	sub	sp, #12
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
	...

080035a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d001      	beq.n	80035c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e04e      	b.n	800365e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f042 0201 	orr.w	r2, r2, #1
 80035d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a23      	ldr	r2, [pc, #140]	; (800366c <HAL_TIM_Base_Start_IT+0xc4>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d022      	beq.n	8003628 <HAL_TIM_Base_Start_IT+0x80>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035ea:	d01d      	beq.n	8003628 <HAL_TIM_Base_Start_IT+0x80>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a1f      	ldr	r2, [pc, #124]	; (8003670 <HAL_TIM_Base_Start_IT+0xc8>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d018      	beq.n	8003628 <HAL_TIM_Base_Start_IT+0x80>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a1e      	ldr	r2, [pc, #120]	; (8003674 <HAL_TIM_Base_Start_IT+0xcc>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d013      	beq.n	8003628 <HAL_TIM_Base_Start_IT+0x80>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a1c      	ldr	r2, [pc, #112]	; (8003678 <HAL_TIM_Base_Start_IT+0xd0>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00e      	beq.n	8003628 <HAL_TIM_Base_Start_IT+0x80>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a1b      	ldr	r2, [pc, #108]	; (800367c <HAL_TIM_Base_Start_IT+0xd4>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d009      	beq.n	8003628 <HAL_TIM_Base_Start_IT+0x80>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a19      	ldr	r2, [pc, #100]	; (8003680 <HAL_TIM_Base_Start_IT+0xd8>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d004      	beq.n	8003628 <HAL_TIM_Base_Start_IT+0x80>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a18      	ldr	r2, [pc, #96]	; (8003684 <HAL_TIM_Base_Start_IT+0xdc>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d111      	bne.n	800364c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2b06      	cmp	r3, #6
 8003638:	d010      	beq.n	800365c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f042 0201 	orr.w	r2, r2, #1
 8003648:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800364a:	e007      	b.n	800365c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f042 0201 	orr.w	r2, r2, #1
 800365a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3714      	adds	r7, #20
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40010000 	.word	0x40010000
 8003670:	40000400 	.word	0x40000400
 8003674:	40000800 	.word	0x40000800
 8003678:	40000c00 	.word	0x40000c00
 800367c:	40010400 	.word	0x40010400
 8003680:	40014000 	.word	0x40014000
 8003684:	40001800 	.word	0x40001800

08003688 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d020      	beq.n	80036ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d01b      	beq.n	80036ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f06f 0202 	mvn.w	r2, #2
 80036bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2201      	movs	r2, #1
 80036c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	f003 0303 	and.w	r3, r3, #3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 f8d2 	bl	800387c <HAL_TIM_IC_CaptureCallback>
 80036d8:	e005      	b.n	80036e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 f8c4 	bl	8003868 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 f8d5 	bl	8003890 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	f003 0304 	and.w	r3, r3, #4
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d020      	beq.n	8003738 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d01b      	beq.n	8003738 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f06f 0204 	mvn.w	r2, #4
 8003708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2202      	movs	r2, #2
 800370e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800371a:	2b00      	cmp	r3, #0
 800371c:	d003      	beq.n	8003726 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 f8ac 	bl	800387c <HAL_TIM_IC_CaptureCallback>
 8003724:	e005      	b.n	8003732 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 f89e 	bl	8003868 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f000 f8af 	bl	8003890 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d020      	beq.n	8003784 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f003 0308 	and.w	r3, r3, #8
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01b      	beq.n	8003784 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f06f 0208 	mvn.w	r2, #8
 8003754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2204      	movs	r2, #4
 800375a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	f003 0303 	and.w	r3, r3, #3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 f886 	bl	800387c <HAL_TIM_IC_CaptureCallback>
 8003770:	e005      	b.n	800377e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 f878 	bl	8003868 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 f889 	bl	8003890 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	f003 0310 	and.w	r3, r3, #16
 800378a:	2b00      	cmp	r3, #0
 800378c:	d020      	beq.n	80037d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f003 0310 	and.w	r3, r3, #16
 8003794:	2b00      	cmp	r3, #0
 8003796:	d01b      	beq.n	80037d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f06f 0210 	mvn.w	r2, #16
 80037a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2208      	movs	r2, #8
 80037a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f860 	bl	800387c <HAL_TIM_IC_CaptureCallback>
 80037bc:	e005      	b.n	80037ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 f852 	bl	8003868 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 f863 	bl	8003890 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00c      	beq.n	80037f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d007      	beq.n	80037f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f06f 0201 	mvn.w	r2, #1
 80037ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7fe f82c 	bl	800184c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00c      	beq.n	8003818 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003804:	2b00      	cmp	r3, #0
 8003806:	d007      	beq.n	8003818 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 f900 	bl	8003a18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00c      	beq.n	800383c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003828:	2b00      	cmp	r3, #0
 800382a:	d007      	beq.n	800383c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f834 	bl	80038a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	f003 0320 	and.w	r3, r3, #32
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00c      	beq.n	8003860 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f003 0320 	and.w	r3, r3, #32
 800384c:	2b00      	cmp	r3, #0
 800384e:	d007      	beq.n	8003860 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f06f 0220 	mvn.w	r2, #32
 8003858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 f8d2 	bl	8003a04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003860:	bf00      	nop
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003870:	bf00      	nop
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a43      	ldr	r2, [pc, #268]	; (80039d8 <TIM_Base_SetConfig+0x120>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d013      	beq.n	80038f8 <TIM_Base_SetConfig+0x40>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038d6:	d00f      	beq.n	80038f8 <TIM_Base_SetConfig+0x40>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a40      	ldr	r2, [pc, #256]	; (80039dc <TIM_Base_SetConfig+0x124>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d00b      	beq.n	80038f8 <TIM_Base_SetConfig+0x40>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a3f      	ldr	r2, [pc, #252]	; (80039e0 <TIM_Base_SetConfig+0x128>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d007      	beq.n	80038f8 <TIM_Base_SetConfig+0x40>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a3e      	ldr	r2, [pc, #248]	; (80039e4 <TIM_Base_SetConfig+0x12c>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d003      	beq.n	80038f8 <TIM_Base_SetConfig+0x40>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a3d      	ldr	r2, [pc, #244]	; (80039e8 <TIM_Base_SetConfig+0x130>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d108      	bne.n	800390a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	4313      	orrs	r3, r2
 8003908:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a32      	ldr	r2, [pc, #200]	; (80039d8 <TIM_Base_SetConfig+0x120>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d02b      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003918:	d027      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a2f      	ldr	r2, [pc, #188]	; (80039dc <TIM_Base_SetConfig+0x124>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d023      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a2e      	ldr	r2, [pc, #184]	; (80039e0 <TIM_Base_SetConfig+0x128>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d01f      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a2d      	ldr	r2, [pc, #180]	; (80039e4 <TIM_Base_SetConfig+0x12c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d01b      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a2c      	ldr	r2, [pc, #176]	; (80039e8 <TIM_Base_SetConfig+0x130>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d017      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a2b      	ldr	r2, [pc, #172]	; (80039ec <TIM_Base_SetConfig+0x134>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d013      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a2a      	ldr	r2, [pc, #168]	; (80039f0 <TIM_Base_SetConfig+0x138>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d00f      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a29      	ldr	r2, [pc, #164]	; (80039f4 <TIM_Base_SetConfig+0x13c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d00b      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a28      	ldr	r2, [pc, #160]	; (80039f8 <TIM_Base_SetConfig+0x140>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d007      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a27      	ldr	r2, [pc, #156]	; (80039fc <TIM_Base_SetConfig+0x144>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d003      	beq.n	800396a <TIM_Base_SetConfig+0xb2>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a26      	ldr	r2, [pc, #152]	; (8003a00 <TIM_Base_SetConfig+0x148>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d108      	bne.n	800397c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003970:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	4313      	orrs	r3, r2
 800397a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	4313      	orrs	r3, r2
 8003988:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	689a      	ldr	r2, [r3, #8]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a0e      	ldr	r2, [pc, #56]	; (80039d8 <TIM_Base_SetConfig+0x120>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d003      	beq.n	80039aa <TIM_Base_SetConfig+0xf2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a10      	ldr	r2, [pc, #64]	; (80039e8 <TIM_Base_SetConfig+0x130>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d103      	bne.n	80039b2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	691a      	ldr	r2, [r3, #16]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f043 0204 	orr.w	r2, r3, #4
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68fa      	ldr	r2, [r7, #12]
 80039c8:	601a      	str	r2, [r3, #0]
}
 80039ca:	bf00      	nop
 80039cc:	3714      	adds	r7, #20
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	40010000 	.word	0x40010000
 80039dc:	40000400 	.word	0x40000400
 80039e0:	40000800 	.word	0x40000800
 80039e4:	40000c00 	.word	0x40000c00
 80039e8:	40010400 	.word	0x40010400
 80039ec:	40014000 	.word	0x40014000
 80039f0:	40014400 	.word	0x40014400
 80039f4:	40014800 	.word	0x40014800
 80039f8:	40001800 	.word	0x40001800
 80039fc:	40001c00 	.word	0x40001c00
 8003a00:	40002000 	.word	0x40002000

08003a04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e042      	b.n	8003ac4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d106      	bne.n	8003a58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f7fd ff64 	bl	8001920 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2224      	movs	r2, #36	; 0x24
 8003a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 fdd3 	bl	800461c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	691a      	ldr	r2, [r3, #16]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	695a      	ldr	r2, [r3, #20]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	68da      	ldr	r2, [r3, #12]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003aa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b08a      	sub	sp, #40	; 0x28
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	603b      	str	r3, [r7, #0]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b20      	cmp	r3, #32
 8003aea:	d175      	bne.n	8003bd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d002      	beq.n	8003af8 <HAL_UART_Transmit+0x2c>
 8003af2:	88fb      	ldrh	r3, [r7, #6]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d101      	bne.n	8003afc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e06e      	b.n	8003bda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2221      	movs	r2, #33	; 0x21
 8003b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b0a:	f7fe f907 	bl	8001d1c <HAL_GetTick>
 8003b0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	88fa      	ldrh	r2, [r7, #6]
 8003b14:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	88fa      	ldrh	r2, [r7, #6]
 8003b1a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b24:	d108      	bne.n	8003b38 <HAL_UART_Transmit+0x6c>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d104      	bne.n	8003b38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	61bb      	str	r3, [r7, #24]
 8003b36:	e003      	b.n	8003b40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b40:	e02e      	b.n	8003ba0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	2180      	movs	r1, #128	; 0x80
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 fb37 	bl	80041c0 <UART_WaitOnFlagUntilTimeout>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d005      	beq.n	8003b64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e03a      	b.n	8003bda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10b      	bne.n	8003b82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	881b      	ldrh	r3, [r3, #0]
 8003b6e:	461a      	mov	r2, r3
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	3302      	adds	r3, #2
 8003b7e:	61bb      	str	r3, [r7, #24]
 8003b80:	e007      	b.n	8003b92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	781a      	ldrb	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1cb      	bne.n	8003b42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	2140      	movs	r1, #64	; 0x40
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f000 fb03 	bl	80041c0 <UART_WaitOnFlagUntilTimeout>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d005      	beq.n	8003bcc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e006      	b.n	8003bda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	e000      	b.n	8003bda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003bd8:	2302      	movs	r3, #2
  }
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3720      	adds	r7, #32
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b084      	sub	sp, #16
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	60f8      	str	r0, [r7, #12]
 8003bea:	60b9      	str	r1, [r7, #8]
 8003bec:	4613      	mov	r3, r2
 8003bee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	2b20      	cmp	r3, #32
 8003bfa:	d112      	bne.n	8003c22 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <HAL_UART_Receive_IT+0x26>
 8003c02:	88fb      	ldrh	r3, [r7, #6]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d101      	bne.n	8003c0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e00b      	b.n	8003c24 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003c12:	88fb      	ldrh	r3, [r7, #6]
 8003c14:	461a      	mov	r2, r3
 8003c16:	68b9      	ldr	r1, [r7, #8]
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 fb2a 	bl	8004272 <UART_Start_Receive_IT>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	e000      	b.n	8003c24 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003c22:	2302      	movs	r3, #2
  }
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b0ba      	sub	sp, #232	; 0xe8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c62:	f003 030f 	and.w	r3, r3, #15
 8003c66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003c6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10f      	bne.n	8003c92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d009      	beq.n	8003c92 <HAL_UART_IRQHandler+0x66>
 8003c7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c82:	f003 0320 	and.w	r3, r3, #32
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 fc07 	bl	800449e <UART_Receive_IT>
      return;
 8003c90:	e273      	b.n	800417a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 80de 	beq.w	8003e58 <HAL_UART_IRQHandler+0x22c>
 8003c9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d106      	bne.n	8003cb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	f000 80d1 	beq.w	8003e58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00b      	beq.n	8003cda <HAL_UART_IRQHandler+0xae>
 8003cc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d005      	beq.n	8003cda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd2:	f043 0201 	orr.w	r2, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cde:	f003 0304 	and.w	r3, r3, #4
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00b      	beq.n	8003cfe <HAL_UART_IRQHandler+0xd2>
 8003ce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d005      	beq.n	8003cfe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf6:	f043 0202 	orr.w	r2, r3, #2
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00b      	beq.n	8003d22 <HAL_UART_IRQHandler+0xf6>
 8003d0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d005      	beq.n	8003d22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d1a:	f043 0204 	orr.w	r2, r3, #4
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d011      	beq.n	8003d52 <HAL_UART_IRQHandler+0x126>
 8003d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d32:	f003 0320 	and.w	r3, r3, #32
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d105      	bne.n	8003d46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d005      	beq.n	8003d52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4a:	f043 0208 	orr.w	r2, r3, #8
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	f000 820a 	beq.w	8004170 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d60:	f003 0320 	and.w	r3, r3, #32
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d008      	beq.n	8003d7a <HAL_UART_IRQHandler+0x14e>
 8003d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d6c:	f003 0320 	and.w	r3, r3, #32
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d002      	beq.n	8003d7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f000 fb92 	bl	800449e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d84:	2b40      	cmp	r3, #64	; 0x40
 8003d86:	bf0c      	ite	eq
 8003d88:	2301      	moveq	r3, #1
 8003d8a:	2300      	movne	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d103      	bne.n	8003da6 <HAL_UART_IRQHandler+0x17a>
 8003d9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d04f      	beq.n	8003e46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 fa9d 	bl	80042e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db6:	2b40      	cmp	r3, #64	; 0x40
 8003db8:	d141      	bne.n	8003e3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	3314      	adds	r3, #20
 8003dc0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003dc8:	e853 3f00 	ldrex	r3, [r3]
 8003dcc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003dd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003dd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	3314      	adds	r3, #20
 8003de2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003de6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003dea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003df2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003dfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1d9      	bne.n	8003dba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d013      	beq.n	8003e36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e12:	4a8a      	ldr	r2, [pc, #552]	; (800403c <HAL_UART_IRQHandler+0x410>)
 8003e14:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fe f8dc 	bl	8001fd8 <HAL_DMA_Abort_IT>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d016      	beq.n	8003e54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e30:	4610      	mov	r0, r2
 8003e32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e34:	e00e      	b.n	8003e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f9ac 	bl	8004194 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e3c:	e00a      	b.n	8003e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f000 f9a8 	bl	8004194 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e44:	e006      	b.n	8003e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f9a4 	bl	8004194 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003e52:	e18d      	b.n	8004170 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e54:	bf00      	nop
    return;
 8003e56:	e18b      	b.n	8004170 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	f040 8167 	bne.w	8004130 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e66:	f003 0310 	and.w	r3, r3, #16
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f000 8160 	beq.w	8004130 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e74:	f003 0310 	and.w	r3, r3, #16
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f000 8159 	beq.w	8004130 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e7e:	2300      	movs	r3, #0
 8003e80:	60bb      	str	r3, [r7, #8]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	60bb      	str	r3, [r7, #8]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	60bb      	str	r3, [r7, #8]
 8003e92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e9e:	2b40      	cmp	r3, #64	; 0x40
 8003ea0:	f040 80ce 	bne.w	8004040 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003eb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 80a9 	beq.w	800400c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003ebe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	f080 80a2 	bcs.w	800400c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003ece:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eda:	f000 8088 	beq.w	8003fee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	330c      	adds	r3, #12
 8003ee4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003eec:	e853 3f00 	ldrex	r3, [r3]
 8003ef0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003ef4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ef8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003efc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	330c      	adds	r3, #12
 8003f06:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003f0a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003f0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f12:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003f16:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003f1a:	e841 2300 	strex	r3, r2, [r1]
 8003f1e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003f22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1d9      	bne.n	8003ede <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	3314      	adds	r3, #20
 8003f30:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f34:	e853 3f00 	ldrex	r3, [r3]
 8003f38:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003f3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f3c:	f023 0301 	bic.w	r3, r3, #1
 8003f40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	3314      	adds	r3, #20
 8003f4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003f4e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003f52:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f54:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003f56:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003f5a:	e841 2300 	strex	r3, r2, [r1]
 8003f5e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003f60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1e1      	bne.n	8003f2a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	3314      	adds	r3, #20
 8003f6c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f70:	e853 3f00 	ldrex	r3, [r3]
 8003f74:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003f76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	3314      	adds	r3, #20
 8003f86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003f8a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003f8c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f8e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003f90:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003f92:	e841 2300 	strex	r3, r2, [r1]
 8003f96:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003f98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1e3      	bne.n	8003f66 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	330c      	adds	r3, #12
 8003fb2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fb6:	e853 3f00 	ldrex	r3, [r3]
 8003fba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003fbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fbe:	f023 0310 	bic.w	r3, r3, #16
 8003fc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	330c      	adds	r3, #12
 8003fcc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003fd0:	65ba      	str	r2, [r7, #88]	; 0x58
 8003fd2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003fd6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003fd8:	e841 2300 	strex	r3, r2, [r1]
 8003fdc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003fde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1e3      	bne.n	8003fac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7fd ff85 	bl	8001ef8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	b29b      	uxth	r3, r3
 8004002:	4619      	mov	r1, r3
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 f8cf 	bl	80041a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800400a:	e0b3      	b.n	8004174 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004010:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004014:	429a      	cmp	r2, r3
 8004016:	f040 80ad 	bne.w	8004174 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004024:	f040 80a6 	bne.w	8004174 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	635a      	str	r2, [r3, #52]	; 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004032:	4619      	mov	r1, r3
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 f8b7 	bl	80041a8 <HAL_UARTEx_RxEventCallback>
      return;
 800403a:	e09b      	b.n	8004174 <HAL_UART_IRQHandler+0x548>
 800403c:	080043ad 	.word	0x080043ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004048:	b29b      	uxth	r3, r3
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004054:	b29b      	uxth	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 808e 	beq.w	8004178 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800405c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 8089 	beq.w	8004178 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	330c      	adds	r3, #12
 800406c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004070:	e853 3f00 	ldrex	r3, [r3]
 8004074:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004078:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800407c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	330c      	adds	r3, #12
 8004086:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800408a:	647a      	str	r2, [r7, #68]	; 0x44
 800408c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004090:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004092:	e841 2300 	strex	r3, r2, [r1]
 8004096:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1e3      	bne.n	8004066 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3314      	adds	r3, #20
 80040a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a8:	e853 3f00 	ldrex	r3, [r3]
 80040ac:	623b      	str	r3, [r7, #32]
   return(result);
 80040ae:	6a3b      	ldr	r3, [r7, #32]
 80040b0:	f023 0301 	bic.w	r3, r3, #1
 80040b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	3314      	adds	r3, #20
 80040be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80040c2:	633a      	str	r2, [r7, #48]	; 0x30
 80040c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040ca:	e841 2300 	strex	r3, r2, [r1]
 80040ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80040d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1e3      	bne.n	800409e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	330c      	adds	r3, #12
 80040ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	e853 3f00 	ldrex	r3, [r3]
 80040f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 0310 	bic.w	r3, r3, #16
 80040fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	330c      	adds	r3, #12
 8004104:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004108:	61fa      	str	r2, [r7, #28]
 800410a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410c:	69b9      	ldr	r1, [r7, #24]
 800410e:	69fa      	ldr	r2, [r7, #28]
 8004110:	e841 2300 	strex	r3, r2, [r1]
 8004114:	617b      	str	r3, [r7, #20]
   return(result);
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1e3      	bne.n	80040e4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2202      	movs	r2, #2
 8004120:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004122:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004126:	4619      	mov	r1, r3
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 f83d 	bl	80041a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800412e:	e023      	b.n	8004178 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004138:	2b00      	cmp	r3, #0
 800413a:	d009      	beq.n	8004150 <HAL_UART_IRQHandler+0x524>
 800413c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004140:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004144:	2b00      	cmp	r3, #0
 8004146:	d003      	beq.n	8004150 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f940 	bl	80043ce <UART_Transmit_IT>
    return;
 800414e:	e014      	b.n	800417a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00e      	beq.n	800417a <HAL_UART_IRQHandler+0x54e>
 800415c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004164:	2b00      	cmp	r3, #0
 8004166:	d008      	beq.n	800417a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 f980 	bl	800446e <UART_EndTransmit_IT>
    return;
 800416e:	e004      	b.n	800417a <HAL_UART_IRQHandler+0x54e>
    return;
 8004170:	bf00      	nop
 8004172:	e002      	b.n	800417a <HAL_UART_IRQHandler+0x54e>
      return;
 8004174:	bf00      	nop
 8004176:	e000      	b.n	800417a <HAL_UART_IRQHandler+0x54e>
      return;
 8004178:	bf00      	nop
  }
}
 800417a:	37e8      	adds	r7, #232	; 0xe8
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	460b      	mov	r3, r1
 80041b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	603b      	str	r3, [r7, #0]
 80041cc:	4613      	mov	r3, r2
 80041ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041d0:	e03b      	b.n	800424a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041d2:	6a3b      	ldr	r3, [r7, #32]
 80041d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d8:	d037      	beq.n	800424a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041da:	f7fd fd9f 	bl	8001d1c <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	6a3a      	ldr	r2, [r7, #32]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d302      	bcc.n	80041f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80041ea:	6a3b      	ldr	r3, [r7, #32]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e03a      	b.n	800426a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	f003 0304 	and.w	r3, r3, #4
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d023      	beq.n	800424a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	2b80      	cmp	r3, #128	; 0x80
 8004206:	d020      	beq.n	800424a <UART_WaitOnFlagUntilTimeout+0x8a>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b40      	cmp	r3, #64	; 0x40
 800420c:	d01d      	beq.n	800424a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0308 	and.w	r3, r3, #8
 8004218:	2b08      	cmp	r3, #8
 800421a:	d116      	bne.n	800424a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800421c:	2300      	movs	r3, #0
 800421e:	617b      	str	r3, [r7, #20]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	617b      	str	r3, [r7, #20]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f000 f857 	bl	80042e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2208      	movs	r2, #8
 800423c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e00f      	b.n	800426a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	4013      	ands	r3, r2
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	429a      	cmp	r2, r3
 8004258:	bf0c      	ite	eq
 800425a:	2301      	moveq	r3, #1
 800425c:	2300      	movne	r3, #0
 800425e:	b2db      	uxtb	r3, r3
 8004260:	461a      	mov	r2, r3
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	429a      	cmp	r2, r3
 8004266:	d0b4      	beq.n	80041d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3718      	adds	r7, #24
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004272:	b480      	push	{r7}
 8004274:	b085      	sub	sp, #20
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	4613      	mov	r3, r2
 800427e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	88fa      	ldrh	r2, [r7, #6]
 800428a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	88fa      	ldrh	r2, [r7, #6]
 8004290:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2222      	movs	r2, #34	; 0x22
 800429c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d007      	beq.n	80042b8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042b6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695a      	ldr	r2, [r3, #20]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0201 	orr.w	r2, r2, #1
 80042c6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68da      	ldr	r2, [r3, #12]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0220 	orr.w	r2, r2, #32
 80042d6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3714      	adds	r7, #20
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr

080042e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042e6:	b480      	push	{r7}
 80042e8:	b095      	sub	sp, #84	; 0x54
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	330c      	adds	r3, #12
 80042f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042f8:	e853 3f00 	ldrex	r3, [r3]
 80042fc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80042fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004300:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004304:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	330c      	adds	r3, #12
 800430c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800430e:	643a      	str	r2, [r7, #64]	; 0x40
 8004310:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004312:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004314:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004316:	e841 2300 	strex	r3, r2, [r1]
 800431a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800431c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1e5      	bne.n	80042ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	3314      	adds	r3, #20
 8004328:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	e853 3f00 	ldrex	r3, [r3]
 8004330:	61fb      	str	r3, [r7, #28]
   return(result);
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	f023 0301 	bic.w	r3, r3, #1
 8004338:	64bb      	str	r3, [r7, #72]	; 0x48
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3314      	adds	r3, #20
 8004340:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004342:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004344:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004346:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004348:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800434a:	e841 2300 	strex	r3, r2, [r1]
 800434e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1e5      	bne.n	8004322 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435a:	2b01      	cmp	r3, #1
 800435c:	d119      	bne.n	8004392 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	330c      	adds	r3, #12
 8004364:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	e853 3f00 	ldrex	r3, [r3]
 800436c:	60bb      	str	r3, [r7, #8]
   return(result);
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	f023 0310 	bic.w	r3, r3, #16
 8004374:	647b      	str	r3, [r7, #68]	; 0x44
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	330c      	adds	r3, #12
 800437c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800437e:	61ba      	str	r2, [r7, #24]
 8004380:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004382:	6979      	ldr	r1, [r7, #20]
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	e841 2300 	strex	r3, r2, [r1]
 800438a:	613b      	str	r3, [r7, #16]
   return(result);
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1e5      	bne.n	800435e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2220      	movs	r2, #32
 8004396:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	631a      	str	r2, [r3, #48]	; 0x30
}
 80043a0:	bf00      	nop
 80043a2:	3754      	adds	r7, #84	; 0x54
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f7ff fee7 	bl	8004194 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043c6:	bf00      	nop
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b085      	sub	sp, #20
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b21      	cmp	r3, #33	; 0x21
 80043e0:	d13e      	bne.n	8004460 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ea:	d114      	bne.n	8004416 <UART_Transmit_IT+0x48>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	691b      	ldr	r3, [r3, #16]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d110      	bne.n	8004416 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a1b      	ldr	r3, [r3, #32]
 80043f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	881b      	ldrh	r3, [r3, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004408:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	1c9a      	adds	r2, r3, #2
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	621a      	str	r2, [r3, #32]
 8004414:	e008      	b.n	8004428 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a1b      	ldr	r3, [r3, #32]
 800441a:	1c59      	adds	r1, r3, #1
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6211      	str	r1, [r2, #32]
 8004420:	781a      	ldrb	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800442c:	b29b      	uxth	r3, r3
 800442e:	3b01      	subs	r3, #1
 8004430:	b29b      	uxth	r3, r3
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	4619      	mov	r1, r3
 8004436:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004438:	2b00      	cmp	r3, #0
 800443a:	d10f      	bne.n	800445c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68da      	ldr	r2, [r3, #12]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800444a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68da      	ldr	r2, [r3, #12]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800445a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800445c:	2300      	movs	r3, #0
 800445e:	e000      	b.n	8004462 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004460:	2302      	movs	r3, #2
  }
}
 8004462:	4618      	mov	r0, r3
 8004464:	3714      	adds	r7, #20
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800446e:	b580      	push	{r7, lr}
 8004470:	b082      	sub	sp, #8
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004484:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2220      	movs	r2, #32
 800448a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f7ff fe76 	bl	8004180 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3708      	adds	r7, #8
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800449e:	b580      	push	{r7, lr}
 80044a0:	b08c      	sub	sp, #48	; 0x30
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80044a6:	2300      	movs	r3, #0
 80044a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint16_t *pdata16bits = NULL;
 80044aa:	2300      	movs	r3, #0
 80044ac:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b22      	cmp	r3, #34	; 0x22
 80044b8:	f040 80aa 	bne.w	8004610 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044c4:	d115      	bne.n	80044f2 <UART_Receive_IT+0x54>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d111      	bne.n	80044f2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	b29b      	uxth	r3, r3
 80044dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ea:	1c9a      	adds	r2, r3, #2
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	629a      	str	r2, [r3, #40]	; 0x28
 80044f0:	e024      	b.n	800453c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f6:	62fb      	str	r3, [r7, #44]	; 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004500:	d007      	beq.n	8004512 <UART_Receive_IT+0x74>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10a      	bne.n	8004520 <UART_Receive_IT+0x82>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d106      	bne.n	8004520 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	b2da      	uxtb	r2, r3
 800451a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800451c:	701a      	strb	r2, [r3, #0]
 800451e:	e008      	b.n	8004532 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800452c:	b2da      	uxtb	r2, r3
 800452e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004530:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004536:	1c5a      	adds	r2, r3, #1
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004540:	b29b      	uxth	r3, r3
 8004542:	3b01      	subs	r3, #1
 8004544:	b29b      	uxth	r3, r3
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	4619      	mov	r1, r3
 800454a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800454c:	2b00      	cmp	r3, #0
 800454e:	d15d      	bne.n	800460c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68da      	ldr	r2, [r3, #12]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0220 	bic.w	r2, r2, #32
 800455e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68da      	ldr	r2, [r3, #12]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800456e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695a      	ldr	r2, [r3, #20]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0201 	bic.w	r2, r2, #1
 800457e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2220      	movs	r2, #32
 8004584:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004592:	2b01      	cmp	r3, #1
 8004594:	d135      	bne.n	8004602 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	330c      	adds	r3, #12
 80045a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	e853 3f00 	ldrex	r3, [r3]
 80045aa:	613b      	str	r3, [r7, #16]
   return(result);
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	f023 0310 	bic.w	r3, r3, #16
 80045b2:	627b      	str	r3, [r7, #36]	; 0x24
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	330c      	adds	r3, #12
 80045ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045bc:	623a      	str	r2, [r7, #32]
 80045be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c0:	69f9      	ldr	r1, [r7, #28]
 80045c2:	6a3a      	ldr	r2, [r7, #32]
 80045c4:	e841 2300 	strex	r3, r2, [r1]
 80045c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1e5      	bne.n	800459c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0310 	and.w	r3, r3, #16
 80045da:	2b10      	cmp	r3, #16
 80045dc:	d10a      	bne.n	80045f4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045de:	2300      	movs	r3, #0
 80045e0:	60fb      	str	r3, [r7, #12]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	60fb      	str	r3, [r7, #12]
 80045f2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80045f8:	4619      	mov	r1, r3
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f7ff fdd4 	bl	80041a8 <HAL_UARTEx_RxEventCallback>
 8004600:	e002      	b.n	8004608 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7fd f8d4 	bl	80017b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004608:	2300      	movs	r3, #0
 800460a:	e002      	b.n	8004612 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800460c:	2300      	movs	r3, #0
 800460e:	e000      	b.n	8004612 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004610:	2302      	movs	r3, #2
  }
}
 8004612:	4618      	mov	r0, r3
 8004614:	3730      	adds	r7, #48	; 0x30
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800461c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004620:	b0c0      	sub	sp, #256	; 0x100
 8004622:	af00      	add	r7, sp, #0
 8004624:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004638:	68d9      	ldr	r1, [r3, #12]
 800463a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	ea40 0301 	orr.w	r3, r0, r1
 8004644:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800464a:	689a      	ldr	r2, [r3, #8]
 800464c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	431a      	orrs	r2, r3
 8004654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	431a      	orrs	r2, r3
 800465c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004660:	69db      	ldr	r3, [r3, #28]
 8004662:	4313      	orrs	r3, r2
 8004664:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004674:	f021 010c 	bic.w	r1, r1, #12
 8004678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004682:	430b      	orrs	r3, r1
 8004684:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004696:	6999      	ldr	r1, [r3, #24]
 8004698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	ea40 0301 	orr.w	r3, r0, r1
 80046a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	4b8f      	ldr	r3, [pc, #572]	; (80048e8 <UART_SetConfig+0x2cc>)
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d005      	beq.n	80046bc <UART_SetConfig+0xa0>
 80046b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	4b8d      	ldr	r3, [pc, #564]	; (80048ec <UART_SetConfig+0x2d0>)
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d104      	bne.n	80046c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80046bc:	f7fe fae8 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 80046c0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80046c4:	e003      	b.n	80046ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80046c6:	f7fe facf 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 80046ca:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046d2:	69db      	ldr	r3, [r3, #28]
 80046d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046d8:	f040 810c 	bne.w	80048f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046e0:	2200      	movs	r2, #0
 80046e2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80046e6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80046ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80046ee:	4622      	mov	r2, r4
 80046f0:	462b      	mov	r3, r5
 80046f2:	1891      	adds	r1, r2, r2
 80046f4:	65b9      	str	r1, [r7, #88]	; 0x58
 80046f6:	415b      	adcs	r3, r3
 80046f8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80046fe:	4621      	mov	r1, r4
 8004700:	eb12 0801 	adds.w	r8, r2, r1
 8004704:	4629      	mov	r1, r5
 8004706:	eb43 0901 	adc.w	r9, r3, r1
 800470a:	f04f 0200 	mov.w	r2, #0
 800470e:	f04f 0300 	mov.w	r3, #0
 8004712:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004716:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800471a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800471e:	4690      	mov	r8, r2
 8004720:	4699      	mov	r9, r3
 8004722:	4623      	mov	r3, r4
 8004724:	eb18 0303 	adds.w	r3, r8, r3
 8004728:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800472c:	462b      	mov	r3, r5
 800472e:	eb49 0303 	adc.w	r3, r9, r3
 8004732:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004742:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004746:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800474a:	460b      	mov	r3, r1
 800474c:	18db      	adds	r3, r3, r3
 800474e:	653b      	str	r3, [r7, #80]	; 0x50
 8004750:	4613      	mov	r3, r2
 8004752:	eb42 0303 	adc.w	r3, r2, r3
 8004756:	657b      	str	r3, [r7, #84]	; 0x54
 8004758:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800475c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004760:	f7fb fd9e 	bl	80002a0 <__aeabi_uldivmod>
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	4b61      	ldr	r3, [pc, #388]	; (80048f0 <UART_SetConfig+0x2d4>)
 800476a:	fba3 2302 	umull	r2, r3, r3, r2
 800476e:	095b      	lsrs	r3, r3, #5
 8004770:	011c      	lsls	r4, r3, #4
 8004772:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004776:	2200      	movs	r2, #0
 8004778:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800477c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004780:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004784:	4642      	mov	r2, r8
 8004786:	464b      	mov	r3, r9
 8004788:	1891      	adds	r1, r2, r2
 800478a:	64b9      	str	r1, [r7, #72]	; 0x48
 800478c:	415b      	adcs	r3, r3
 800478e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004790:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004794:	4641      	mov	r1, r8
 8004796:	eb12 0a01 	adds.w	sl, r2, r1
 800479a:	4649      	mov	r1, r9
 800479c:	eb43 0b01 	adc.w	fp, r3, r1
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	f04f 0300 	mov.w	r3, #0
 80047a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80047ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80047b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047b4:	4692      	mov	sl, r2
 80047b6:	469b      	mov	fp, r3
 80047b8:	4643      	mov	r3, r8
 80047ba:	eb1a 0303 	adds.w	r3, sl, r3
 80047be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80047c2:	464b      	mov	r3, r9
 80047c4:	eb4b 0303 	adc.w	r3, fp, r3
 80047c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80047cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80047d8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80047dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80047e0:	460b      	mov	r3, r1
 80047e2:	18db      	adds	r3, r3, r3
 80047e4:	643b      	str	r3, [r7, #64]	; 0x40
 80047e6:	4613      	mov	r3, r2
 80047e8:	eb42 0303 	adc.w	r3, r2, r3
 80047ec:	647b      	str	r3, [r7, #68]	; 0x44
 80047ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80047f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80047f6:	f7fb fd53 	bl	80002a0 <__aeabi_uldivmod>
 80047fa:	4602      	mov	r2, r0
 80047fc:	460b      	mov	r3, r1
 80047fe:	4611      	mov	r1, r2
 8004800:	4b3b      	ldr	r3, [pc, #236]	; (80048f0 <UART_SetConfig+0x2d4>)
 8004802:	fba3 2301 	umull	r2, r3, r3, r1
 8004806:	095b      	lsrs	r3, r3, #5
 8004808:	2264      	movs	r2, #100	; 0x64
 800480a:	fb02 f303 	mul.w	r3, r2, r3
 800480e:	1acb      	subs	r3, r1, r3
 8004810:	00db      	lsls	r3, r3, #3
 8004812:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004816:	4b36      	ldr	r3, [pc, #216]	; (80048f0 <UART_SetConfig+0x2d4>)
 8004818:	fba3 2302 	umull	r2, r3, r3, r2
 800481c:	095b      	lsrs	r3, r3, #5
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004824:	441c      	add	r4, r3
 8004826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800482a:	2200      	movs	r2, #0
 800482c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004830:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004834:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004838:	4642      	mov	r2, r8
 800483a:	464b      	mov	r3, r9
 800483c:	1891      	adds	r1, r2, r2
 800483e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004840:	415b      	adcs	r3, r3
 8004842:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004844:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004848:	4641      	mov	r1, r8
 800484a:	1851      	adds	r1, r2, r1
 800484c:	6339      	str	r1, [r7, #48]	; 0x30
 800484e:	4649      	mov	r1, r9
 8004850:	414b      	adcs	r3, r1
 8004852:	637b      	str	r3, [r7, #52]	; 0x34
 8004854:	f04f 0200 	mov.w	r2, #0
 8004858:	f04f 0300 	mov.w	r3, #0
 800485c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004860:	4659      	mov	r1, fp
 8004862:	00cb      	lsls	r3, r1, #3
 8004864:	4651      	mov	r1, sl
 8004866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800486a:	4651      	mov	r1, sl
 800486c:	00ca      	lsls	r2, r1, #3
 800486e:	4610      	mov	r0, r2
 8004870:	4619      	mov	r1, r3
 8004872:	4603      	mov	r3, r0
 8004874:	4642      	mov	r2, r8
 8004876:	189b      	adds	r3, r3, r2
 8004878:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800487c:	464b      	mov	r3, r9
 800487e:	460a      	mov	r2, r1
 8004880:	eb42 0303 	adc.w	r3, r2, r3
 8004884:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004894:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004898:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800489c:	460b      	mov	r3, r1
 800489e:	18db      	adds	r3, r3, r3
 80048a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80048a2:	4613      	mov	r3, r2
 80048a4:	eb42 0303 	adc.w	r3, r2, r3
 80048a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80048ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80048b2:	f7fb fcf5 	bl	80002a0 <__aeabi_uldivmod>
 80048b6:	4602      	mov	r2, r0
 80048b8:	460b      	mov	r3, r1
 80048ba:	4b0d      	ldr	r3, [pc, #52]	; (80048f0 <UART_SetConfig+0x2d4>)
 80048bc:	fba3 1302 	umull	r1, r3, r3, r2
 80048c0:	095b      	lsrs	r3, r3, #5
 80048c2:	2164      	movs	r1, #100	; 0x64
 80048c4:	fb01 f303 	mul.w	r3, r1, r3
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	00db      	lsls	r3, r3, #3
 80048cc:	3332      	adds	r3, #50	; 0x32
 80048ce:	4a08      	ldr	r2, [pc, #32]	; (80048f0 <UART_SetConfig+0x2d4>)
 80048d0:	fba2 2303 	umull	r2, r3, r2, r3
 80048d4:	095b      	lsrs	r3, r3, #5
 80048d6:	f003 0207 	and.w	r2, r3, #7
 80048da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4422      	add	r2, r4
 80048e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80048e4:	e106      	b.n	8004af4 <UART_SetConfig+0x4d8>
 80048e6:	bf00      	nop
 80048e8:	40011000 	.word	0x40011000
 80048ec:	40011400 	.word	0x40011400
 80048f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048f8:	2200      	movs	r2, #0
 80048fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80048fe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004902:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004906:	4642      	mov	r2, r8
 8004908:	464b      	mov	r3, r9
 800490a:	1891      	adds	r1, r2, r2
 800490c:	6239      	str	r1, [r7, #32]
 800490e:	415b      	adcs	r3, r3
 8004910:	627b      	str	r3, [r7, #36]	; 0x24
 8004912:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004916:	4641      	mov	r1, r8
 8004918:	1854      	adds	r4, r2, r1
 800491a:	4649      	mov	r1, r9
 800491c:	eb43 0501 	adc.w	r5, r3, r1
 8004920:	f04f 0200 	mov.w	r2, #0
 8004924:	f04f 0300 	mov.w	r3, #0
 8004928:	00eb      	lsls	r3, r5, #3
 800492a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800492e:	00e2      	lsls	r2, r4, #3
 8004930:	4614      	mov	r4, r2
 8004932:	461d      	mov	r5, r3
 8004934:	4643      	mov	r3, r8
 8004936:	18e3      	adds	r3, r4, r3
 8004938:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800493c:	464b      	mov	r3, r9
 800493e:	eb45 0303 	adc.w	r3, r5, r3
 8004942:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004952:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004956:	f04f 0200 	mov.w	r2, #0
 800495a:	f04f 0300 	mov.w	r3, #0
 800495e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004962:	4629      	mov	r1, r5
 8004964:	008b      	lsls	r3, r1, #2
 8004966:	4621      	mov	r1, r4
 8004968:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800496c:	4621      	mov	r1, r4
 800496e:	008a      	lsls	r2, r1, #2
 8004970:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004974:	f7fb fc94 	bl	80002a0 <__aeabi_uldivmod>
 8004978:	4602      	mov	r2, r0
 800497a:	460b      	mov	r3, r1
 800497c:	4b60      	ldr	r3, [pc, #384]	; (8004b00 <UART_SetConfig+0x4e4>)
 800497e:	fba3 2302 	umull	r2, r3, r3, r2
 8004982:	095b      	lsrs	r3, r3, #5
 8004984:	011c      	lsls	r4, r3, #4
 8004986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800498a:	2200      	movs	r2, #0
 800498c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004990:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004994:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004998:	4642      	mov	r2, r8
 800499a:	464b      	mov	r3, r9
 800499c:	1891      	adds	r1, r2, r2
 800499e:	61b9      	str	r1, [r7, #24]
 80049a0:	415b      	adcs	r3, r3
 80049a2:	61fb      	str	r3, [r7, #28]
 80049a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049a8:	4641      	mov	r1, r8
 80049aa:	1851      	adds	r1, r2, r1
 80049ac:	6139      	str	r1, [r7, #16]
 80049ae:	4649      	mov	r1, r9
 80049b0:	414b      	adcs	r3, r1
 80049b2:	617b      	str	r3, [r7, #20]
 80049b4:	f04f 0200 	mov.w	r2, #0
 80049b8:	f04f 0300 	mov.w	r3, #0
 80049bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049c0:	4659      	mov	r1, fp
 80049c2:	00cb      	lsls	r3, r1, #3
 80049c4:	4651      	mov	r1, sl
 80049c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049ca:	4651      	mov	r1, sl
 80049cc:	00ca      	lsls	r2, r1, #3
 80049ce:	4610      	mov	r0, r2
 80049d0:	4619      	mov	r1, r3
 80049d2:	4603      	mov	r3, r0
 80049d4:	4642      	mov	r2, r8
 80049d6:	189b      	adds	r3, r3, r2
 80049d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80049dc:	464b      	mov	r3, r9
 80049de:	460a      	mov	r2, r1
 80049e0:	eb42 0303 	adc.w	r3, r2, r3
 80049e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80049e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80049f2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80049f4:	f04f 0200 	mov.w	r2, #0
 80049f8:	f04f 0300 	mov.w	r3, #0
 80049fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004a00:	4649      	mov	r1, r9
 8004a02:	008b      	lsls	r3, r1, #2
 8004a04:	4641      	mov	r1, r8
 8004a06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a0a:	4641      	mov	r1, r8
 8004a0c:	008a      	lsls	r2, r1, #2
 8004a0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004a12:	f7fb fc45 	bl	80002a0 <__aeabi_uldivmod>
 8004a16:	4602      	mov	r2, r0
 8004a18:	460b      	mov	r3, r1
 8004a1a:	4611      	mov	r1, r2
 8004a1c:	4b38      	ldr	r3, [pc, #224]	; (8004b00 <UART_SetConfig+0x4e4>)
 8004a1e:	fba3 2301 	umull	r2, r3, r3, r1
 8004a22:	095b      	lsrs	r3, r3, #5
 8004a24:	2264      	movs	r2, #100	; 0x64
 8004a26:	fb02 f303 	mul.w	r3, r2, r3
 8004a2a:	1acb      	subs	r3, r1, r3
 8004a2c:	011b      	lsls	r3, r3, #4
 8004a2e:	3332      	adds	r3, #50	; 0x32
 8004a30:	4a33      	ldr	r2, [pc, #204]	; (8004b00 <UART_SetConfig+0x4e4>)
 8004a32:	fba2 2303 	umull	r2, r3, r2, r3
 8004a36:	095b      	lsrs	r3, r3, #5
 8004a38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a3c:	441c      	add	r4, r3
 8004a3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a42:	2200      	movs	r2, #0
 8004a44:	673b      	str	r3, [r7, #112]	; 0x70
 8004a46:	677a      	str	r2, [r7, #116]	; 0x74
 8004a48:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004a4c:	4642      	mov	r2, r8
 8004a4e:	464b      	mov	r3, r9
 8004a50:	1891      	adds	r1, r2, r2
 8004a52:	60b9      	str	r1, [r7, #8]
 8004a54:	415b      	adcs	r3, r3
 8004a56:	60fb      	str	r3, [r7, #12]
 8004a58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a5c:	4641      	mov	r1, r8
 8004a5e:	1851      	adds	r1, r2, r1
 8004a60:	6039      	str	r1, [r7, #0]
 8004a62:	4649      	mov	r1, r9
 8004a64:	414b      	adcs	r3, r1
 8004a66:	607b      	str	r3, [r7, #4]
 8004a68:	f04f 0200 	mov.w	r2, #0
 8004a6c:	f04f 0300 	mov.w	r3, #0
 8004a70:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a74:	4659      	mov	r1, fp
 8004a76:	00cb      	lsls	r3, r1, #3
 8004a78:	4651      	mov	r1, sl
 8004a7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a7e:	4651      	mov	r1, sl
 8004a80:	00ca      	lsls	r2, r1, #3
 8004a82:	4610      	mov	r0, r2
 8004a84:	4619      	mov	r1, r3
 8004a86:	4603      	mov	r3, r0
 8004a88:	4642      	mov	r2, r8
 8004a8a:	189b      	adds	r3, r3, r2
 8004a8c:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a8e:	464b      	mov	r3, r9
 8004a90:	460a      	mov	r2, r1
 8004a92:	eb42 0303 	adc.w	r3, r2, r3
 8004a96:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	663b      	str	r3, [r7, #96]	; 0x60
 8004aa2:	667a      	str	r2, [r7, #100]	; 0x64
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	f04f 0300 	mov.w	r3, #0
 8004aac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004ab0:	4649      	mov	r1, r9
 8004ab2:	008b      	lsls	r3, r1, #2
 8004ab4:	4641      	mov	r1, r8
 8004ab6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004aba:	4641      	mov	r1, r8
 8004abc:	008a      	lsls	r2, r1, #2
 8004abe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004ac2:	f7fb fbed 	bl	80002a0 <__aeabi_uldivmod>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	460b      	mov	r3, r1
 8004aca:	4b0d      	ldr	r3, [pc, #52]	; (8004b00 <UART_SetConfig+0x4e4>)
 8004acc:	fba3 1302 	umull	r1, r3, r3, r2
 8004ad0:	095b      	lsrs	r3, r3, #5
 8004ad2:	2164      	movs	r1, #100	; 0x64
 8004ad4:	fb01 f303 	mul.w	r3, r1, r3
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	3332      	adds	r3, #50	; 0x32
 8004ade:	4a08      	ldr	r2, [pc, #32]	; (8004b00 <UART_SetConfig+0x4e4>)
 8004ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae4:	095b      	lsrs	r3, r3, #5
 8004ae6:	f003 020f 	and.w	r2, r3, #15
 8004aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4422      	add	r2, r4
 8004af2:	609a      	str	r2, [r3, #8]
}
 8004af4:	bf00      	nop
 8004af6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004afa:	46bd      	mov	sp, r7
 8004afc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b00:	51eb851f 	.word	0x51eb851f

08004b04 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f103 0208 	add.w	r2, r3, #8
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f04f 32ff 	mov.w	r2, #4294967295
 8004b1c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f103 0208 	add.w	r2, r3, #8
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f103 0208 	add.w	r2, r3, #8
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8004b52:	bf00      	nop
 8004b54:	370c      	adds	r7, #12
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr

08004b5e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004b5e:	b480      	push	{r7}
 8004b60:	b085      	sub	sp, #20
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
 8004b66:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b74:	d103      	bne.n	8004b7e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	60fb      	str	r3, [r7, #12]
 8004b7c:	e00c      	b.n	8004b98 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	3308      	adds	r3, #8
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	e002      	b.n	8004b8c <vListInsert+0x2e>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	60fb      	str	r3, [r7, #12]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d2f6      	bcs.n	8004b86 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	685a      	ldr	r2, [r3, #4]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	683a      	ldr	r2, [r7, #0]
 8004ba6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	683a      	ldr	r2, [r7, #0]
 8004bb2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	1c5a      	adds	r2, r3, #1
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8004bc4:	bf00      	nop
 8004bc6:	3714      	adds	r7, #20
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6892      	ldr	r2, [r2, #8]
 8004be6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6852      	ldr	r2, [r2, #4]
 8004bf0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d103      	bne.n	8004c04 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	1e5a      	subs	r2, r3, #1
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10a      	bne.n	8004c52 <xQueueGenericReset+0x2e>
    __asm volatile
 8004c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c40:	f383 8811 	msr	BASEPRI, r3
 8004c44:	f3bf 8f6f 	isb	sy
 8004c48:	f3bf 8f4f 	dsb	sy
 8004c4c:	60fb      	str	r3, [r7, #12]
}
 8004c4e:	bf00      	nop
 8004c50:	e7fe      	b.n	8004c50 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d05d      	beq.n	8004d14 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d059      	beq.n	8004d14 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c68:	2100      	movs	r1, #0
 8004c6a:	fba3 2302 	umull	r2, r3, r3, r2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d000      	beq.n	8004c74 <xQueueGenericReset+0x50>
 8004c72:	2101      	movs	r1, #1
 8004c74:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d14c      	bne.n	8004d14 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8004c7a:	f002 fead 	bl	80079d8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c86:	6939      	ldr	r1, [r7, #16]
 8004c88:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c8a:	fb01 f303 	mul.w	r3, r1, r3
 8004c8e:	441a      	add	r2, r3
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	2200      	movs	r2, #0
 8004c98:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004caa:	3b01      	subs	r3, #1
 8004cac:	6939      	ldr	r1, [r7, #16]
 8004cae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004cb0:	fb01 f303 	mul.w	r3, r1, r3
 8004cb4:	441a      	add	r2, r3
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	22ff      	movs	r2, #255	; 0xff
 8004cbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	22ff      	movs	r2, #255	; 0xff
 8004cc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d114      	bne.n	8004cfa <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d01a      	beq.n	8004d0e <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	3310      	adds	r3, #16
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f001 faeb 	bl	80062b8 <xTaskRemoveFromEventList>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d012      	beq.n	8004d0e <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004ce8:	4b15      	ldr	r3, [pc, #84]	; (8004d40 <xQueueGenericReset+0x11c>)
 8004cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cee:	601a      	str	r2, [r3, #0]
 8004cf0:	f3bf 8f4f 	dsb	sy
 8004cf4:	f3bf 8f6f 	isb	sy
 8004cf8:	e009      	b.n	8004d0e <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	3310      	adds	r3, #16
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff ff00 	bl	8004b04 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	3324      	adds	r3, #36	; 0x24
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff fefb 	bl	8004b04 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8004d0e:	f002 fe93 	bl	8007a38 <vPortExitCritical>
 8004d12:	e001      	b.n	8004d18 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8004d14:	2300      	movs	r3, #0
 8004d16:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d10a      	bne.n	8004d34 <xQueueGenericReset+0x110>
    __asm volatile
 8004d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d22:	f383 8811 	msr	BASEPRI, r3
 8004d26:	f3bf 8f6f 	isb	sy
 8004d2a:	f3bf 8f4f 	dsb	sy
 8004d2e:	60bb      	str	r3, [r7, #8]
}
 8004d30:	bf00      	nop
 8004d32:	e7fe      	b.n	8004d32 <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8004d34:	697b      	ldr	r3, [r7, #20]
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	e000ed04 	.word	0xe000ed04

08004d44 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b08a      	sub	sp, #40	; 0x28
 8004d48:	af02      	add	r7, sp, #8
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8004d52:	2300      	movs	r3, #0
 8004d54:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d02e      	beq.n	8004dba <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	fba3 2302 	umull	r2, r3, r3, r2
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d000      	beq.n	8004d6c <xQueueGenericCreate+0x28>
 8004d6a:	2101      	movs	r1, #1
 8004d6c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d123      	bne.n	8004dba <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	68ba      	ldr	r2, [r7, #8]
 8004d76:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8004d7a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8004d7e:	d81c      	bhi.n	8004dba <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	68ba      	ldr	r2, [r7, #8]
 8004d84:	fb02 f303 	mul.w	r3, r2, r3
 8004d88:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	3350      	adds	r3, #80	; 0x50
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f002 ff44 	bl	8007c1c <pvPortMalloc>
 8004d94:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d01c      	beq.n	8004dd6 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	3350      	adds	r3, #80	; 0x50
 8004da4:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004da6:	79fa      	ldrb	r2, [r7, #7]
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	9300      	str	r3, [sp, #0]
 8004dac:	4613      	mov	r3, r2
 8004dae:	697a      	ldr	r2, [r7, #20]
 8004db0:	68b9      	ldr	r1, [r7, #8]
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f000 f814 	bl	8004de0 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8004db8:	e00d      	b.n	8004dd6 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10a      	bne.n	8004dd6 <xQueueGenericCreate+0x92>
    __asm volatile
 8004dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc4:	f383 8811 	msr	BASEPRI, r3
 8004dc8:	f3bf 8f6f 	isb	sy
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	613b      	str	r3, [r7, #16]
}
 8004dd2:	bf00      	nop
 8004dd4:	e7fe      	b.n	8004dd4 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8004dd6:	69fb      	ldr	r3, [r7, #28]
    }
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3720      	adds	r7, #32
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
 8004dec:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d103      	bne.n	8004dfc <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	e002      	b.n	8004e02 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e0e:	2101      	movs	r1, #1
 8004e10:	69b8      	ldr	r0, [r7, #24]
 8004e12:	f7ff ff07 	bl	8004c24 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	78fa      	ldrb	r2, [r7, #3]
 8004e1a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8004e1e:	bf00      	nop
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
	...

08004e28 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b08e      	sub	sp, #56	; 0x38
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
 8004e34:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e36:	2300      	movs	r3, #0
 8004e38:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	633b      	str	r3, [r7, #48]	; 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8004e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d10a      	bne.n	8004e5a <xQueueGenericSend+0x32>
    __asm volatile
 8004e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e48:	f383 8811 	msr	BASEPRI, r3
 8004e4c:	f3bf 8f6f 	isb	sy
 8004e50:	f3bf 8f4f 	dsb	sy
 8004e54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004e56:	bf00      	nop
 8004e58:	e7fe      	b.n	8004e58 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d103      	bne.n	8004e68 <xQueueGenericSend+0x40>
 8004e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d101      	bne.n	8004e6c <xQueueGenericSend+0x44>
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e000      	b.n	8004e6e <xQueueGenericSend+0x46>
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10a      	bne.n	8004e88 <xQueueGenericSend+0x60>
    __asm volatile
 8004e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e76:	f383 8811 	msr	BASEPRI, r3
 8004e7a:	f3bf 8f6f 	isb	sy
 8004e7e:	f3bf 8f4f 	dsb	sy
 8004e82:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004e84:	bf00      	nop
 8004e86:	e7fe      	b.n	8004e86 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d103      	bne.n	8004e96 <xQueueGenericSend+0x6e>
 8004e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d101      	bne.n	8004e9a <xQueueGenericSend+0x72>
 8004e96:	2301      	movs	r3, #1
 8004e98:	e000      	b.n	8004e9c <xQueueGenericSend+0x74>
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d10a      	bne.n	8004eb6 <xQueueGenericSend+0x8e>
    __asm volatile
 8004ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea4:	f383 8811 	msr	BASEPRI, r3
 8004ea8:	f3bf 8f6f 	isb	sy
 8004eac:	f3bf 8f4f 	dsb	sy
 8004eb0:	623b      	str	r3, [r7, #32]
}
 8004eb2:	bf00      	nop
 8004eb4:	e7fe      	b.n	8004eb4 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004eb6:	f001 fc11 	bl	80066dc <xTaskGetSchedulerState>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d102      	bne.n	8004ec6 <xQueueGenericSend+0x9e>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d101      	bne.n	8004eca <xQueueGenericSend+0xa2>
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e000      	b.n	8004ecc <xQueueGenericSend+0xa4>
 8004eca:	2300      	movs	r3, #0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d10a      	bne.n	8004ee6 <xQueueGenericSend+0xbe>
    __asm volatile
 8004ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed4:	f383 8811 	msr	BASEPRI, r3
 8004ed8:	f3bf 8f6f 	isb	sy
 8004edc:	f3bf 8f4f 	dsb	sy
 8004ee0:	61fb      	str	r3, [r7, #28]
}
 8004ee2:	bf00      	nop
 8004ee4:	e7fe      	b.n	8004ee4 <xQueueGenericSend+0xbc>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004ee6:	f002 fd77 	bl	80079d8 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d302      	bcc.n	8004efc <xQueueGenericSend+0xd4>
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d129      	bne.n	8004f50 <xQueueGenericSend+0x128>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004efc:	683a      	ldr	r2, [r7, #0]
 8004efe:	68b9      	ldr	r1, [r7, #8]
 8004f00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f02:	f000 fad6 	bl	80054b2 <prvCopyDataToQueue>
 8004f06:	62f8      	str	r0, [r7, #44]	; 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d010      	beq.n	8004f32 <xQueueGenericSend+0x10a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f12:	3324      	adds	r3, #36	; 0x24
 8004f14:	4618      	mov	r0, r3
 8004f16:	f001 f9cf 	bl	80062b8 <xTaskRemoveFromEventList>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d013      	beq.n	8004f48 <xQueueGenericSend+0x120>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8004f20:	4b3f      	ldr	r3, [pc, #252]	; (8005020 <xQueueGenericSend+0x1f8>)
 8004f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f26:	601a      	str	r2, [r3, #0]
 8004f28:	f3bf 8f4f 	dsb	sy
 8004f2c:	f3bf 8f6f 	isb	sy
 8004f30:	e00a      	b.n	8004f48 <xQueueGenericSend+0x120>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8004f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d007      	beq.n	8004f48 <xQueueGenericSend+0x120>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8004f38:	4b39      	ldr	r3, [pc, #228]	; (8005020 <xQueueGenericSend+0x1f8>)
 8004f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	f3bf 8f4f 	dsb	sy
 8004f44:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8004f48:	f002 fd76 	bl	8007a38 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e063      	b.n	8005018 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d103      	bne.n	8004f5e <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004f56:	f002 fd6f 	bl	8007a38 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	e05c      	b.n	8005018 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004f5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d106      	bne.n	8004f72 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004f64:	f107 0314 	add.w	r3, r7, #20
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f001 fa7d 	bl	8006468 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004f72:	f002 fd61 	bl	8007a38 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004f76:	f000 fe69 	bl	8005c4c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004f7a:	f002 fd2d 	bl	80079d8 <vPortEnterCritical>
 8004f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f84:	b25b      	sxtb	r3, r3
 8004f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f8a:	d103      	bne.n	8004f94 <xQueueGenericSend+0x16c>
 8004f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f9a:	b25b      	sxtb	r3, r3
 8004f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa0:	d103      	bne.n	8004faa <xQueueGenericSend+0x182>
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004faa:	f002 fd45 	bl	8007a38 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004fae:	1d3a      	adds	r2, r7, #4
 8004fb0:	f107 0314 	add.w	r3, r7, #20
 8004fb4:	4611      	mov	r1, r2
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f001 fa6c 	bl	8006494 <xTaskCheckForTimeOut>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d124      	bne.n	800500c <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004fc2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fc4:	f000 fb6d 	bl	80056a2 <prvIsQueueFull>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d018      	beq.n	8005000 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd0:	3310      	adds	r3, #16
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	4611      	mov	r1, r2
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f001 f904 	bl	80061e4 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8004fdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fde:	f000 faf8 	bl	80055d2 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8004fe2:	f000 fe41 	bl	8005c68 <xTaskResumeAll>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f47f af7c 	bne.w	8004ee6 <xQueueGenericSend+0xbe>
                {
                    taskYIELD_WITHIN_API();
 8004fee:	4b0c      	ldr	r3, [pc, #48]	; (8005020 <xQueueGenericSend+0x1f8>)
 8004ff0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ff4:	601a      	str	r2, [r3, #0]
 8004ff6:	f3bf 8f4f 	dsb	sy
 8004ffa:	f3bf 8f6f 	isb	sy
 8004ffe:	e772      	b.n	8004ee6 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8005000:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005002:	f000 fae6 	bl	80055d2 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005006:	f000 fe2f 	bl	8005c68 <xTaskResumeAll>
 800500a:	e76c      	b.n	8004ee6 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800500c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800500e:	f000 fae0 	bl	80055d2 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005012:	f000 fe29 	bl	8005c68 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8005016:	2300      	movs	r3, #0
        }
    }
}
 8005018:	4618      	mov	r0, r3
 800501a:	3738      	adds	r7, #56	; 0x38
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	e000ed04 	.word	0xe000ed04

08005024 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b092      	sub	sp, #72	; 0x48
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	643b      	str	r3, [r7, #64]	; 0x40

    traceENTER_xQueueGenericSendFromISR( xQueue, pvItemToQueue, pxHigherPriorityTaskWoken, xCopyPosition );

    configASSERT( pxQueue );
 8005036:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10a      	bne.n	8005052 <xQueueGenericSendFromISR+0x2e>
    __asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	62fb      	str	r3, [r7, #44]	; 0x2c
}
 800504e:	bf00      	nop
 8005050:	e7fe      	b.n	8005050 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d103      	bne.n	8005060 <xQueueGenericSendFromISR+0x3c>
 8005058:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800505a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <xQueueGenericSendFromISR+0x40>
 8005060:	2301      	movs	r3, #1
 8005062:	e000      	b.n	8005066 <xQueueGenericSendFromISR+0x42>
 8005064:	2300      	movs	r3, #0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10a      	bne.n	8005080 <xQueueGenericSendFromISR+0x5c>
    __asm volatile
 800506a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800506e:	f383 8811 	msr	BASEPRI, r3
 8005072:	f3bf 8f6f 	isb	sy
 8005076:	f3bf 8f4f 	dsb	sy
 800507a:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800507c:	bf00      	nop
 800507e:	e7fe      	b.n	800507e <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	2b02      	cmp	r3, #2
 8005084:	d103      	bne.n	800508e <xQueueGenericSendFromISR+0x6a>
 8005086:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <xQueueGenericSendFromISR+0x6e>
 800508e:	2301      	movs	r3, #1
 8005090:	e000      	b.n	8005094 <xQueueGenericSendFromISR+0x70>
 8005092:	2300      	movs	r3, #0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d10a      	bne.n	80050ae <xQueueGenericSendFromISR+0x8a>
    __asm volatile
 8005098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509c:	f383 8811 	msr	BASEPRI, r3
 80050a0:	f3bf 8f6f 	isb	sy
 80050a4:	f3bf 8f4f 	dsb	sy
 80050a8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80050aa:	bf00      	nop
 80050ac:	e7fe      	b.n	80050ac <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050ae:	f002 fd75 	bl	8007b9c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 80050b2:	f3ef 8211 	mrs	r2, BASEPRI
 80050b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ba:	f383 8811 	msr	BASEPRI, r3
 80050be:	f3bf 8f6f 	isb	sy
 80050c2:	f3bf 8f4f 	dsb	sy
 80050c6:	623a      	str	r2, [r7, #32]
 80050c8:	61fb      	str	r3, [r7, #28]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 80050ca:	6a3b      	ldr	r3, [r7, #32]
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80050cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d302      	bcc.n	80050e0 <xQueueGenericSendFromISR+0xbc>
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d146      	bne.n	800516e <xQueueGenericSendFromISR+0x14a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80050e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050e6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ee:	637b      	str	r3, [r7, #52]	; 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050f0:	683a      	ldr	r2, [r7, #0]
 80050f2:	68b9      	ldr	r1, [r7, #8]
 80050f4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80050f6:	f000 f9dc 	bl	80054b2 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80050fa:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80050fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005102:	d112      	bne.n	800512a <xQueueGenericSendFromISR+0x106>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005104:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005108:	2b00      	cmp	r3, #0
 800510a:	d02d      	beq.n	8005168 <xQueueGenericSendFromISR+0x144>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800510c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800510e:	3324      	adds	r3, #36	; 0x24
 8005110:	4618      	mov	r0, r3
 8005112:	f001 f8d1 	bl	80062b8 <xTaskRemoveFromEventList>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d025      	beq.n	8005168 <xQueueGenericSendFromISR+0x144>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d022      	beq.n	8005168 <xQueueGenericSendFromISR+0x144>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2201      	movs	r2, #1
 8005126:	601a      	str	r2, [r3, #0]
 8005128:	e01e      	b.n	8005168 <xQueueGenericSendFromISR+0x144>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 800512a:	f000 feb5 	bl	8005e98 <uxTaskGetNumberOfTasks>
 800512e:	6338      	str	r0, [r7, #48]	; 0x30
 8005130:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8005134:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005136:	429a      	cmp	r2, r3
 8005138:	d916      	bls.n	8005168 <xQueueGenericSendFromISR+0x144>
 800513a:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800513e:	2b7f      	cmp	r3, #127	; 0x7f
 8005140:	d10a      	bne.n	8005158 <xQueueGenericSendFromISR+0x134>
    __asm volatile
 8005142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005146:	f383 8811 	msr	BASEPRI, r3
 800514a:	f3bf 8f6f 	isb	sy
 800514e:	f3bf 8f4f 	dsb	sy
 8005152:	61bb      	str	r3, [r7, #24]
}
 8005154:	bf00      	nop
 8005156:	e7fe      	b.n	8005156 <xQueueGenericSendFromISR+0x132>
 8005158:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800515c:	3301      	adds	r3, #1
 800515e:	b2db      	uxtb	r3, r3
 8005160:	b25a      	sxtb	r2, r3
 8005162:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005164:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8005168:	2301      	movs	r3, #1
 800516a:	647b      	str	r3, [r7, #68]	; 0x44
        {
 800516c:	e001      	b.n	8005172 <xQueueGenericSendFromISR+0x14e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800516e:	2300      	movs	r3, #0
 8005170:	647b      	str	r3, [r7, #68]	; 0x44
 8005172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005174:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800517c:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGenericSendFromISR( xReturn );

    return xReturn;
 800517e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8005180:	4618      	mov	r0, r3
 8005182:	3748      	adds	r7, #72	; 0x48
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b08c      	sub	sp, #48	; 0x30
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005194:	2300      	movs	r3, #0
 8005196:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	62bb      	str	r3, [r7, #40]	; 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800519c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10a      	bne.n	80051b8 <xQueueReceive+0x30>
    __asm volatile
 80051a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a6:	f383 8811 	msr	BASEPRI, r3
 80051aa:	f3bf 8f6f 	isb	sy
 80051ae:	f3bf 8f4f 	dsb	sy
 80051b2:	623b      	str	r3, [r7, #32]
}
 80051b4:	bf00      	nop
 80051b6:	e7fe      	b.n	80051b6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d103      	bne.n	80051c6 <xQueueReceive+0x3e>
 80051be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d101      	bne.n	80051ca <xQueueReceive+0x42>
 80051c6:	2301      	movs	r3, #1
 80051c8:	e000      	b.n	80051cc <xQueueReceive+0x44>
 80051ca:	2300      	movs	r3, #0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d10a      	bne.n	80051e6 <xQueueReceive+0x5e>
    __asm volatile
 80051d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d4:	f383 8811 	msr	BASEPRI, r3
 80051d8:	f3bf 8f6f 	isb	sy
 80051dc:	f3bf 8f4f 	dsb	sy
 80051e0:	61fb      	str	r3, [r7, #28]
}
 80051e2:	bf00      	nop
 80051e4:	e7fe      	b.n	80051e4 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051e6:	f001 fa79 	bl	80066dc <xTaskGetSchedulerState>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d102      	bne.n	80051f6 <xQueueReceive+0x6e>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <xQueueReceive+0x72>
 80051f6:	2301      	movs	r3, #1
 80051f8:	e000      	b.n	80051fc <xQueueReceive+0x74>
 80051fa:	2300      	movs	r3, #0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d10a      	bne.n	8005216 <xQueueReceive+0x8e>
    __asm volatile
 8005200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005204:	f383 8811 	msr	BASEPRI, r3
 8005208:	f3bf 8f6f 	isb	sy
 800520c:	f3bf 8f4f 	dsb	sy
 8005210:	61bb      	str	r3, [r7, #24]
}
 8005212:	bf00      	nop
 8005214:	e7fe      	b.n	8005214 <xQueueReceive+0x8c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005216:	f002 fbdf 	bl	80079d8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800521a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005222:	2b00      	cmp	r3, #0
 8005224:	d01f      	beq.n	8005266 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005226:	68b9      	ldr	r1, [r7, #8]
 8005228:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800522a:	f000 f9ac 	bl	8005586 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 800522e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005230:	1e5a      	subs	r2, r3, #1
 8005232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005234:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00f      	beq.n	800525e <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800523e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005240:	3310      	adds	r3, #16
 8005242:	4618      	mov	r0, r3
 8005244:	f001 f838 	bl	80062b8 <xTaskRemoveFromEventList>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d007      	beq.n	800525e <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800524e:	4b3d      	ldr	r3, [pc, #244]	; (8005344 <xQueueReceive+0x1bc>)
 8005250:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800525e:	f002 fbeb 	bl	8007a38 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8005262:	2301      	movs	r3, #1
 8005264:	e069      	b.n	800533a <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d103      	bne.n	8005274 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800526c:	f002 fbe4 	bl	8007a38 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8005270:	2300      	movs	r3, #0
 8005272:	e062      	b.n	800533a <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005276:	2b00      	cmp	r3, #0
 8005278:	d106      	bne.n	8005288 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800527a:	f107 0310 	add.w	r3, r7, #16
 800527e:	4618      	mov	r0, r3
 8005280:	f001 f8f2 	bl	8006468 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005284:	2301      	movs	r3, #1
 8005286:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005288:	f002 fbd6 	bl	8007a38 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800528c:	f000 fcde 	bl	8005c4c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005290:	f002 fba2 	bl	80079d8 <vPortEnterCritical>
 8005294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005296:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800529a:	b25b      	sxtb	r3, r3
 800529c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a0:	d103      	bne.n	80052aa <xQueueReceive+0x122>
 80052a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052b0:	b25b      	sxtb	r3, r3
 80052b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b6:	d103      	bne.n	80052c0 <xQueueReceive+0x138>
 80052b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052c0:	f002 fbba 	bl	8007a38 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052c4:	1d3a      	adds	r2, r7, #4
 80052c6:	f107 0310 	add.w	r3, r7, #16
 80052ca:	4611      	mov	r1, r2
 80052cc:	4618      	mov	r0, r3
 80052ce:	f001 f8e1 	bl	8006494 <xTaskCheckForTimeOut>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d123      	bne.n	8005320 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052da:	f000 f9cc 	bl	8005676 <prvIsQueueEmpty>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d017      	beq.n	8005314 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80052e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052e6:	3324      	adds	r3, #36	; 0x24
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	4611      	mov	r1, r2
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 ff79 	bl	80061e4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80052f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052f4:	f000 f96d 	bl	80055d2 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80052f8:	f000 fcb6 	bl	8005c68 <xTaskResumeAll>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d189      	bne.n	8005216 <xQueueReceive+0x8e>
                {
                    taskYIELD_WITHIN_API();
 8005302:	4b10      	ldr	r3, [pc, #64]	; (8005344 <xQueueReceive+0x1bc>)
 8005304:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005308:	601a      	str	r2, [r3, #0]
 800530a:	f3bf 8f4f 	dsb	sy
 800530e:	f3bf 8f6f 	isb	sy
 8005312:	e780      	b.n	8005216 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8005314:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005316:	f000 f95c 	bl	80055d2 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800531a:	f000 fca5 	bl	8005c68 <xTaskResumeAll>
 800531e:	e77a      	b.n	8005216 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8005320:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005322:	f000 f956 	bl	80055d2 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005326:	f000 fc9f 	bl	8005c68 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800532a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800532c:	f000 f9a3 	bl	8005676 <prvIsQueueEmpty>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	f43f af6f 	beq.w	8005216 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8005338:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 800533a:	4618      	mov	r0, r3
 800533c:	3730      	adds	r7, #48	; 0x30
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	e000ed04 	.word	0xe000ed04

08005348 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b090      	sub	sp, #64	; 0x40
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	60b9      	str	r1, [r7, #8]
 8005352:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	63bb      	str	r3, [r7, #56]	; 0x38

    traceENTER_xQueueReceiveFromISR( xQueue, pvBuffer, pxHigherPriorityTaskWoken );

    configASSERT( pxQueue );
 8005358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10a      	bne.n	8005374 <xQueueReceiveFromISR+0x2c>
    __asm volatile
 800535e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005362:	f383 8811 	msr	BASEPRI, r3
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	f3bf 8f4f 	dsb	sy
 800536e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005370:	bf00      	nop
 8005372:	e7fe      	b.n	8005372 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d103      	bne.n	8005382 <xQueueReceiveFromISR+0x3a>
 800537a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800537c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <xQueueReceiveFromISR+0x3e>
 8005382:	2301      	movs	r3, #1
 8005384:	e000      	b.n	8005388 <xQueueReceiveFromISR+0x40>
 8005386:	2300      	movs	r3, #0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d10a      	bne.n	80053a2 <xQueueReceiveFromISR+0x5a>
    __asm volatile
 800538c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005390:	f383 8811 	msr	BASEPRI, r3
 8005394:	f3bf 8f6f 	isb	sy
 8005398:	f3bf 8f4f 	dsb	sy
 800539c:	623b      	str	r3, [r7, #32]
}
 800539e:	bf00      	nop
 80053a0:	e7fe      	b.n	80053a0 <xQueueReceiveFromISR+0x58>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053a2:	f002 fbfb 	bl	8007b9c <vPortValidateInterruptPriority>
    __asm volatile
 80053a6:	f3ef 8211 	mrs	r2, BASEPRI
 80053aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ae:	f383 8811 	msr	BASEPRI, r3
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	61fa      	str	r2, [r7, #28]
 80053bc:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 80053be:	69fb      	ldr	r3, [r7, #28]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80053c0:	637b      	str	r3, [r7, #52]	; 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c6:	633b      	str	r3, [r7, #48]	; 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d046      	beq.n	800545c <xQueueReceiveFromISR+0x114>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 80053ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80053d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053d8:	68b9      	ldr	r1, [r7, #8]
 80053da:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80053dc:	f000 f8d3 	bl	8005586 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80053e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e2:	1e5a      	subs	r2, r3, #1
 80053e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e6:	639a      	str	r2, [r3, #56]	; 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 80053e8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80053ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f0:	d112      	bne.n	8005418 <xQueueReceiveFromISR+0xd0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d02d      	beq.n	8005456 <xQueueReceiveFromISR+0x10e>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053fc:	3310      	adds	r3, #16
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 ff5a 	bl	80062b8 <xTaskRemoveFromEventList>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d025      	beq.n	8005456 <xQueueReceiveFromISR+0x10e>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d022      	beq.n	8005456 <xQueueReceiveFromISR+0x10e>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	601a      	str	r2, [r3, #0]
 8005416:	e01e      	b.n	8005456 <xQueueReceiveFromISR+0x10e>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 8005418:	f000 fd3e 	bl	8005e98 <uxTaskGetNumberOfTasks>
 800541c:	62b8      	str	r0, [r7, #40]	; 0x28
 800541e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005422:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005424:	429a      	cmp	r2, r3
 8005426:	d916      	bls.n	8005456 <xQueueReceiveFromISR+0x10e>
 8005428:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800542c:	2b7f      	cmp	r3, #127	; 0x7f
 800542e:	d10a      	bne.n	8005446 <xQueueReceiveFromISR+0xfe>
    __asm volatile
 8005430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	617b      	str	r3, [r7, #20]
}
 8005442:	bf00      	nop
 8005444:	e7fe      	b.n	8005444 <xQueueReceiveFromISR+0xfc>
 8005446:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800544a:	3301      	adds	r3, #1
 800544c:	b2db      	uxtb	r3, r3
 800544e:	b25a      	sxtb	r2, r3
 8005450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005452:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            }

            xReturn = pdPASS;
 8005456:	2301      	movs	r3, #1
 8005458:	63fb      	str	r3, [r7, #60]	; 0x3c
 800545a:	e001      	b.n	8005460 <xQueueReceiveFromISR+0x118>
        }
        else
        {
            xReturn = pdFAIL;
 800545c:	2300      	movs	r3, #0
 800545e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005462:	613b      	str	r3, [r7, #16]
    __asm volatile
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	f383 8811 	msr	BASEPRI, r3
}
 800546a:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueReceiveFromISR( xReturn );

    return xReturn;
 800546c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800546e:	4618      	mov	r0, r3
 8005470:	3740      	adds	r7, #64	; 0x40
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b084      	sub	sp, #16
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d10a      	bne.n	800549a <uxQueueMessagesWaiting+0x24>
    __asm volatile
 8005484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005488:	f383 8811 	msr	BASEPRI, r3
 800548c:	f3bf 8f6f 	isb	sy
 8005490:	f3bf 8f4f 	dsb	sy
 8005494:	60bb      	str	r3, [r7, #8]
}
 8005496:	bf00      	nop
 8005498:	e7fe      	b.n	8005498 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 800549a:	f002 fa9d 	bl	80079d8 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a2:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 80054a4:	f002 fac8 	bl	8007a38 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );

    return uxReturn;
 80054a8:	68fb      	ldr	r3, [r7, #12]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b086      	sub	sp, #24
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	60f8      	str	r0, [r7, #12]
 80054ba:	60b9      	str	r1, [r7, #8]
 80054bc:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80054be:	2300      	movs	r3, #0
 80054c0:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c6:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d10d      	bne.n	80054ec <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d14d      	bne.n	8005574 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	4618      	mov	r0, r3
 80054de:	f001 f91b 	bl	8006718 <xTaskPriorityDisinherit>
 80054e2:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	609a      	str	r2, [r3, #8]
 80054ea:	e043      	b.n	8005574 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d119      	bne.n	8005526 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6858      	ldr	r0, [r3, #4]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fa:	461a      	mov	r2, r3
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	f002 ffb6 	bl	800846e <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	685a      	ldr	r2, [r3, #4]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550a:	441a      	add	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	429a      	cmp	r2, r3
 800551a:	d32b      	bcc.n	8005574 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	605a      	str	r2, [r3, #4]
 8005524:	e026      	b.n	8005574 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	68d8      	ldr	r0, [r3, #12]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	461a      	mov	r2, r3
 8005530:	68b9      	ldr	r1, [r7, #8]
 8005532:	f002 ff9c 	bl	800846e <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	68da      	ldr	r2, [r3, #12]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553e:	425b      	negs	r3, r3
 8005540:	441a      	add	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	68da      	ldr	r2, [r3, #12]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	429a      	cmp	r2, r3
 8005550:	d207      	bcs.n	8005562 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	689a      	ldr	r2, [r3, #8]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	425b      	negs	r3, r3
 800555c:	441a      	add	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b02      	cmp	r3, #2
 8005566:	d105      	bne.n	8005574 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	3b01      	subs	r3, #1
 8005572:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	1c5a      	adds	r2, r3, #1
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 800557c:	697b      	ldr	r3, [r7, #20]
}
 800557e:	4618      	mov	r0, r3
 8005580:	3718      	adds	r7, #24
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b082      	sub	sp, #8
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
 800558e:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005594:	2b00      	cmp	r3, #0
 8005596:	d018      	beq.n	80055ca <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68da      	ldr	r2, [r3, #12]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a0:	441a      	add	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	68da      	ldr	r2, [r3, #12]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d303      	bcc.n	80055ba <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	68d9      	ldr	r1, [r3, #12]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c2:	461a      	mov	r2, r3
 80055c4:	6838      	ldr	r0, [r7, #0]
 80055c6:	f002 ff52 	bl	800846e <memcpy>
    }
}
 80055ca:	bf00      	nop
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b084      	sub	sp, #16
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80055da:	f002 f9fd 	bl	80079d8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055e4:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80055e6:	e011      	b.n	800560c <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d012      	beq.n	8005616 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	3324      	adds	r3, #36	; 0x24
 80055f4:	4618      	mov	r0, r3
 80055f6:	f000 fe5f 	bl	80062b8 <xTaskRemoveFromEventList>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d001      	beq.n	8005604 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8005600:	f000 ffae 	bl	8006560 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8005604:	7bfb      	ldrb	r3, [r7, #15]
 8005606:	3b01      	subs	r3, #1
 8005608:	b2db      	uxtb	r3, r3
 800560a:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800560c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005610:	2b00      	cmp	r3, #0
 8005612:	dce9      	bgt.n	80055e8 <prvUnlockQueue+0x16>
 8005614:	e000      	b.n	8005618 <prvUnlockQueue+0x46>
                    break;
 8005616:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	22ff      	movs	r2, #255	; 0xff
 800561c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8005620:	f002 fa0a 	bl	8007a38 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8005624:	f002 f9d8 	bl	80079d8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800562e:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005630:	e011      	b.n	8005656 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d012      	beq.n	8005660 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	3310      	adds	r3, #16
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fe3a 	bl	80062b8 <xTaskRemoveFromEventList>
 8005644:	4603      	mov	r3, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d001      	beq.n	800564e <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800564a:	f000 ff89 	bl	8006560 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800564e:	7bbb      	ldrb	r3, [r7, #14]
 8005650:	3b01      	subs	r3, #1
 8005652:	b2db      	uxtb	r3, r3
 8005654:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005656:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800565a:	2b00      	cmp	r3, #0
 800565c:	dce9      	bgt.n	8005632 <prvUnlockQueue+0x60>
 800565e:	e000      	b.n	8005662 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8005660:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	22ff      	movs	r2, #255	; 0xff
 8005666:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800566a:	f002 f9e5 	bl	8007a38 <vPortExitCritical>
}
 800566e:	bf00      	nop
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b084      	sub	sp, #16
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800567e:	f002 f9ab 	bl	80079d8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005686:	2b00      	cmp	r3, #0
 8005688:	d102      	bne.n	8005690 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800568a:	2301      	movs	r3, #1
 800568c:	60fb      	str	r3, [r7, #12]
 800568e:	e001      	b.n	8005694 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8005690:	2300      	movs	r3, #0
 8005692:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005694:	f002 f9d0 	bl	8007a38 <vPortExitCritical>

    return xReturn;
 8005698:	68fb      	ldr	r3, [r7, #12]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b084      	sub	sp, #16
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80056aa:	f002 f995 	bl	80079d8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d102      	bne.n	80056c0 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80056ba:	2301      	movs	r3, #1
 80056bc:	60fb      	str	r3, [r7, #12]
 80056be:	e001      	b.n	80056c4 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80056c0:	2300      	movs	r3, #0
 80056c2:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80056c4:	f002 f9b8 	bl	8007a38 <vPortExitCritical>

    return xReturn;
 80056c8:	68fb      	ldr	r3, [r7, #12]
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 80056d2:	b480      	push	{r7}
 80056d4:	b087      	sub	sp, #28
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueIsQueueFullFromISR( xQueue );

    configASSERT( pxQueue );
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10a      	bne.n	80056fa <xQueueIsQueueFullFromISR+0x28>
    __asm volatile
 80056e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056e8:	f383 8811 	msr	BASEPRI, r3
 80056ec:	f3bf 8f6f 	isb	sy
 80056f0:	f3bf 8f4f 	dsb	sy
 80056f4:	60fb      	str	r3, [r7, #12]
}
 80056f6:	bf00      	nop
 80056f8:	e7fe      	b.n	80056f8 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005702:	429a      	cmp	r2, r3
 8005704:	d102      	bne.n	800570c <xQueueIsQueueFullFromISR+0x3a>
    {
        xReturn = pdTRUE;
 8005706:	2301      	movs	r3, #1
 8005708:	617b      	str	r3, [r7, #20]
 800570a:	e001      	b.n	8005710 <xQueueIsQueueFullFromISR+0x3e>
    }
    else
    {
        xReturn = pdFALSE;
 800570c:	2300      	movs	r3, #0
 800570e:	617b      	str	r3, [r7, #20]
    }

    traceRETURN_xQueueIsQueueFullFromISR( xReturn );

    return xReturn;
 8005710:	697b      	ldr	r3, [r7, #20]
}
 8005712:	4618      	mov	r0, r3
 8005714:	371c      	adds	r7, #28
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
	...

08005720 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8005720:	b480      	push	{r7}
 8005722:	b087      	sub	sp, #28
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800572a:	2300      	movs	r3, #0
 800572c:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d10a      	bne.n	800574a <vQueueAddToRegistry+0x2a>
    __asm volatile
 8005734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005738:	f383 8811 	msr	BASEPRI, r3
 800573c:	f3bf 8f6f 	isb	sy
 8005740:	f3bf 8f4f 	dsb	sy
 8005744:	60fb      	str	r3, [r7, #12]
}
 8005746:	bf00      	nop
 8005748:	e7fe      	b.n	8005748 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d024      	beq.n	800579a <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005750:	2300      	movs	r3, #0
 8005752:	617b      	str	r3, [r7, #20]
 8005754:	e01e      	b.n	8005794 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8005756:	4a18      	ldr	r2, [pc, #96]	; (80057b8 <vQueueAddToRegistry+0x98>)
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	00db      	lsls	r3, r3, #3
 800575c:	4413      	add	r3, r2
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	429a      	cmp	r2, r3
 8005764:	d105      	bne.n	8005772 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	4a13      	ldr	r2, [pc, #76]	; (80057b8 <vQueueAddToRegistry+0x98>)
 800576c:	4413      	add	r3, r2
 800576e:	613b      	str	r3, [r7, #16]
                    break;
 8005770:	e013      	b.n	800579a <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d10a      	bne.n	800578e <vQueueAddToRegistry+0x6e>
 8005778:	4a0f      	ldr	r2, [pc, #60]	; (80057b8 <vQueueAddToRegistry+0x98>)
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d104      	bne.n	800578e <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	00db      	lsls	r3, r3, #3
 8005788:	4a0b      	ldr	r2, [pc, #44]	; (80057b8 <vQueueAddToRegistry+0x98>)
 800578a:	4413      	add	r3, r2
 800578c:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	3301      	adds	r3, #1
 8005792:	617b      	str	r3, [r7, #20]
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	2b07      	cmp	r3, #7
 8005798:	d9dd      	bls.n	8005756 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d005      	beq.n	80057ac <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 80057ac:	bf00      	nop
 80057ae:	371c      	adds	r7, #28
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr
 80057b8:	200001d4 	.word	0x200001d4

080057bc <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80057bc:	b580      	push	{r7, lr}
 80057be:	b086      	sub	sp, #24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80057cc:	f002 f904 	bl	80079d8 <vPortEnterCritical>
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057d6:	b25b      	sxtb	r3, r3
 80057d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057dc:	d103      	bne.n	80057e6 <vQueueWaitForMessageRestricted+0x2a>
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057ec:	b25b      	sxtb	r3, r3
 80057ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f2:	d103      	bne.n	80057fc <vQueueWaitForMessageRestricted+0x40>
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057fc:	f002 f91c 	bl	8007a38 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005804:	2b00      	cmp	r3, #0
 8005806:	d106      	bne.n	8005816 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	3324      	adds	r3, #36	; 0x24
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	68b9      	ldr	r1, [r7, #8]
 8005810:	4618      	mov	r0, r3
 8005812:	f000 fd0b 	bl	800622c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8005816:	6978      	ldr	r0, [r7, #20]
 8005818:	f7ff fedb 	bl	80055d2 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 800581c:	bf00      	nop
 800581e:	3718      	adds	r7, #24
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8005824:	b580      	push	{r7, lr}
 8005826:	b08a      	sub	sp, #40	; 0x28
 8005828:	af04      	add	r7, sp, #16
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]
 8005830:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	4618      	mov	r0, r3
 8005838:	f002 f9f0 	bl	8007c1c <pvPortMalloc>
 800583c:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d013      	beq.n	800586c <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8005844:	205c      	movs	r0, #92	; 0x5c
 8005846:	f002 f9e9 	bl	8007c1c <pvPortMalloc>
 800584a:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d008      	beq.n	8005864 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005852:	225c      	movs	r2, #92	; 0x5c
 8005854:	2100      	movs	r1, #0
 8005856:	6978      	ldr	r0, [r7, #20]
 8005858:	f002 fd93 	bl	8008382 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	631a      	str	r2, [r3, #48]	; 0x30
 8005862:	e005      	b.n	8005870 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8005864:	6938      	ldr	r0, [r7, #16]
 8005866:	f002 fb09 	bl	8007e7c <vPortFree>
 800586a:	e001      	b.n	8005870 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800586c:	2300      	movs	r3, #0
 800586e:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00d      	beq.n	8005892 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005876:	2300      	movs	r3, #0
 8005878:	9303      	str	r3, [sp, #12]
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	9302      	str	r3, [sp, #8]
 800587e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005880:	9301      	str	r3, [sp, #4]
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	9300      	str	r3, [sp, #0]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f000 f828 	bl	80058e2 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8005892:	697b      	ldr	r3, [r7, #20]
    }
 8005894:	4618      	mov	r0, r3
 8005896:	3718      	adds	r7, #24
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800589c:	b580      	push	{r7, lr}
 800589e:	b088      	sub	sp, #32
 80058a0:	af02      	add	r7, sp, #8
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	607a      	str	r2, [r7, #4]
 80058a8:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 80058aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ac:	9301      	str	r3, [sp, #4]
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	68b9      	ldr	r1, [r7, #8]
 80058b8:	68f8      	ldr	r0, [r7, #12]
 80058ba:	f7ff ffb3 	bl	8005824 <prvCreateTask>
 80058be:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d005      	beq.n	80058d2 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80058c6:	6938      	ldr	r0, [r7, #16]
 80058c8:	f000 f89a 	bl	8005a00 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80058cc:	2301      	movs	r3, #1
 80058ce:	617b      	str	r3, [r7, #20]
 80058d0:	e002      	b.n	80058d8 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058d2:	f04f 33ff 	mov.w	r3, #4294967295
 80058d6:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 80058d8:	697b      	ldr	r3, [r7, #20]
    }
 80058da:	4618      	mov	r0, r3
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b088      	sub	sp, #32
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	60f8      	str	r0, [r7, #12]
 80058ea:	60b9      	str	r1, [r7, #8]
 80058ec:	607a      	str	r2, [r7, #4]
 80058ee:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80058f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	461a      	mov	r2, r3
 80058fa:	21a5      	movs	r1, #165	; 0xa5
 80058fc:	f002 fd41 	bl	8008382 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8005900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005902:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800590a:	3b01      	subs	r3, #1
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	4413      	add	r3, r2
 8005910:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	f023 0307 	bic.w	r3, r3, #7
 8005918:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	f003 0307 	and.w	r3, r3, #7
 8005920:	2b00      	cmp	r3, #0
 8005922:	d00a      	beq.n	800593a <prvInitialiseNewTask+0x58>
    __asm volatile
 8005924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005928:	f383 8811 	msr	BASEPRI, r3
 800592c:	f3bf 8f6f 	isb	sy
 8005930:	f3bf 8f4f 	dsb	sy
 8005934:	617b      	str	r3, [r7, #20]
}
 8005936:	bf00      	nop
 8005938:	e7fe      	b.n	8005938 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d01e      	beq.n	800597e <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005940:	2300      	movs	r3, #0
 8005942:	61fb      	str	r3, [r7, #28]
 8005944:	e012      	b.n	800596c <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	4413      	add	r3, r2
 800594c:	7819      	ldrb	r1, [r3, #0]
 800594e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	4413      	add	r3, r2
 8005954:	3334      	adds	r3, #52	; 0x34
 8005956:	460a      	mov	r2, r1
 8005958:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	4413      	add	r3, r2
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d006      	beq.n	8005974 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	3301      	adds	r3, #1
 800596a:	61fb      	str	r3, [r7, #28]
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	2b0f      	cmp	r3, #15
 8005970:	d9e9      	bls.n	8005946 <prvInitialiseNewTask+0x64>
 8005972:	e000      	b.n	8005976 <prvInitialiseNewTask+0x94>
            {
                break;
 8005974:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8005976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005978:	2200      	movs	r2, #0
 800597a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800597e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005980:	2b04      	cmp	r3, #4
 8005982:	d90a      	bls.n	800599a <prvInitialiseNewTask+0xb8>
    __asm volatile
 8005984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005988:	f383 8811 	msr	BASEPRI, r3
 800598c:	f3bf 8f6f 	isb	sy
 8005990:	f3bf 8f4f 	dsb	sy
 8005994:	613b      	str	r3, [r7, #16]
}
 8005996:	bf00      	nop
 8005998:	e7fe      	b.n	8005998 <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800599a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800599c:	2b04      	cmp	r3, #4
 800599e:	d901      	bls.n	80059a4 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80059a0:	2304      	movs	r3, #4
 80059a2:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80059a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059a8:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80059aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ae:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80059b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b2:	3304      	adds	r3, #4
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7ff f8c5 	bl	8004b44 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80059ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059bc:	3318      	adds	r3, #24
 80059be:	4618      	mov	r0, r3
 80059c0:	f7ff f8c0 	bl	8004b44 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80059c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059c8:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 80059ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059cc:	f1c3 0205 	rsb	r2, r3, #5
 80059d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d2:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059d8:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059da:	683a      	ldr	r2, [r7, #0]
 80059dc:	68f9      	ldr	r1, [r7, #12]
 80059de:	69b8      	ldr	r0, [r7, #24]
 80059e0:	f001 fe84 	bl	80076ec <pxPortInitialiseStack>
 80059e4:	4602      	mov	r2, r0
 80059e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e8:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80059ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d002      	beq.n	80059f6 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059f4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80059f6:	bf00      	nop
 80059f8:	3720      	adds	r7, #32
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
	...

08005a00 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8005a08:	f001 ffe6 	bl	80079d8 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8005a0c:	4b41      	ldr	r3, [pc, #260]	; (8005b14 <prvAddNewTaskToReadyList+0x114>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	3301      	adds	r3, #1
 8005a12:	4a40      	ldr	r2, [pc, #256]	; (8005b14 <prvAddNewTaskToReadyList+0x114>)
 8005a14:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8005a16:	4b40      	ldr	r3, [pc, #256]	; (8005b18 <prvAddNewTaskToReadyList+0x118>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d109      	bne.n	8005a32 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8005a1e:	4a3e      	ldr	r2, [pc, #248]	; (8005b18 <prvAddNewTaskToReadyList+0x118>)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a24:	4b3b      	ldr	r3, [pc, #236]	; (8005b14 <prvAddNewTaskToReadyList+0x114>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d110      	bne.n	8005a4e <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8005a2c:	f000 fdbc 	bl	80065a8 <prvInitialiseTaskLists>
 8005a30:	e00d      	b.n	8005a4e <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8005a32:	4b3a      	ldr	r3, [pc, #232]	; (8005b1c <prvAddNewTaskToReadyList+0x11c>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d109      	bne.n	8005a4e <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a3a:	4b37      	ldr	r3, [pc, #220]	; (8005b18 <prvAddNewTaskToReadyList+0x118>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d802      	bhi.n	8005a4e <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8005a48:	4a33      	ldr	r2, [pc, #204]	; (8005b18 <prvAddNewTaskToReadyList+0x118>)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8005a4e:	4b34      	ldr	r3, [pc, #208]	; (8005b20 <prvAddNewTaskToReadyList+0x120>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	3301      	adds	r3, #1
 8005a54:	4a32      	ldr	r2, [pc, #200]	; (8005b20 <prvAddNewTaskToReadyList+0x120>)
 8005a56:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a58:	4b31      	ldr	r3, [pc, #196]	; (8005b20 <prvAddNewTaskToReadyList+0x120>)
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	645a      	str	r2, [r3, #68]	; 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a64:	2201      	movs	r2, #1
 8005a66:	409a      	lsls	r2, r3
 8005a68:	4b2e      	ldr	r3, [pc, #184]	; (8005b24 <prvAddNewTaskToReadyList+0x124>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	4a2d      	ldr	r2, [pc, #180]	; (8005b24 <prvAddNewTaskToReadyList+0x124>)
 8005a70:	6013      	str	r3, [r2, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a76:	492c      	ldr	r1, [pc, #176]	; (8005b28 <prvAddNewTaskToReadyList+0x128>)
 8005a78:	4613      	mov	r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	4413      	add	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	440b      	add	r3, r1
 8005a82:	3304      	adds	r3, #4
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	60fb      	str	r3, [r7, #12]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	609a      	str	r2, [r3, #8]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	689a      	ldr	r2, [r3, #8]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	60da      	str	r2, [r3, #12]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	3204      	adds	r2, #4
 8005a9e:	605a      	str	r2, [r3, #4]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	1d1a      	adds	r2, r3, #4
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	609a      	str	r2, [r3, #8]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aac:	4613      	mov	r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	4413      	add	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4a1c      	ldr	r2, [pc, #112]	; (8005b28 <prvAddNewTaskToReadyList+0x128>)
 8005ab6:	441a      	add	r2, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	615a      	str	r2, [r3, #20]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ac0:	4919      	ldr	r1, [pc, #100]	; (8005b28 <prvAddNewTaskToReadyList+0x128>)
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	440b      	add	r3, r1
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005ad2:	1c59      	adds	r1, r3, #1
 8005ad4:	4814      	ldr	r0, [pc, #80]	; (8005b28 <prvAddNewTaskToReadyList+0x128>)
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	4413      	add	r3, r2
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	4403      	add	r3, r0
 8005ae0:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8005ae2:	f001 ffa9 	bl	8007a38 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8005ae6:	4b0d      	ldr	r3, [pc, #52]	; (8005b1c <prvAddNewTaskToReadyList+0x11c>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00e      	beq.n	8005b0c <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8005aee:	4b0a      	ldr	r3, [pc, #40]	; (8005b18 <prvAddNewTaskToReadyList+0x118>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d207      	bcs.n	8005b0c <prvAddNewTaskToReadyList+0x10c>
 8005afc:	4b0b      	ldr	r3, [pc, #44]	; (8005b2c <prvAddNewTaskToReadyList+0x12c>)
 8005afe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b02:	601a      	str	r2, [r3, #0]
 8005b04:	f3bf 8f4f 	dsb	sy
 8005b08:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005b0c:	bf00      	nop
 8005b0e:	3710      	adds	r7, #16
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	200002ec 	.word	0x200002ec
 8005b18:	20000214 	.word	0x20000214
 8005b1c:	200002f8 	.word	0x200002f8
 8005b20:	20000308 	.word	0x20000308
 8005b24:	200002f4 	.word	0x200002f4
 8005b28:	20000218 	.word	0x20000218
 8005b2c:	e000ed04 	.word	0xe000ed04

08005b30 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b08a      	sub	sp, #40	; 0x28
 8005b34:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8005b36:	2301      	movs	r3, #1
 8005b38:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8005b3e:	2300      	movs	r3, #0
 8005b40:	617b      	str	r3, [r7, #20]
 8005b42:	e011      	b.n	8005b68 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8005b44:	4a1c      	ldr	r2, [pc, #112]	; (8005bb8 <prvCreateIdleTasks+0x88>)
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	4413      	add	r3, r2
 8005b4a:	7819      	ldrb	r1, [r3, #0]
 8005b4c:	463a      	mov	r2, r7
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	4413      	add	r3, r2
 8005b52:	460a      	mov	r2, r1
 8005b54:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8005b56:	463a      	mov	r2, r7
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d006      	beq.n	8005b70 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	3301      	adds	r3, #1
 8005b66:	617b      	str	r3, [r7, #20]
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	2b0f      	cmp	r3, #15
 8005b6c:	ddea      	ble.n	8005b44 <prvCreateIdleTasks+0x14>
 8005b6e:	e000      	b.n	8005b72 <prvCreateIdleTasks+0x42>
        {
            break;
 8005b70:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8005b72:	2300      	movs	r3, #0
 8005b74:	61bb      	str	r3, [r7, #24]
 8005b76:	e015      	b.n	8005ba4 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8005b78:	4b10      	ldr	r3, [pc, #64]	; (8005bbc <prvCreateIdleTasks+0x8c>)
 8005b7a:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4a0f      	ldr	r2, [pc, #60]	; (8005bc0 <prvCreateIdleTasks+0x90>)
 8005b82:	4413      	add	r3, r2
 8005b84:	4639      	mov	r1, r7
 8005b86:	9301      	str	r3, [sp, #4]
 8005b88:	2300      	movs	r3, #0
 8005b8a:	9300      	str	r3, [sp, #0]
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	2280      	movs	r2, #128	; 0x80
 8005b90:	6938      	ldr	r0, [r7, #16]
 8005b92:	f7ff fe83 	bl	800589c <xTaskCreate>
 8005b96:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d006      	beq.n	8005bac <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	61bb      	str	r3, [r7, #24]
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	dde6      	ble.n	8005b78 <prvCreateIdleTasks+0x48>
 8005baa:	e000      	b.n	8005bae <prvCreateIdleTasks+0x7e>
        {
            break;
 8005bac:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8005bae:	69fb      	ldr	r3, [r7, #28]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3720      	adds	r7, #32
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	080099cc 	.word	0x080099cc
 8005bbc:	08006579 	.word	0x08006579
 8005bc0:	20000310 	.word	0x20000310

08005bc4 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8005bca:	f7ff ffb1 	bl	8005b30 <prvCreateIdleTasks>
 8005bce:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d102      	bne.n	8005bdc <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8005bd6:	f001 f9ed 	bl	8006fb4 <xTimerCreateTimerTask>
 8005bda:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d116      	bne.n	8005c10 <vTaskStartScheduler+0x4c>
    __asm volatile
 8005be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be6:	f383 8811 	msr	BASEPRI, r3
 8005bea:	f3bf 8f6f 	isb	sy
 8005bee:	f3bf 8f4f 	dsb	sy
 8005bf2:	60bb      	str	r3, [r7, #8]
}
 8005bf4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8005bf6:	4b11      	ldr	r3, [pc, #68]	; (8005c3c <vTaskStartScheduler+0x78>)
 8005bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bfc:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8005bfe:	4b10      	ldr	r3, [pc, #64]	; (8005c40 <vTaskStartScheduler+0x7c>)
 8005c00:	2201      	movs	r2, #1
 8005c02:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c04:	4b0f      	ldr	r3, [pc, #60]	; (8005c44 <vTaskStartScheduler+0x80>)
 8005c06:	2200      	movs	r2, #0
 8005c08:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8005c0a:	f001 fdfb 	bl	8007804 <xPortStartScheduler>
 8005c0e:	e00e      	b.n	8005c2e <vTaskStartScheduler+0x6a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c16:	d10a      	bne.n	8005c2e <vTaskStartScheduler+0x6a>
    __asm volatile
 8005c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c1c:	f383 8811 	msr	BASEPRI, r3
 8005c20:	f3bf 8f6f 	isb	sy
 8005c24:	f3bf 8f4f 	dsb	sy
 8005c28:	607b      	str	r3, [r7, #4]
}
 8005c2a:	bf00      	nop
 8005c2c:	e7fe      	b.n	8005c2c <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005c2e:	4b06      	ldr	r3, [pc, #24]	; (8005c48 <vTaskStartScheduler+0x84>)
 8005c30:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8005c32:	bf00      	nop
 8005c34:	3710      	adds	r7, #16
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
 8005c3a:	bf00      	nop
 8005c3c:	2000030c 	.word	0x2000030c
 8005c40:	200002f8 	.word	0x200002f8
 8005c44:	200002f0 	.word	0x200002f0
 8005c48:	20000018 	.word	0x20000018

08005c4c <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8005c50:	4b04      	ldr	r3, [pc, #16]	; (8005c64 <vTaskSuspendAll+0x18>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	3301      	adds	r3, #1
 8005c56:	4a03      	ldr	r2, [pc, #12]	; (8005c64 <vTaskSuspendAll+0x18>)
 8005c58:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8005c5a:	bf00      	nop
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	20000314 	.word	0x20000314

08005c68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b088      	sub	sp, #32
 8005c6c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8005c72:	2300      	movs	r3, #0
 8005c74:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8005c76:	f001 feaf 	bl	80079d8 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8005c7e:	4b75      	ldr	r3, [pc, #468]	; (8005e54 <xTaskResumeAll+0x1ec>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10a      	bne.n	8005c9c <xTaskResumeAll+0x34>
    __asm volatile
 8005c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c8a:	f383 8811 	msr	BASEPRI, r3
 8005c8e:	f3bf 8f6f 	isb	sy
 8005c92:	f3bf 8f4f 	dsb	sy
 8005c96:	603b      	str	r3, [r7, #0]
}
 8005c98:	bf00      	nop
 8005c9a:	e7fe      	b.n	8005c9a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8005c9c:	4b6d      	ldr	r3, [pc, #436]	; (8005e54 <xTaskResumeAll+0x1ec>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	4a6c      	ldr	r2, [pc, #432]	; (8005e54 <xTaskResumeAll+0x1ec>)
 8005ca4:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005ca6:	4b6b      	ldr	r3, [pc, #428]	; (8005e54 <xTaskResumeAll+0x1ec>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f040 80ca 	bne.w	8005e44 <xTaskResumeAll+0x1dc>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005cb0:	4b69      	ldr	r3, [pc, #420]	; (8005e58 <xTaskResumeAll+0x1f0>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f000 80c5 	beq.w	8005e44 <xTaskResumeAll+0x1dc>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cba:	e08e      	b.n	8005dda <xTaskResumeAll+0x172>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005cbc:	4b67      	ldr	r3, [pc, #412]	; (8005e5c <xTaskResumeAll+0x1f4>)
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc8:	60fb      	str	r3, [r7, #12]
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	69db      	ldr	r3, [r3, #28]
 8005cce:	69fa      	ldr	r2, [r7, #28]
 8005cd0:	6a12      	ldr	r2, [r2, #32]
 8005cd2:	609a      	str	r2, [r3, #8]
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	69fa      	ldr	r2, [r7, #28]
 8005cda:	69d2      	ldr	r2, [r2, #28]
 8005cdc:	605a      	str	r2, [r3, #4]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	685a      	ldr	r2, [r3, #4]
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	3318      	adds	r3, #24
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d103      	bne.n	8005cf2 <xTaskResumeAll+0x8a>
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	6a1a      	ldr	r2, [r3, #32]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	605a      	str	r2, [r3, #4]
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	629a      	str	r2, [r3, #40]	; 0x28
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	1e5a      	subs	r2, r3, #1
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005d02:	69fb      	ldr	r3, [r7, #28]
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	60bb      	str	r3, [r7, #8]
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	69fa      	ldr	r2, [r7, #28]
 8005d0e:	68d2      	ldr	r2, [r2, #12]
 8005d10:	609a      	str	r2, [r3, #8]
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	69fa      	ldr	r2, [r7, #28]
 8005d18:	6892      	ldr	r2, [r2, #8]
 8005d1a:	605a      	str	r2, [r3, #4]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	3304      	adds	r3, #4
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d103      	bne.n	8005d30 <xTaskResumeAll+0xc8>
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	68da      	ldr	r2, [r3, #12]
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	605a      	str	r2, [r3, #4]
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	2200      	movs	r2, #0
 8005d34:	615a      	str	r2, [r3, #20]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	1e5a      	subs	r2, r3, #1
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d44:	2201      	movs	r2, #1
 8005d46:	409a      	lsls	r2, r3
 8005d48:	4b45      	ldr	r3, [pc, #276]	; (8005e60 <xTaskResumeAll+0x1f8>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	4a44      	ldr	r2, [pc, #272]	; (8005e60 <xTaskResumeAll+0x1f8>)
 8005d50:	6013      	str	r3, [r2, #0]
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d56:	4943      	ldr	r1, [pc, #268]	; (8005e64 <xTaskResumeAll+0x1fc>)
 8005d58:	4613      	mov	r3, r2
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	4413      	add	r3, r2
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	440b      	add	r3, r1
 8005d62:	3304      	adds	r3, #4
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	607b      	str	r3, [r7, #4]
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	687a      	ldr	r2, [r7, #4]
 8005d6c:	609a      	str	r2, [r3, #8]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689a      	ldr	r2, [r3, #8]
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	60da      	str	r2, [r3, #12]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	69fa      	ldr	r2, [r7, #28]
 8005d7c:	3204      	adds	r2, #4
 8005d7e:	605a      	str	r2, [r3, #4]
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	1d1a      	adds	r2, r3, #4
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	609a      	str	r2, [r3, #8]
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	4413      	add	r3, r2
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	4a33      	ldr	r2, [pc, #204]	; (8005e64 <xTaskResumeAll+0x1fc>)
 8005d96:	441a      	add	r2, r3
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	615a      	str	r2, [r3, #20]
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da0:	4930      	ldr	r1, [pc, #192]	; (8005e64 <xTaskResumeAll+0x1fc>)
 8005da2:	4613      	mov	r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	4413      	add	r3, r2
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	440b      	add	r3, r1
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	69fa      	ldr	r2, [r7, #28]
 8005db0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005db2:	1c59      	adds	r1, r3, #1
 8005db4:	482b      	ldr	r0, [pc, #172]	; (8005e64 <xTaskResumeAll+0x1fc>)
 8005db6:	4613      	mov	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4413      	add	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4403      	add	r3, r0
 8005dc0:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc6:	4b28      	ldr	r3, [pc, #160]	; (8005e68 <xTaskResumeAll+0x200>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d904      	bls.n	8005dda <xTaskResumeAll+0x172>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8005dd0:	4a26      	ldr	r2, [pc, #152]	; (8005e6c <xTaskResumeAll+0x204>)
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	2101      	movs	r1, #1
 8005dd6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005dda:	4b20      	ldr	r3, [pc, #128]	; (8005e5c <xTaskResumeAll+0x1f4>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	f47f af6c 	bne.w	8005cbc <xTaskResumeAll+0x54>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d001      	beq.n	8005dee <xTaskResumeAll+0x186>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8005dea:	f000 fc5b 	bl	80066a4 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005dee:	4b20      	ldr	r3, [pc, #128]	; (8005e70 <xTaskResumeAll+0x208>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d012      	beq.n	8005e20 <xTaskResumeAll+0x1b8>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8005dfa:	f000 f859 	bl	8005eb0 <xTaskIncrementTick>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d004      	beq.n	8005e0e <xTaskResumeAll+0x1a6>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8005e04:	4a19      	ldr	r2, [pc, #100]	; (8005e6c <xTaskResumeAll+0x204>)
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	2101      	movs	r1, #1
 8005e0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	3b01      	subs	r3, #1
 8005e12:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1ef      	bne.n	8005dfa <xTaskResumeAll+0x192>

                            xPendedTicks = 0;
 8005e1a:	4b15      	ldr	r3, [pc, #84]	; (8005e70 <xTaskResumeAll+0x208>)
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8005e20:	4a12      	ldr	r2, [pc, #72]	; (8005e6c <xTaskResumeAll+0x204>)
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00b      	beq.n	8005e44 <xTaskResumeAll+0x1dc>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8005e30:	4b0d      	ldr	r3, [pc, #52]	; (8005e68 <xTaskResumeAll+0x200>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4b0f      	ldr	r3, [pc, #60]	; (8005e74 <xTaskResumeAll+0x20c>)
 8005e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e3a:	601a      	str	r2, [r3, #0]
 8005e3c:	f3bf 8f4f 	dsb	sy
 8005e40:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005e44:	f001 fdf8 	bl	8007a38 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8005e48:	69bb      	ldr	r3, [r7, #24]
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3720      	adds	r7, #32
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
 8005e52:	bf00      	nop
 8005e54:	20000314 	.word	0x20000314
 8005e58:	200002ec 	.word	0x200002ec
 8005e5c:	200002ac 	.word	0x200002ac
 8005e60:	200002f4 	.word	0x200002f4
 8005e64:	20000218 	.word	0x20000218
 8005e68:	20000214 	.word	0x20000214
 8005e6c:	20000300 	.word	0x20000300
 8005e70:	200002fc 	.word	0x200002fc
 8005e74:	e000ed04 	.word	0xe000ed04

08005e78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8005e7e:	4b05      	ldr	r3, [pc, #20]	; (8005e94 <xTaskGetTickCount+0x1c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8005e84:	687b      	ldr	r3, [r7, #4]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	200002f0 	.word	0x200002f0

08005e98 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8005e98:	b480      	push	{r7}
 8005e9a:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 8005e9c:	4b03      	ldr	r3, [pc, #12]	; (8005eac <uxTaskGetNumberOfTasks+0x14>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	200002ec 	.word	0x200002ec

08005eb0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b08a      	sub	sp, #40	; 0x28
 8005eb4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005eba:	4b7e      	ldr	r3, [pc, #504]	; (80060b4 <xTaskIncrementTick+0x204>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f040 80ee 	bne.w	80060a0 <xTaskIncrementTick+0x1f0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ec4:	4b7c      	ldr	r3, [pc, #496]	; (80060b8 <xTaskIncrementTick+0x208>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005ecc:	4a7a      	ldr	r2, [pc, #488]	; (80060b8 <xTaskIncrementTick+0x208>)
 8005ece:	6a3b      	ldr	r3, [r7, #32]
 8005ed0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8005ed2:	6a3b      	ldr	r3, [r7, #32]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d120      	bne.n	8005f1a <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8005ed8:	4b78      	ldr	r3, [pc, #480]	; (80060bc <xTaskIncrementTick+0x20c>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00a      	beq.n	8005ef8 <xTaskIncrementTick+0x48>
    __asm volatile
 8005ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	607b      	str	r3, [r7, #4]
}
 8005ef4:	bf00      	nop
 8005ef6:	e7fe      	b.n	8005ef6 <xTaskIncrementTick+0x46>
 8005ef8:	4b70      	ldr	r3, [pc, #448]	; (80060bc <xTaskIncrementTick+0x20c>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	61fb      	str	r3, [r7, #28]
 8005efe:	4b70      	ldr	r3, [pc, #448]	; (80060c0 <xTaskIncrementTick+0x210>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a6e      	ldr	r2, [pc, #440]	; (80060bc <xTaskIncrementTick+0x20c>)
 8005f04:	6013      	str	r3, [r2, #0]
 8005f06:	4a6e      	ldr	r2, [pc, #440]	; (80060c0 <xTaskIncrementTick+0x210>)
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	6013      	str	r3, [r2, #0]
 8005f0c:	4b6d      	ldr	r3, [pc, #436]	; (80060c4 <xTaskIncrementTick+0x214>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3301      	adds	r3, #1
 8005f12:	4a6c      	ldr	r2, [pc, #432]	; (80060c4 <xTaskIncrementTick+0x214>)
 8005f14:	6013      	str	r3, [r2, #0]
 8005f16:	f000 fbc5 	bl	80066a4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005f1a:	4b6b      	ldr	r3, [pc, #428]	; (80060c8 <xTaskIncrementTick+0x218>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	6a3a      	ldr	r2, [r7, #32]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	f0c0 80a8 	bcc.w	8006076 <xTaskIncrementTick+0x1c6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f26:	4b65      	ldr	r3, [pc, #404]	; (80060bc <xTaskIncrementTick+0x20c>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d104      	bne.n	8005f3a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8005f30:	4b65      	ldr	r3, [pc, #404]	; (80060c8 <xTaskIncrementTick+0x218>)
 8005f32:	f04f 32ff 	mov.w	r2, #4294967295
 8005f36:	601a      	str	r2, [r3, #0]
                    break;
 8005f38:	e09d      	b.n	8006076 <xTaskIncrementTick+0x1c6>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005f3a:	4b60      	ldr	r3, [pc, #384]	; (80060bc <xTaskIncrementTick+0x20c>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8005f4a:	6a3a      	ldr	r2, [r7, #32]
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d203      	bcs.n	8005f5a <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8005f52:	4a5d      	ldr	r2, [pc, #372]	; (80060c8 <xTaskIncrementTick+0x218>)
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	6013      	str	r3, [r2, #0]
                        break;
 8005f58:	e08d      	b.n	8006076 <xTaskIncrementTick+0x1c6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	613b      	str	r3, [r7, #16]
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	69ba      	ldr	r2, [r7, #24]
 8005f66:	68d2      	ldr	r2, [r2, #12]
 8005f68:	609a      	str	r2, [r3, #8]
 8005f6a:	69bb      	ldr	r3, [r7, #24]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	69ba      	ldr	r2, [r7, #24]
 8005f70:	6892      	ldr	r2, [r2, #8]
 8005f72:	605a      	str	r2, [r3, #4]
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d103      	bne.n	8005f88 <xTaskIncrementTick+0xd8>
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	68da      	ldr	r2, [r3, #12]
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	605a      	str	r2, [r3, #4]
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	615a      	str	r2, [r3, #20]
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	1e5a      	subs	r2, r3, #1
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d01e      	beq.n	8005fde <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa4:	60fb      	str	r3, [r7, #12]
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	69db      	ldr	r3, [r3, #28]
 8005faa:	69ba      	ldr	r2, [r7, #24]
 8005fac:	6a12      	ldr	r2, [r2, #32]
 8005fae:	609a      	str	r2, [r3, #8]
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	6a1b      	ldr	r3, [r3, #32]
 8005fb4:	69ba      	ldr	r2, [r7, #24]
 8005fb6:	69d2      	ldr	r2, [r2, #28]
 8005fb8:	605a      	str	r2, [r3, #4]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	3318      	adds	r3, #24
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d103      	bne.n	8005fce <xTaskIncrementTick+0x11e>
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	6a1a      	ldr	r2, [r3, #32]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	605a      	str	r2, [r3, #4]
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	629a      	str	r2, [r3, #40]	; 0x28
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	1e5a      	subs	r2, r3, #1
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	409a      	lsls	r2, r3
 8005fe6:	4b39      	ldr	r3, [pc, #228]	; (80060cc <xTaskIncrementTick+0x21c>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	4a37      	ldr	r2, [pc, #220]	; (80060cc <xTaskIncrementTick+0x21c>)
 8005fee:	6013      	str	r3, [r2, #0]
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ff4:	4936      	ldr	r1, [pc, #216]	; (80060d0 <xTaskIncrementTick+0x220>)
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	4413      	add	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	440b      	add	r3, r1
 8006000:	3304      	adds	r3, #4
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	60bb      	str	r3, [r7, #8]
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	609a      	str	r2, [r3, #8]
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	69bb      	ldr	r3, [r7, #24]
 8006012:	60da      	str	r2, [r3, #12]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	69ba      	ldr	r2, [r7, #24]
 800601a:	3204      	adds	r2, #4
 800601c:	605a      	str	r2, [r3, #4]
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	1d1a      	adds	r2, r3, #4
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	609a      	str	r2, [r3, #8]
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800602a:	4613      	mov	r3, r2
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	4413      	add	r3, r2
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	4a27      	ldr	r2, [pc, #156]	; (80060d0 <xTaskIncrementTick+0x220>)
 8006034:	441a      	add	r2, r3
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	615a      	str	r2, [r3, #20]
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800603e:	4924      	ldr	r1, [pc, #144]	; (80060d0 <xTaskIncrementTick+0x220>)
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	440b      	add	r3, r1
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	69ba      	ldr	r2, [r7, #24]
 800604e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006050:	1c59      	adds	r1, r3, #1
 8006052:	481f      	ldr	r0, [pc, #124]	; (80060d0 <xTaskIncrementTick+0x220>)
 8006054:	4613      	mov	r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	4413      	add	r3, r2
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	4403      	add	r3, r0
 800605e:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006060:	69bb      	ldr	r3, [r7, #24]
 8006062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006064:	4b1b      	ldr	r3, [pc, #108]	; (80060d4 <xTaskIncrementTick+0x224>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800606a:	429a      	cmp	r2, r3
 800606c:	f67f af5b 	bls.w	8005f26 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8006070:	2301      	movs	r3, #1
 8006072:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006074:	e757      	b.n	8005f26 <xTaskIncrementTick+0x76>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8006076:	4b17      	ldr	r3, [pc, #92]	; (80060d4 <xTaskIncrementTick+0x224>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800607c:	4914      	ldr	r1, [pc, #80]	; (80060d0 <xTaskIncrementTick+0x220>)
 800607e:	4613      	mov	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4413      	add	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	440b      	add	r3, r1
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d901      	bls.n	8006092 <xTaskIncrementTick+0x1e2>
                {
                    xSwitchRequired = pdTRUE;
 800608e:	2301      	movs	r3, #1
 8006090:	627b      	str	r3, [r7, #36]	; 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8006092:	4b11      	ldr	r3, [pc, #68]	; (80060d8 <xTaskIncrementTick+0x228>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d007      	beq.n	80060aa <xTaskIncrementTick+0x1fa>
                {
                    xSwitchRequired = pdTRUE;
 800609a:	2301      	movs	r3, #1
 800609c:	627b      	str	r3, [r7, #36]	; 0x24
 800609e:	e004      	b.n	80060aa <xTaskIncrementTick+0x1fa>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80060a0:	4b0e      	ldr	r3, [pc, #56]	; (80060dc <xTaskIncrementTick+0x22c>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	3301      	adds	r3, #1
 80060a6:	4a0d      	ldr	r2, [pc, #52]	; (80060dc <xTaskIncrementTick+0x22c>)
 80060a8:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80060aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3728      	adds	r7, #40	; 0x28
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	20000314 	.word	0x20000314
 80060b8:	200002f0 	.word	0x200002f0
 80060bc:	200002a4 	.word	0x200002a4
 80060c0:	200002a8 	.word	0x200002a8
 80060c4:	20000304 	.word	0x20000304
 80060c8:	2000030c 	.word	0x2000030c
 80060cc:	200002f4 	.word	0x200002f4
 80060d0:	20000218 	.word	0x20000218
 80060d4:	20000214 	.word	0x20000214
 80060d8:	20000300 	.word	0x20000300
 80060dc:	200002fc 	.word	0x200002fc

080060e0 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b088      	sub	sp, #32
 80060e4:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80060e6:	4b3a      	ldr	r3, [pc, #232]	; (80061d0 <vTaskSwitchContext+0xf0>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d003      	beq.n	80060f6 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 80060ee:	4b39      	ldr	r3, [pc, #228]	; (80061d4 <vTaskSwitchContext+0xf4>)
 80060f0:	2201      	movs	r2, #1
 80060f2:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 80060f4:	e068      	b.n	80061c8 <vTaskSwitchContext+0xe8>
            xYieldPendings[ 0 ] = pdFALSE;
 80060f6:	4b37      	ldr	r3, [pc, #220]	; (80061d4 <vTaskSwitchContext+0xf4>)
 80060f8:	2200      	movs	r2, #0
 80060fa:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 80060fc:	4b36      	ldr	r3, [pc, #216]	; (80061d8 <vTaskSwitchContext+0xf8>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006102:	61fb      	str	r3, [r7, #28]
 8006104:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8006108:	61bb      	str	r3, [r7, #24]
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	69ba      	ldr	r2, [r7, #24]
 8006110:	429a      	cmp	r2, r3
 8006112:	d111      	bne.n	8006138 <vTaskSwitchContext+0x58>
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	3304      	adds	r3, #4
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	69ba      	ldr	r2, [r7, #24]
 800611c:	429a      	cmp	r2, r3
 800611e:	d10b      	bne.n	8006138 <vTaskSwitchContext+0x58>
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	3308      	adds	r3, #8
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	69ba      	ldr	r2, [r7, #24]
 8006128:	429a      	cmp	r2, r3
 800612a:	d105      	bne.n	8006138 <vTaskSwitchContext+0x58>
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	330c      	adds	r3, #12
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	69ba      	ldr	r2, [r7, #24]
 8006134:	429a      	cmp	r2, r3
 8006136:	d009      	beq.n	800614c <vTaskSwitchContext+0x6c>
 8006138:	4b27      	ldr	r3, [pc, #156]	; (80061d8 <vTaskSwitchContext+0xf8>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3334      	adds	r3, #52	; 0x34
 800613e:	617b      	str	r3, [r7, #20]
 8006140:	4b25      	ldr	r3, [pc, #148]	; (80061d8 <vTaskSwitchContext+0xf8>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	6979      	ldr	r1, [r7, #20]
 8006146:	4618      	mov	r0, r3
 8006148:	f7fa fa28 	bl	800059c <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800614c:	4b23      	ldr	r3, [pc, #140]	; (80061dc <vTaskSwitchContext+0xfc>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	60bb      	str	r3, [r7, #8]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	fab3 f383 	clz	r3, r3
 8006158:	71fb      	strb	r3, [r7, #7]
        return ucReturn;
 800615a:	79fb      	ldrb	r3, [r7, #7]
 800615c:	f1c3 031f 	rsb	r3, r3, #31
 8006160:	613b      	str	r3, [r7, #16]
 8006162:	491f      	ldr	r1, [pc, #124]	; (80061e0 <vTaskSwitchContext+0x100>)
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	4613      	mov	r3, r2
 8006168:	009b      	lsls	r3, r3, #2
 800616a:	4413      	add	r3, r2
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	440b      	add	r3, r1
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d10a      	bne.n	800618c <vTaskSwitchContext+0xac>
    __asm volatile
 8006176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617a:	f383 8811 	msr	BASEPRI, r3
 800617e:	f3bf 8f6f 	isb	sy
 8006182:	f3bf 8f4f 	dsb	sy
 8006186:	603b      	str	r3, [r7, #0]
}
 8006188:	bf00      	nop
 800618a:	e7fe      	b.n	800618a <vTaskSwitchContext+0xaa>
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	4613      	mov	r3, r2
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	4413      	add	r3, r2
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	4a12      	ldr	r2, [pc, #72]	; (80061e0 <vTaskSwitchContext+0x100>)
 8006198:	4413      	add	r3, r2
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	685a      	ldr	r2, [r3, #4]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	605a      	str	r2, [r3, #4]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	685a      	ldr	r2, [r3, #4]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	3308      	adds	r3, #8
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d103      	bne.n	80061ba <vTaskSwitchContext+0xda>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	68da      	ldr	r2, [r3, #12]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	605a      	str	r2, [r3, #4]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	4a05      	ldr	r2, [pc, #20]	; (80061d8 <vTaskSwitchContext+0xf8>)
 80061c2:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80061c4:	4b04      	ldr	r3, [pc, #16]	; (80061d8 <vTaskSwitchContext+0xf8>)
 80061c6:	681b      	ldr	r3, [r3, #0]
    }
 80061c8:	bf00      	nop
 80061ca:	3720      	adds	r7, #32
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	20000314 	.word	0x20000314
 80061d4:	20000300 	.word	0x20000300
 80061d8:	20000214 	.word	0x20000214
 80061dc:	200002f4 	.word	0x200002f4
 80061e0:	20000218 	.word	0x20000218

080061e4 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d10a      	bne.n	800620a <vTaskPlaceOnEventList+0x26>
    __asm volatile
 80061f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f8:	f383 8811 	msr	BASEPRI, r3
 80061fc:	f3bf 8f6f 	isb	sy
 8006200:	f3bf 8f4f 	dsb	sy
 8006204:	60fb      	str	r3, [r7, #12]
}
 8006206:	bf00      	nop
 8006208:	e7fe      	b.n	8006208 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800620a:	4b07      	ldr	r3, [pc, #28]	; (8006228 <vTaskPlaceOnEventList+0x44>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	3318      	adds	r3, #24
 8006210:	4619      	mov	r1, r3
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f7fe fca3 	bl	8004b5e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006218:	2101      	movs	r1, #1
 800621a:	6838      	ldr	r0, [r7, #0]
 800621c:	f000 fe48 	bl	8006eb0 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8006220:	bf00      	nop
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	20000214 	.word	0x20000214

0800622c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800622c:	b580      	push	{r7, lr}
 800622e:	b086      	sub	sp, #24
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10a      	bne.n	8006254 <vTaskPlaceOnEventListRestricted+0x28>
    __asm volatile
 800623e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006242:	f383 8811 	msr	BASEPRI, r3
 8006246:	f3bf 8f6f 	isb	sy
 800624a:	f3bf 8f4f 	dsb	sy
 800624e:	613b      	str	r3, [r7, #16]
}
 8006250:	bf00      	nop
 8006252:	e7fe      	b.n	8006252 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	617b      	str	r3, [r7, #20]
 800625a:	4b16      	ldr	r3, [pc, #88]	; (80062b4 <vTaskPlaceOnEventListRestricted+0x88>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	697a      	ldr	r2, [r7, #20]
 8006260:	61da      	str	r2, [r3, #28]
 8006262:	4b14      	ldr	r3, [pc, #80]	; (80062b4 <vTaskPlaceOnEventListRestricted+0x88>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	697a      	ldr	r2, [r7, #20]
 8006268:	6892      	ldr	r2, [r2, #8]
 800626a:	621a      	str	r2, [r3, #32]
 800626c:	4b11      	ldr	r3, [pc, #68]	; (80062b4 <vTaskPlaceOnEventListRestricted+0x88>)
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	3218      	adds	r2, #24
 8006276:	605a      	str	r2, [r3, #4]
 8006278:	4b0e      	ldr	r3, [pc, #56]	; (80062b4 <vTaskPlaceOnEventListRestricted+0x88>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f103 0218 	add.w	r2, r3, #24
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	609a      	str	r2, [r3, #8]
 8006284:	4b0b      	ldr	r3, [pc, #44]	; (80062b4 <vTaskPlaceOnEventListRestricted+0x88>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	629a      	str	r2, [r3, #40]	; 0x28
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	1c5a      	adds	r2, r3, #1
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d002      	beq.n	80062a2 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 800629c:	f04f 33ff 	mov.w	r3, #4294967295
 80062a0:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062a2:	6879      	ldr	r1, [r7, #4]
 80062a4:	68b8      	ldr	r0, [r7, #8]
 80062a6:	f000 fe03 	bl	8006eb0 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 80062aa:	bf00      	nop
 80062ac:	3718      	adds	r7, #24
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	20000214 	.word	0x20000214

080062b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80062b8:	b480      	push	{r7}
 80062ba:	b08b      	sub	sp, #44	; 0x2c
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d10a      	bne.n	80062e4 <xTaskRemoveFromEventList+0x2c>
    __asm volatile
 80062ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d2:	f383 8811 	msr	BASEPRI, r3
 80062d6:	f3bf 8f6f 	isb	sy
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	60fb      	str	r3, [r7, #12]
}
 80062e0:	bf00      	nop
 80062e2:	e7fe      	b.n	80062e2 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80062e4:	6a3b      	ldr	r3, [r7, #32]
 80062e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e8:	61fb      	str	r3, [r7, #28]
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	69db      	ldr	r3, [r3, #28]
 80062ee:	6a3a      	ldr	r2, [r7, #32]
 80062f0:	6a12      	ldr	r2, [r2, #32]
 80062f2:	609a      	str	r2, [r3, #8]
 80062f4:	6a3b      	ldr	r3, [r7, #32]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	6a3a      	ldr	r2, [r7, #32]
 80062fa:	69d2      	ldr	r2, [r2, #28]
 80062fc:	605a      	str	r2, [r3, #4]
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	685a      	ldr	r2, [r3, #4]
 8006302:	6a3b      	ldr	r3, [r7, #32]
 8006304:	3318      	adds	r3, #24
 8006306:	429a      	cmp	r2, r3
 8006308:	d103      	bne.n	8006312 <xTaskRemoveFromEventList+0x5a>
 800630a:	6a3b      	ldr	r3, [r7, #32]
 800630c:	6a1a      	ldr	r2, [r3, #32]
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	605a      	str	r2, [r3, #4]
 8006312:	6a3b      	ldr	r3, [r7, #32]
 8006314:	2200      	movs	r2, #0
 8006316:	629a      	str	r2, [r3, #40]	; 0x28
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	1e5a      	subs	r2, r3, #1
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006322:	4b4b      	ldr	r3, [pc, #300]	; (8006450 <xTaskRemoveFromEventList+0x198>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d160      	bne.n	80063ec <xTaskRemoveFromEventList+0x134>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800632a:	6a3b      	ldr	r3, [r7, #32]
 800632c:	695b      	ldr	r3, [r3, #20]
 800632e:	617b      	str	r3, [r7, #20]
 8006330:	6a3b      	ldr	r3, [r7, #32]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	6a3a      	ldr	r2, [r7, #32]
 8006336:	68d2      	ldr	r2, [r2, #12]
 8006338:	609a      	str	r2, [r3, #8]
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	6a3a      	ldr	r2, [r7, #32]
 8006340:	6892      	ldr	r2, [r2, #8]
 8006342:	605a      	str	r2, [r3, #4]
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	685a      	ldr	r2, [r3, #4]
 8006348:	6a3b      	ldr	r3, [r7, #32]
 800634a:	3304      	adds	r3, #4
 800634c:	429a      	cmp	r2, r3
 800634e:	d103      	bne.n	8006358 <xTaskRemoveFromEventList+0xa0>
 8006350:	6a3b      	ldr	r3, [r7, #32]
 8006352:	68da      	ldr	r2, [r3, #12]
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	605a      	str	r2, [r3, #4]
 8006358:	6a3b      	ldr	r3, [r7, #32]
 800635a:	2200      	movs	r2, #0
 800635c:	615a      	str	r2, [r3, #20]
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	1e5a      	subs	r2, r3, #1
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8006368:	6a3b      	ldr	r3, [r7, #32]
 800636a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800636c:	2201      	movs	r2, #1
 800636e:	409a      	lsls	r2, r3
 8006370:	4b38      	ldr	r3, [pc, #224]	; (8006454 <xTaskRemoveFromEventList+0x19c>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4313      	orrs	r3, r2
 8006376:	4a37      	ldr	r2, [pc, #220]	; (8006454 <xTaskRemoveFromEventList+0x19c>)
 8006378:	6013      	str	r3, [r2, #0]
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800637e:	4936      	ldr	r1, [pc, #216]	; (8006458 <xTaskRemoveFromEventList+0x1a0>)
 8006380:	4613      	mov	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	4413      	add	r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	440b      	add	r3, r1
 800638a:	3304      	adds	r3, #4
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	613b      	str	r3, [r7, #16]
 8006390:	6a3b      	ldr	r3, [r7, #32]
 8006392:	693a      	ldr	r2, [r7, #16]
 8006394:	609a      	str	r2, [r3, #8]
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	689a      	ldr	r2, [r3, #8]
 800639a:	6a3b      	ldr	r3, [r7, #32]
 800639c:	60da      	str	r2, [r3, #12]
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	6a3a      	ldr	r2, [r7, #32]
 80063a4:	3204      	adds	r2, #4
 80063a6:	605a      	str	r2, [r3, #4]
 80063a8:	6a3b      	ldr	r3, [r7, #32]
 80063aa:	1d1a      	adds	r2, r3, #4
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	609a      	str	r2, [r3, #8]
 80063b0:	6a3b      	ldr	r3, [r7, #32]
 80063b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063b4:	4613      	mov	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4a26      	ldr	r2, [pc, #152]	; (8006458 <xTaskRemoveFromEventList+0x1a0>)
 80063be:	441a      	add	r2, r3
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	615a      	str	r2, [r3, #20]
 80063c4:	6a3b      	ldr	r3, [r7, #32]
 80063c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063c8:	4923      	ldr	r1, [pc, #140]	; (8006458 <xTaskRemoveFromEventList+0x1a0>)
 80063ca:	4613      	mov	r3, r2
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	4413      	add	r3, r2
 80063d0:	009b      	lsls	r3, r3, #2
 80063d2:	440b      	add	r3, r1
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6a3a      	ldr	r2, [r7, #32]
 80063d8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80063da:	1c59      	adds	r1, r3, #1
 80063dc:	481e      	ldr	r0, [pc, #120]	; (8006458 <xTaskRemoveFromEventList+0x1a0>)
 80063de:	4613      	mov	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4413      	add	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4403      	add	r3, r0
 80063e8:	6019      	str	r1, [r3, #0]
 80063ea:	e01b      	b.n	8006424 <xTaskRemoveFromEventList+0x16c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80063ec:	4b1b      	ldr	r3, [pc, #108]	; (800645c <xTaskRemoveFromEventList+0x1a4>)
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	61bb      	str	r3, [r7, #24]
 80063f2:	6a3b      	ldr	r3, [r7, #32]
 80063f4:	69ba      	ldr	r2, [r7, #24]
 80063f6:	61da      	str	r2, [r3, #28]
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	689a      	ldr	r2, [r3, #8]
 80063fc:	6a3b      	ldr	r3, [r7, #32]
 80063fe:	621a      	str	r2, [r3, #32]
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	6a3a      	ldr	r2, [r7, #32]
 8006406:	3218      	adds	r2, #24
 8006408:	605a      	str	r2, [r3, #4]
 800640a:	6a3b      	ldr	r3, [r7, #32]
 800640c:	f103 0218 	add.w	r2, r3, #24
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	609a      	str	r2, [r3, #8]
 8006414:	6a3b      	ldr	r3, [r7, #32]
 8006416:	4a11      	ldr	r2, [pc, #68]	; (800645c <xTaskRemoveFromEventList+0x1a4>)
 8006418:	629a      	str	r2, [r3, #40]	; 0x28
 800641a:	4b10      	ldr	r3, [pc, #64]	; (800645c <xTaskRemoveFromEventList+0x1a4>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	3301      	adds	r3, #1
 8006420:	4a0e      	ldr	r2, [pc, #56]	; (800645c <xTaskRemoveFromEventList+0x1a4>)
 8006422:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006424:	6a3b      	ldr	r3, [r7, #32]
 8006426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006428:	4b0d      	ldr	r3, [pc, #52]	; (8006460 <xTaskRemoveFromEventList+0x1a8>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800642e:	429a      	cmp	r2, r3
 8006430:	d905      	bls.n	800643e <xTaskRemoveFromEventList+0x186>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8006432:	2301      	movs	r3, #1
 8006434:	627b      	str	r3, [r7, #36]	; 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8006436:	4b0b      	ldr	r3, [pc, #44]	; (8006464 <xTaskRemoveFromEventList+0x1ac>)
 8006438:	2201      	movs	r2, #1
 800643a:	601a      	str	r2, [r3, #0]
 800643c:	e001      	b.n	8006442 <xTaskRemoveFromEventList+0x18a>
        }
        else
        {
            xReturn = pdFALSE;
 800643e:	2300      	movs	r3, #0
 8006440:	627b      	str	r3, [r7, #36]	; 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8006442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006444:	4618      	mov	r0, r3
 8006446:	372c      	adds	r7, #44	; 0x2c
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr
 8006450:	20000314 	.word	0x20000314
 8006454:	200002f4 	.word	0x200002f4
 8006458:	20000218 	.word	0x20000218
 800645c:	200002ac 	.word	0x200002ac
 8006460:	20000214 	.word	0x20000214
 8006464:	20000300 	.word	0x20000300

08006468 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006470:	4b06      	ldr	r3, [pc, #24]	; (800648c <vTaskInternalSetTimeOutState+0x24>)
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8006478:	4b05      	ldr	r3, [pc, #20]	; (8006490 <vTaskInternalSetTimeOutState+0x28>)
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8006480:	bf00      	nop
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr
 800648c:	20000304 	.word	0x20000304
 8006490:	200002f0 	.word	0x200002f0

08006494 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b088      	sub	sp, #32
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d10a      	bne.n	80064ba <xTaskCheckForTimeOut+0x26>
    __asm volatile
 80064a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a8:	f383 8811 	msr	BASEPRI, r3
 80064ac:	f3bf 8f6f 	isb	sy
 80064b0:	f3bf 8f4f 	dsb	sy
 80064b4:	613b      	str	r3, [r7, #16]
}
 80064b6:	bf00      	nop
 80064b8:	e7fe      	b.n	80064b8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d10a      	bne.n	80064d6 <xTaskCheckForTimeOut+0x42>
    __asm volatile
 80064c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064c4:	f383 8811 	msr	BASEPRI, r3
 80064c8:	f3bf 8f6f 	isb	sy
 80064cc:	f3bf 8f4f 	dsb	sy
 80064d0:	60fb      	str	r3, [r7, #12]
}
 80064d2:	bf00      	nop
 80064d4:	e7fe      	b.n	80064d4 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80064d6:	f001 fa7f 	bl	80079d8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80064da:	4b1f      	ldr	r3, [pc, #124]	; (8006558 <xTaskCheckForTimeOut+0xc4>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	69ba      	ldr	r2, [r7, #24]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f2:	d102      	bne.n	80064fa <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80064f4:	2300      	movs	r3, #0
 80064f6:	61fb      	str	r3, [r7, #28]
 80064f8:	e026      	b.n	8006548 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	4b17      	ldr	r3, [pc, #92]	; (800655c <xTaskCheckForTimeOut+0xc8>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	429a      	cmp	r2, r3
 8006504:	d00a      	beq.n	800651c <xTaskCheckForTimeOut+0x88>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	69ba      	ldr	r2, [r7, #24]
 800650c:	429a      	cmp	r2, r3
 800650e:	d305      	bcc.n	800651c <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8006510:	2301      	movs	r3, #1
 8006512:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	2200      	movs	r2, #0
 8006518:	601a      	str	r2, [r3, #0]
 800651a:	e015      	b.n	8006548 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	429a      	cmp	r2, r3
 8006524:	d20b      	bcs.n	800653e <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	1ad2      	subs	r2, r2, r3
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f7ff ff98 	bl	8006468 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006538:	2300      	movs	r3, #0
 800653a:	61fb      	str	r3, [r7, #28]
 800653c:	e004      	b.n	8006548 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	2200      	movs	r2, #0
 8006542:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006544:	2301      	movs	r3, #1
 8006546:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006548:	f001 fa76 	bl	8007a38 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 800654c:	69fb      	ldr	r3, [r7, #28]
}
 800654e:	4618      	mov	r0, r3
 8006550:	3720      	adds	r7, #32
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	200002f0 	.word	0x200002f0
 800655c:	20000304 	.word	0x20000304

08006560 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006560:	b480      	push	{r7}
 8006562:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8006564:	4b03      	ldr	r3, [pc, #12]	; (8006574 <vTaskMissedYield+0x14>)
 8006566:	2201      	movs	r2, #1
 8006568:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 800656a:	bf00      	nop
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr
 8006574:	20000300 	.word	0x20000300

08006578 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8006580:	f000 f852 	bl	8006628 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8006584:	4b06      	ldr	r3, [pc, #24]	; (80065a0 <prvIdleTask+0x28>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2b01      	cmp	r3, #1
 800658a:	d9f9      	bls.n	8006580 <prvIdleTask+0x8>
            {
                taskYIELD();
 800658c:	4b05      	ldr	r3, [pc, #20]	; (80065a4 <prvIdleTask+0x2c>)
 800658e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006592:	601a      	str	r2, [r3, #0]
 8006594:	f3bf 8f4f 	dsb	sy
 8006598:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800659c:	e7f0      	b.n	8006580 <prvIdleTask+0x8>
 800659e:	bf00      	nop
 80065a0:	20000218 	.word	0x20000218
 80065a4:	e000ed04 	.word	0xe000ed04

080065a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065ae:	2300      	movs	r3, #0
 80065b0:	607b      	str	r3, [r7, #4]
 80065b2:	e00c      	b.n	80065ce <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	4613      	mov	r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	4413      	add	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4a12      	ldr	r2, [pc, #72]	; (8006608 <prvInitialiseTaskLists+0x60>)
 80065c0:	4413      	add	r3, r2
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fe fa9e 	bl	8004b04 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	3301      	adds	r3, #1
 80065cc:	607b      	str	r3, [r7, #4]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2b04      	cmp	r3, #4
 80065d2:	d9ef      	bls.n	80065b4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80065d4:	480d      	ldr	r0, [pc, #52]	; (800660c <prvInitialiseTaskLists+0x64>)
 80065d6:	f7fe fa95 	bl	8004b04 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80065da:	480d      	ldr	r0, [pc, #52]	; (8006610 <prvInitialiseTaskLists+0x68>)
 80065dc:	f7fe fa92 	bl	8004b04 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80065e0:	480c      	ldr	r0, [pc, #48]	; (8006614 <prvInitialiseTaskLists+0x6c>)
 80065e2:	f7fe fa8f 	bl	8004b04 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80065e6:	480c      	ldr	r0, [pc, #48]	; (8006618 <prvInitialiseTaskLists+0x70>)
 80065e8:	f7fe fa8c 	bl	8004b04 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80065ec:	480b      	ldr	r0, [pc, #44]	; (800661c <prvInitialiseTaskLists+0x74>)
 80065ee:	f7fe fa89 	bl	8004b04 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80065f2:	4b0b      	ldr	r3, [pc, #44]	; (8006620 <prvInitialiseTaskLists+0x78>)
 80065f4:	4a05      	ldr	r2, [pc, #20]	; (800660c <prvInitialiseTaskLists+0x64>)
 80065f6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80065f8:	4b0a      	ldr	r3, [pc, #40]	; (8006624 <prvInitialiseTaskLists+0x7c>)
 80065fa:	4a05      	ldr	r2, [pc, #20]	; (8006610 <prvInitialiseTaskLists+0x68>)
 80065fc:	601a      	str	r2, [r3, #0]
}
 80065fe:	bf00      	nop
 8006600:	3708      	adds	r7, #8
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	20000218 	.word	0x20000218
 800660c:	2000027c 	.word	0x2000027c
 8006610:	20000290 	.word	0x20000290
 8006614:	200002ac 	.word	0x200002ac
 8006618:	200002c0 	.word	0x200002c0
 800661c:	200002d8 	.word	0x200002d8
 8006620:	200002a4 	.word	0x200002a4
 8006624:	200002a8 	.word	0x200002a8

08006628 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800662e:	e019      	b.n	8006664 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8006630:	f001 f9d2 	bl	80079d8 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006634:	4b10      	ldr	r3, [pc, #64]	; (8006678 <prvCheckTasksWaitingTermination+0x50>)
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	3304      	adds	r3, #4
 8006640:	4618      	mov	r0, r3
 8006642:	f7fe fac5 	bl	8004bd0 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8006646:	4b0d      	ldr	r3, [pc, #52]	; (800667c <prvCheckTasksWaitingTermination+0x54>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	3b01      	subs	r3, #1
 800664c:	4a0b      	ldr	r2, [pc, #44]	; (800667c <prvCheckTasksWaitingTermination+0x54>)
 800664e:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8006650:	4b0b      	ldr	r3, [pc, #44]	; (8006680 <prvCheckTasksWaitingTermination+0x58>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	3b01      	subs	r3, #1
 8006656:	4a0a      	ldr	r2, [pc, #40]	; (8006680 <prvCheckTasksWaitingTermination+0x58>)
 8006658:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800665a:	f001 f9ed 	bl	8007a38 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 f810 	bl	8006684 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006664:	4b06      	ldr	r3, [pc, #24]	; (8006680 <prvCheckTasksWaitingTermination+0x58>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1e1      	bne.n	8006630 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800666c:	bf00      	nop
 800666e:	bf00      	nop
 8006670:	3708      	adds	r7, #8
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	200002c0 	.word	0x200002c0
 800667c:	200002ec 	.word	0x200002ec
 8006680:	200002d4 	.word	0x200002d4

08006684 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006690:	4618      	mov	r0, r3
 8006692:	f001 fbf3 	bl	8007e7c <vPortFree>
            vPortFree( pxTCB );
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f001 fbf0 	bl	8007e7c <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800669c:	bf00      	nop
 800669e:	3708      	adds	r7, #8
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80066a4:	b480      	push	{r7}
 80066a6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066a8:	4b0a      	ldr	r3, [pc, #40]	; (80066d4 <prvResetNextTaskUnblockTime+0x30>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d104      	bne.n	80066bc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80066b2:	4b09      	ldr	r3, [pc, #36]	; (80066d8 <prvResetNextTaskUnblockTime+0x34>)
 80066b4:	f04f 32ff 	mov.w	r2, #4294967295
 80066b8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80066ba:	e005      	b.n	80066c8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80066bc:	4b05      	ldr	r3, [pc, #20]	; (80066d4 <prvResetNextTaskUnblockTime+0x30>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a04      	ldr	r2, [pc, #16]	; (80066d8 <prvResetNextTaskUnblockTime+0x34>)
 80066c6:	6013      	str	r3, [r2, #0]
}
 80066c8:	bf00      	nop
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	200002a4 	.word	0x200002a4
 80066d8:	2000030c 	.word	0x2000030c

080066dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 80066e2:	4b0b      	ldr	r3, [pc, #44]	; (8006710 <xTaskGetSchedulerState+0x34>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d102      	bne.n	80066f0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80066ea:	2301      	movs	r3, #1
 80066ec:	607b      	str	r3, [r7, #4]
 80066ee:	e008      	b.n	8006702 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80066f0:	4b08      	ldr	r3, [pc, #32]	; (8006714 <xTaskGetSchedulerState+0x38>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d102      	bne.n	80066fe <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 80066f8:	2302      	movs	r3, #2
 80066fa:	607b      	str	r3, [r7, #4]
 80066fc:	e001      	b.n	8006702 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 80066fe:	2300      	movs	r3, #0
 8006700:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 8006702:	687b      	ldr	r3, [r7, #4]
    }
 8006704:	4618      	mov	r0, r3
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr
 8006710:	200002f8 	.word	0x200002f8
 8006714:	20000314 	.word	0x20000314

08006718 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8006718:	b580      	push	{r7, lr}
 800671a:	b088      	sub	sp, #32
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8006724:	2300      	movs	r3, #0
 8006726:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	f000 808e 	beq.w	800684c <xTaskPriorityDisinherit+0x134>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8006730:	4b49      	ldr	r3, [pc, #292]	; (8006858 <xTaskPriorityDisinherit+0x140>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	69ba      	ldr	r2, [r7, #24]
 8006736:	429a      	cmp	r2, r3
 8006738:	d00a      	beq.n	8006750 <xTaskPriorityDisinherit+0x38>
    __asm volatile
 800673a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800673e:	f383 8811 	msr	BASEPRI, r3
 8006742:	f3bf 8f6f 	isb	sy
 8006746:	f3bf 8f4f 	dsb	sy
 800674a:	613b      	str	r3, [r7, #16]
}
 800674c:	bf00      	nop
 800674e:	e7fe      	b.n	800674e <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006754:	2b00      	cmp	r3, #0
 8006756:	d10a      	bne.n	800676e <xTaskPriorityDisinherit+0x56>
    __asm volatile
 8006758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800675c:	f383 8811 	msr	BASEPRI, r3
 8006760:	f3bf 8f6f 	isb	sy
 8006764:	f3bf 8f4f 	dsb	sy
 8006768:	60fb      	str	r3, [r7, #12]
}
 800676a:	bf00      	nop
 800676c:	e7fe      	b.n	800676c <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006772:	1e5a      	subs	r2, r3, #1
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	651a      	str	r2, [r3, #80]	; 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006780:	429a      	cmp	r2, r3
 8006782:	d063      	beq.n	800684c <xTaskPriorityDisinherit+0x134>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006788:	2b00      	cmp	r3, #0
 800678a:	d15f      	bne.n	800684c <xTaskPriorityDisinherit+0x134>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	3304      	adds	r3, #4
 8006790:	4618      	mov	r0, r3
 8006792:	f7fe fa1d 	bl	8004bd0 <uxListRemove>
 8006796:	4603      	mov	r3, r0
 8006798:	2b00      	cmp	r3, #0
 800679a:	d10a      	bne.n	80067b2 <xTaskPriorityDisinherit+0x9a>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a0:	2201      	movs	r2, #1
 80067a2:	fa02 f303 	lsl.w	r3, r2, r3
 80067a6:	43da      	mvns	r2, r3
 80067a8:	4b2c      	ldr	r3, [pc, #176]	; (800685c <xTaskPriorityDisinherit+0x144>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4013      	ands	r3, r2
 80067ae:	4a2b      	ldr	r2, [pc, #172]	; (800685c <xTaskPriorityDisinherit+0x144>)
 80067b0:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067be:	f1c3 0205 	rsb	r2, r3, #5
 80067c2:	69bb      	ldr	r3, [r7, #24]
 80067c4:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ca:	2201      	movs	r2, #1
 80067cc:	409a      	lsls	r2, r3
 80067ce:	4b23      	ldr	r3, [pc, #140]	; (800685c <xTaskPriorityDisinherit+0x144>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	4a21      	ldr	r2, [pc, #132]	; (800685c <xTaskPriorityDisinherit+0x144>)
 80067d6:	6013      	str	r3, [r2, #0]
 80067d8:	69bb      	ldr	r3, [r7, #24]
 80067da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067dc:	4920      	ldr	r1, [pc, #128]	; (8006860 <xTaskPriorityDisinherit+0x148>)
 80067de:	4613      	mov	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	440b      	add	r3, r1
 80067e8:	3304      	adds	r3, #4
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	617b      	str	r3, [r7, #20]
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	697a      	ldr	r2, [r7, #20]
 80067f2:	609a      	str	r2, [r3, #8]
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	69bb      	ldr	r3, [r7, #24]
 80067fa:	60da      	str	r2, [r3, #12]
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	69ba      	ldr	r2, [r7, #24]
 8006802:	3204      	adds	r2, #4
 8006804:	605a      	str	r2, [r3, #4]
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	1d1a      	adds	r2, r3, #4
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	609a      	str	r2, [r3, #8]
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006812:	4613      	mov	r3, r2
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	4413      	add	r3, r2
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	4a11      	ldr	r2, [pc, #68]	; (8006860 <xTaskPriorityDisinherit+0x148>)
 800681c:	441a      	add	r2, r3
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	615a      	str	r2, [r3, #20]
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006826:	490e      	ldr	r1, [pc, #56]	; (8006860 <xTaskPriorityDisinherit+0x148>)
 8006828:	4613      	mov	r3, r2
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	4413      	add	r3, r2
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	440b      	add	r3, r1
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	69ba      	ldr	r2, [r7, #24]
 8006836:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006838:	1c59      	adds	r1, r3, #1
 800683a:	4809      	ldr	r0, [pc, #36]	; (8006860 <xTaskPriorityDisinherit+0x148>)
 800683c:	4613      	mov	r3, r2
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	4413      	add	r3, r2
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	4403      	add	r3, r0
 8006846:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8006848:	2301      	movs	r3, #1
 800684a:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 800684c:	69fb      	ldr	r3, [r7, #28]
    }
 800684e:	4618      	mov	r0, r3
 8006850:	3720      	adds	r7, #32
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	20000214 	.word	0x20000214
 800685c:	200002f4 	.word	0x200002f4
 8006860:	20000218 	.word	0x20000218

08006864 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWaitOn,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8006864:	b580      	push	{r7, lr}
 8006866:	b088      	sub	sp, #32
 8006868:	af00      	add	r7, sp, #0
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	607a      	str	r2, [r7, #4]
 8006870:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn, xAlreadyYielded, xShouldBlock = pdFALSE;
 8006872:	2300      	movs	r3, #0
 8006874:	61bb      	str	r3, [r7, #24]

        traceENTER_xTaskGenericNotifyWait( uxIndexToWaitOn, ulBitsToClearOnEntry, ulBitsToClearOnExit, pulNotificationValue, xTicksToWait );

        configASSERT( uxIndexToWaitOn < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00a      	beq.n	8006892 <xTaskGenericNotifyWait+0x2e>
    __asm volatile
 800687c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006880:	f383 8811 	msr	BASEPRI, r3
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	613b      	str	r3, [r7, #16]
}
 800688e:	bf00      	nop
 8006890:	e7fe      	b.n	8006890 <xTaskGenericNotifyWait+0x2c>

        /* We suspend the scheduler here as prvAddCurrentTaskToDelayedList is a
         * non-deterministic operation. */
        vTaskSuspendAll();
 8006892:	f7ff f9db 	bl	8005c4c <vTaskSuspendAll>
        {
            /* We MUST enter a critical section to atomically check and update the
             * task notification value. If we do not do so, a notification from
             * an ISR will get lost. */
            taskENTER_CRITICAL();
 8006896:	f001 f89f 	bl	80079d8 <vPortEnterCritical>
            {
                /* Only block if a notification is not already pending. */
                if( pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] != taskNOTIFICATION_RECEIVED )
 800689a:	4b3b      	ldr	r3, [pc, #236]	; (8006988 <xTaskGenericNotifyWait+0x124>)
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	4413      	add	r3, r2
 80068a2:	3358      	adds	r3, #88	; 0x58
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d01a      	beq.n	80068e2 <xTaskGenericNotifyWait+0x7e>
                {
                    /* Clear bits in the task's notification value as bits may get
                     * set by the notifying task or interrupt. This can be used
                     * to clear the value to zero. */
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] &= ~ulBitsToClearOnEntry;
 80068ac:	4b36      	ldr	r3, [pc, #216]	; (8006988 <xTaskGenericNotifyWait+0x124>)
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	3314      	adds	r3, #20
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	4413      	add	r3, r2
 80068b8:	6859      	ldr	r1, [r3, #4]
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	43db      	mvns	r3, r3
 80068be:	4019      	ands	r1, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	3314      	adds	r3, #20
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	4413      	add	r3, r2
 80068c8:	6059      	str	r1, [r3, #4]

                    /* Mark this task as waiting for a notification. */
                    pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskWAITING_NOTIFICATION;
 80068ca:	4b2f      	ldr	r3, [pc, #188]	; (8006988 <xTaskGenericNotifyWait+0x124>)
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	4413      	add	r3, r2
 80068d2:	3358      	adds	r3, #88	; 0x58
 80068d4:	2201      	movs	r2, #1
 80068d6:	701a      	strb	r2, [r3, #0]

                    if( xTicksToWait > ( TickType_t ) 0 )
 80068d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d001      	beq.n	80068e2 <xTaskGenericNotifyWait+0x7e>
                    {
                        xShouldBlock = pdTRUE;
 80068de:	2301      	movs	r3, #1
 80068e0:	61bb      	str	r3, [r7, #24]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 80068e2:	f001 f8a9 	bl	8007a38 <vPortExitCritical>

            /* We are now out of the critical section but the scheduler is still
             * suspended, so we are safe to do non-deterministic operations such
             * as prvAddCurrentTaskToDelayedList. */
            if( xShouldBlock == pdTRUE )
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d103      	bne.n	80068f4 <xTaskGenericNotifyWait+0x90>
            {
                traceTASK_NOTIFY_WAIT_BLOCK( uxIndexToWaitOn );
                prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80068ec:	2101      	movs	r1, #1
 80068ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068f0:	f000 fade 	bl	8006eb0 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80068f4:	f7ff f9b8 	bl	8005c68 <xTaskResumeAll>
 80068f8:	6178      	str	r0, [r7, #20]

        /* Force a reschedule if xTaskResumeAll has not already done so. */
        if( ( xShouldBlock == pdTRUE ) && ( xAlreadyYielded == pdFALSE ) )
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d10a      	bne.n	8006916 <xTaskGenericNotifyWait+0xb2>
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d107      	bne.n	8006916 <xTaskGenericNotifyWait+0xb2>
        {
            taskYIELD_WITHIN_API();
 8006906:	4b21      	ldr	r3, [pc, #132]	; (800698c <xTaskGenericNotifyWait+0x128>)
 8006908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800690c:	601a      	str	r2, [r3, #0]
 800690e:	f3bf 8f4f 	dsb	sy
 8006912:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 8006916:	f001 f85f 	bl	80079d8 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWaitOn );

            if( pulNotificationValue != NULL )
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d008      	beq.n	8006932 <xTaskGenericNotifyWait+0xce>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ];
 8006920:	4b19      	ldr	r3, [pc, #100]	; (8006988 <xTaskGenericNotifyWait+0x124>)
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	3314      	adds	r3, #20
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4413      	add	r3, r2
 800692c:	685a      	ldr	r2, [r3, #4]
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] != taskNOTIFICATION_RECEIVED )
 8006932:	4b15      	ldr	r3, [pc, #84]	; (8006988 <xTaskGenericNotifyWait+0x124>)
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	4413      	add	r3, r2
 800693a:	3358      	adds	r3, #88	; 0x58
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b02      	cmp	r3, #2
 8006942:	d002      	beq.n	800694a <xTaskGenericNotifyWait+0xe6>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8006944:	2300      	movs	r3, #0
 8006946:	61fb      	str	r3, [r7, #28]
 8006948:	e010      	b.n	800696c <xTaskGenericNotifyWait+0x108>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] &= ~ulBitsToClearOnExit;
 800694a:	4b0f      	ldr	r3, [pc, #60]	; (8006988 <xTaskGenericNotifyWait+0x124>)
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	3314      	adds	r3, #20
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	4413      	add	r3, r2
 8006956:	6859      	ldr	r1, [r3, #4]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	43db      	mvns	r3, r3
 800695c:	4019      	ands	r1, r3
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	3314      	adds	r3, #20
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	4413      	add	r3, r2
 8006966:	6059      	str	r1, [r3, #4]
                xReturn = pdTRUE;
 8006968:	2301      	movs	r3, #1
 800696a:	61fb      	str	r3, [r7, #28]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskNOT_WAITING_NOTIFICATION;
 800696c:	4b06      	ldr	r3, [pc, #24]	; (8006988 <xTaskGenericNotifyWait+0x124>)
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	4413      	add	r3, r2
 8006974:	3358      	adds	r3, #88	; 0x58
 8006976:	2200      	movs	r2, #0
 8006978:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800697a:	f001 f85d 	bl	8007a38 <vPortExitCritical>

        traceRETURN_xTaskGenericNotifyWait( xReturn );

        return xReturn;
 800697e:	69fb      	ldr	r3, [r7, #28]
    }
 8006980:	4618      	mov	r0, r3
 8006982:	3720      	adds	r7, #32
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	20000214 	.word	0x20000214
 800698c:	e000ed04 	.word	0xe000ed04

08006990 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8006990:	b580      	push	{r7, lr}
 8006992:	b08e      	sub	sp, #56	; 0x38
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
 800699c:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 800699e:	2301      	movs	r3, #1
 80069a0:	637b      	str	r3, [r7, #52]	; 0x34
        uint8_t ucOriginalNotifyState;

        traceENTER_xTaskGenericNotify( xTaskToNotify, uxIndexToNotify, ulValue, eAction, pulPreviousNotificationValue );

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00a      	beq.n	80069be <xTaskGenericNotify+0x2e>
    __asm volatile
 80069a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ac:	f383 8811 	msr	BASEPRI, r3
 80069b0:	f3bf 8f6f 	isb	sy
 80069b4:	f3bf 8f4f 	dsb	sy
 80069b8:	623b      	str	r3, [r7, #32]
}
 80069ba:	bf00      	nop
 80069bc:	e7fe      	b.n	80069bc <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10a      	bne.n	80069da <xTaskGenericNotify+0x4a>
    __asm volatile
 80069c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c8:	f383 8811 	msr	BASEPRI, r3
 80069cc:	f3bf 8f6f 	isb	sy
 80069d0:	f3bf 8f4f 	dsb	sy
 80069d4:	61fb      	str	r3, [r7, #28]
}
 80069d6:	bf00      	nop
 80069d8:	e7fe      	b.n	80069d8 <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	633b      	str	r3, [r7, #48]	; 0x30

        taskENTER_CRITICAL();
 80069de:	f000 fffb 	bl	80079d8 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 80069e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d007      	beq.n	80069f8 <xTaskGenericNotify+0x68>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80069e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	3314      	adds	r3, #20
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	4413      	add	r3, r2
 80069f2:	685a      	ldr	r2, [r3, #4]
 80069f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069f6:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80069f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	4413      	add	r3, r2
 80069fe:	3358      	adds	r3, #88	; 0x58
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8006a06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	3358      	adds	r3, #88	; 0x58
 8006a0e:	2202      	movs	r2, #2
 8006a10:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006a12:	78fb      	ldrb	r3, [r7, #3]
 8006a14:	2b04      	cmp	r3, #4
 8006a16:	d841      	bhi.n	8006a9c <xTaskGenericNotify+0x10c>
 8006a18:	a201      	add	r2, pc, #4	; (adr r2, 8006a20 <xTaskGenericNotify+0x90>)
 8006a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a1e:	bf00      	nop
 8006a20:	08006abb 	.word	0x08006abb
 8006a24:	08006a35 	.word	0x08006a35
 8006a28:	08006a53 	.word	0x08006a53
 8006a2c:	08006a6f 	.word	0x08006a6f
 8006a30:	08006a7f 	.word	0x08006a7f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8006a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	3314      	adds	r3, #20
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4413      	add	r3, r2
 8006a3e:	685a      	ldr	r2, [r3, #4]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	431a      	orrs	r2, r3
 8006a44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	3314      	adds	r3, #20
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	440b      	add	r3, r1
 8006a4e:	605a      	str	r2, [r3, #4]
                    break;
 8006a50:	e036      	b.n	8006ac0 <xTaskGenericNotify+0x130>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8006a52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	3314      	adds	r3, #20
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	4413      	add	r3, r2
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	1c5a      	adds	r2, r3, #1
 8006a60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	3314      	adds	r3, #20
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	440b      	add	r3, r1
 8006a6a:	605a      	str	r2, [r3, #4]
                    break;
 8006a6c:	e028      	b.n	8006ac0 <xTaskGenericNotify+0x130>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006a6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	3314      	adds	r3, #20
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	4413      	add	r3, r2
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	605a      	str	r2, [r3, #4]
                    break;
 8006a7c:	e020      	b.n	8006ac0 <xTaskGenericNotify+0x130>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006a7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d007      	beq.n	8006a96 <xTaskGenericNotify+0x106>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006a86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	3314      	adds	r3, #20
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	4413      	add	r3, r2
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8006a94:	e014      	b.n	8006ac0 <xTaskGenericNotify+0x130>
                        xReturn = pdFAIL;
 8006a96:	2300      	movs	r3, #0
 8006a98:	637b      	str	r3, [r7, #52]	; 0x34
                    break;
 8006a9a:	e011      	b.n	8006ac0 <xTaskGenericNotify+0x130>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006a9c:	4b4d      	ldr	r3, [pc, #308]	; (8006bd4 <xTaskGenericNotify+0x244>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00c      	beq.n	8006abe <xTaskGenericNotify+0x12e>
    __asm volatile
 8006aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	61bb      	str	r3, [r7, #24]
}
 8006ab6:	bf00      	nop
 8006ab8:	e7fe      	b.n	8006ab8 <xTaskGenericNotify+0x128>
                    break;
 8006aba:	bf00      	nop
 8006abc:	e000      	b.n	8006ac0 <xTaskGenericNotify+0x130>

                    break;
 8006abe:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006ac0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d17d      	bne.n	8006bc4 <xTaskGenericNotify+0x234>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aca:	695b      	ldr	r3, [r3, #20]
 8006acc:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ad4:	68d2      	ldr	r2, [r2, #12]
 8006ad6:	609a      	str	r2, [r3, #8]
 8006ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ade:	6892      	ldr	r2, [r2, #8]
 8006ae0:	605a      	str	r2, [r3, #4]
 8006ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ae8:	3304      	adds	r3, #4
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d103      	bne.n	8006af6 <xTaskGenericNotify+0x166>
 8006aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af0:	68da      	ldr	r2, [r3, #12]
 8006af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006af4:	605a      	str	r2, [r3, #4]
 8006af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af8:	2200      	movs	r2, #0
 8006afa:	615a      	str	r2, [r3, #20]
 8006afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	1e5a      	subs	r2, r3, #1
 8006b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b04:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 8006b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	409a      	lsls	r2, r3
 8006b0e:	4b32      	ldr	r3, [pc, #200]	; (8006bd8 <xTaskGenericNotify+0x248>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	4a30      	ldr	r2, [pc, #192]	; (8006bd8 <xTaskGenericNotify+0x248>)
 8006b16:	6013      	str	r3, [r2, #0]
 8006b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b1c:	492f      	ldr	r1, [pc, #188]	; (8006bdc <xTaskGenericNotify+0x24c>)
 8006b1e:	4613      	mov	r3, r2
 8006b20:	009b      	lsls	r3, r3, #2
 8006b22:	4413      	add	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	440b      	add	r3, r1
 8006b28:	3304      	adds	r3, #4
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8006b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b32:	609a      	str	r2, [r3, #8]
 8006b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b36:	689a      	ldr	r2, [r3, #8]
 8006b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3a:	60da      	str	r2, [r3, #12]
 8006b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b42:	3204      	adds	r2, #4
 8006b44:	605a      	str	r2, [r3, #4]
 8006b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b48:	1d1a      	adds	r2, r3, #4
 8006b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4c:	609a      	str	r2, [r3, #8]
 8006b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b52:	4613      	mov	r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	4413      	add	r3, r2
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	4a20      	ldr	r2, [pc, #128]	; (8006bdc <xTaskGenericNotify+0x24c>)
 8006b5c:	441a      	add	r2, r3
 8006b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b60:	615a      	str	r2, [r3, #20]
 8006b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b66:	491d      	ldr	r1, [pc, #116]	; (8006bdc <xTaskGenericNotify+0x24c>)
 8006b68:	4613      	mov	r3, r2
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	4413      	add	r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	440b      	add	r3, r1
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b76:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006b78:	1c59      	adds	r1, r3, #1
 8006b7a:	4818      	ldr	r0, [pc, #96]	; (8006bdc <xTaskGenericNotify+0x24c>)
 8006b7c:	4613      	mov	r3, r2
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	4413      	add	r3, r2
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4403      	add	r3, r0
 8006b86:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00a      	beq.n	8006ba6 <xTaskGenericNotify+0x216>
    __asm volatile
 8006b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b94:	f383 8811 	msr	BASEPRI, r3
 8006b98:	f3bf 8f6f 	isb	sy
 8006b9c:	f3bf 8f4f 	dsb	sy
 8006ba0:	617b      	str	r3, [r7, #20]
}
 8006ba2:	bf00      	nop
 8006ba4:	e7fe      	b.n	8006ba4 <xTaskGenericNotify+0x214>
                }
                #endif

                /* Check if the notified task has a priority above the currently
                 * executing task. */
                taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxTCB );
 8006ba6:	4b0e      	ldr	r3, [pc, #56]	; (8006be0 <xTaskGenericNotify+0x250>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d207      	bcs.n	8006bc4 <xTaskGenericNotify+0x234>
 8006bb4:	4b0b      	ldr	r3, [pc, #44]	; (8006be4 <xTaskGenericNotify+0x254>)
 8006bb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bba:	601a      	str	r2, [r3, #0]
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006bc4:	f000 ff38 	bl	8007a38 <vPortExitCritical>

        traceRETURN_xTaskGenericNotify( xReturn );

        return xReturn;
 8006bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3738      	adds	r7, #56	; 0x38
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	200002f0 	.word	0x200002f0
 8006bd8:	200002f4 	.word	0x200002f4
 8006bdc:	20000218 	.word	0x20000218
 8006be0:	20000214 	.word	0x20000214
 8006be4:	e000ed04 	.word	0xe000ed04

08006be8 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b092      	sub	sp, #72	; 0x48
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
 8006bf4:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        traceENTER_xTaskGenericNotifyFromISR( xTaskToNotify, uxIndexToNotify, ulValue, eAction, pulPreviousNotificationValue, pxHigherPriorityTaskWoken );

        configASSERT( xTaskToNotify );
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d10a      	bne.n	8006c16 <xTaskGenericNotifyFromISR+0x2e>
    __asm volatile
 8006c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c04:	f383 8811 	msr	BASEPRI, r3
 8006c08:	f3bf 8f6f 	isb	sy
 8006c0c:	f3bf 8f4f 	dsb	sy
 8006c10:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006c12:	bf00      	nop
 8006c14:	e7fe      	b.n	8006c14 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00a      	beq.n	8006c32 <xTaskGenericNotifyFromISR+0x4a>
    __asm volatile
 8006c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c20:	f383 8811 	msr	BASEPRI, r3
 8006c24:	f3bf 8f6f 	isb	sy
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006c2e:	bf00      	nop
 8006c30:	e7fe      	b.n	8006c30 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006c32:	f000 ffb3 	bl	8007b9c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	643b      	str	r3, [r7, #64]	; 0x40
    __asm volatile
 8006c3a:	f3ef 8211 	mrs	r2, BASEPRI
 8006c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c42:	f383 8811 	msr	BASEPRI, r3
 8006c46:	f3bf 8f6f 	isb	sy
 8006c4a:	f3bf 8f4f 	dsb	sy
 8006c4e:	623a      	str	r2, [r7, #32]
 8006c50:	61fb      	str	r3, [r7, #28]
    return ulOriginalBASEPRI;
 8006c52:	6a3b      	ldr	r3, [r7, #32]

        /* MISRA Ref 4.7.1 [Return value shall be checked] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
        /* coverity[misra_c_2012_directive_4_7_violation] */
        uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8006c54:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 8006c56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d007      	beq.n	8006c6c <xTaskGenericNotifyFromISR+0x84>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8006c5c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	3314      	adds	r3, #20
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	4413      	add	r3, r2
 8006c66:	685a      	ldr	r2, [r3, #4]
 8006c68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c6a:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8006c6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	4413      	add	r3, r2
 8006c72:	3358      	adds	r3, #88	; 0x58
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8006c7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	4413      	add	r3, r2
 8006c80:	3358      	adds	r3, #88	; 0x58
 8006c82:	2202      	movs	r2, #2
 8006c84:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006c86:	78fb      	ldrb	r3, [r7, #3]
 8006c88:	2b04      	cmp	r3, #4
 8006c8a:	d841      	bhi.n	8006d10 <xTaskGenericNotifyFromISR+0x128>
 8006c8c:	a201      	add	r2, pc, #4	; (adr r2, 8006c94 <xTaskGenericNotifyFromISR+0xac>)
 8006c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c92:	bf00      	nop
 8006c94:	08006d2f 	.word	0x08006d2f
 8006c98:	08006ca9 	.word	0x08006ca9
 8006c9c:	08006cc7 	.word	0x08006cc7
 8006ca0:	08006ce3 	.word	0x08006ce3
 8006ca4:	08006cf3 	.word	0x08006cf3
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8006ca8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	3314      	adds	r3, #20
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	4413      	add	r3, r2
 8006cb2:	685a      	ldr	r2, [r3, #4]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	431a      	orrs	r2, r3
 8006cb8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	3314      	adds	r3, #20
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	440b      	add	r3, r1
 8006cc2:	605a      	str	r2, [r3, #4]
                    break;
 8006cc4:	e036      	b.n	8006d34 <xTaskGenericNotifyFromISR+0x14c>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8006cc6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	3314      	adds	r3, #20
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	4413      	add	r3, r2
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	1c5a      	adds	r2, r3, #1
 8006cd4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	3314      	adds	r3, #20
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	440b      	add	r3, r1
 8006cde:	605a      	str	r2, [r3, #4]
                    break;
 8006ce0:	e028      	b.n	8006d34 <xTaskGenericNotifyFromISR+0x14c>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006ce2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	3314      	adds	r3, #20
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	4413      	add	r3, r2
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	605a      	str	r2, [r3, #4]
                    break;
 8006cf0:	e020      	b.n	8006d34 <xTaskGenericNotifyFromISR+0x14c>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006cf2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006cf6:	2b02      	cmp	r3, #2
 8006cf8:	d007      	beq.n	8006d0a <xTaskGenericNotifyFromISR+0x122>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006cfa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	3314      	adds	r3, #20
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4413      	add	r3, r2
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8006d08:	e014      	b.n	8006d34 <xTaskGenericNotifyFromISR+0x14c>
                        xReturn = pdFAIL;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 8006d0e:	e011      	b.n	8006d34 <xTaskGenericNotifyFromISR+0x14c>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006d10:	4b60      	ldr	r3, [pc, #384]	; (8006e94 <xTaskGenericNotifyFromISR+0x2ac>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00c      	beq.n	8006d32 <xTaskGenericNotifyFromISR+0x14a>
    __asm volatile
 8006d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d1c:	f383 8811 	msr	BASEPRI, r3
 8006d20:	f3bf 8f6f 	isb	sy
 8006d24:	f3bf 8f4f 	dsb	sy
 8006d28:	61bb      	str	r3, [r7, #24]
}
 8006d2a:	bf00      	nop
 8006d2c:	e7fe      	b.n	8006d2c <xTaskGenericNotifyFromISR+0x144>
                    break;
 8006d2e:	bf00      	nop
 8006d30:	e000      	b.n	8006d34 <xTaskGenericNotifyFromISR+0x14c>
                    break;
 8006d32:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006d34:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	f040 80a0 	bne.w	8006e7e <xTaskGenericNotifyFromISR+0x296>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006d3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d00a      	beq.n	8006d5c <xTaskGenericNotifyFromISR+0x174>
    __asm volatile
 8006d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d4a:	f383 8811 	msr	BASEPRI, r3
 8006d4e:	f3bf 8f6f 	isb	sy
 8006d52:	f3bf 8f4f 	dsb	sy
 8006d56:	617b      	str	r3, [r7, #20]
}
 8006d58:	bf00      	nop
 8006d5a:	e7fe      	b.n	8006d5a <xTaskGenericNotifyFromISR+0x172>

                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006d5c:	4b4e      	ldr	r3, [pc, #312]	; (8006e98 <xTaskGenericNotifyFromISR+0x2b0>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d160      	bne.n	8006e26 <xTaskGenericNotifyFromISR+0x23e>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006d64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d66:	695b      	ldr	r3, [r3, #20]
 8006d68:	633b      	str	r3, [r7, #48]	; 0x30
 8006d6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006d70:	68d2      	ldr	r2, [r2, #12]
 8006d72:	609a      	str	r2, [r3, #8]
 8006d74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d76:	68db      	ldr	r3, [r3, #12]
 8006d78:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006d7a:	6892      	ldr	r2, [r2, #8]
 8006d7c:	605a      	str	r2, [r3, #4]
 8006d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d80:	685a      	ldr	r2, [r3, #4]
 8006d82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d84:	3304      	adds	r3, #4
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d103      	bne.n	8006d92 <xTaskGenericNotifyFromISR+0x1aa>
 8006d8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d8c:	68da      	ldr	r2, [r3, #12]
 8006d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d90:	605a      	str	r2, [r3, #4]
 8006d92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d94:	2200      	movs	r2, #0
 8006d96:	615a      	str	r2, [r3, #20]
 8006d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	1e5a      	subs	r2, r3, #1
 8006d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da0:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8006da2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006da6:	2201      	movs	r2, #1
 8006da8:	409a      	lsls	r2, r3
 8006daa:	4b3c      	ldr	r3, [pc, #240]	; (8006e9c <xTaskGenericNotifyFromISR+0x2b4>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	4a3a      	ldr	r2, [pc, #232]	; (8006e9c <xTaskGenericNotifyFromISR+0x2b4>)
 8006db2:	6013      	str	r3, [r2, #0]
 8006db4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db8:	4939      	ldr	r1, [pc, #228]	; (8006ea0 <xTaskGenericNotifyFromISR+0x2b8>)
 8006dba:	4613      	mov	r3, r2
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	4413      	add	r3, r2
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	440b      	add	r3, r1
 8006dc4:	3304      	adds	r3, #4
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006dca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006dce:	609a      	str	r2, [r3, #8]
 8006dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd2:	689a      	ldr	r2, [r3, #8]
 8006dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dd6:	60da      	str	r2, [r3, #12]
 8006dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006dde:	3204      	adds	r2, #4
 8006de0:	605a      	str	r2, [r3, #4]
 8006de2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006de4:	1d1a      	adds	r2, r3, #4
 8006de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006de8:	609a      	str	r2, [r3, #8]
 8006dea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dee:	4613      	mov	r3, r2
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	4413      	add	r3, r2
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	4a2a      	ldr	r2, [pc, #168]	; (8006ea0 <xTaskGenericNotifyFromISR+0x2b8>)
 8006df8:	441a      	add	r2, r3
 8006dfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dfc:	615a      	str	r2, [r3, #20]
 8006dfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e02:	4927      	ldr	r1, [pc, #156]	; (8006ea0 <xTaskGenericNotifyFromISR+0x2b8>)
 8006e04:	4613      	mov	r3, r2
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	440b      	add	r3, r1
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e12:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006e14:	1c59      	adds	r1, r3, #1
 8006e16:	4822      	ldr	r0, [pc, #136]	; (8006ea0 <xTaskGenericNotifyFromISR+0x2b8>)
 8006e18:	4613      	mov	r3, r2
 8006e1a:	009b      	lsls	r3, r3, #2
 8006e1c:	4413      	add	r3, r2
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	4403      	add	r3, r0
 8006e22:	6019      	str	r1, [r3, #0]
 8006e24:	e01b      	b.n	8006e5e <xTaskGenericNotifyFromISR+0x276>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006e26:	4b1f      	ldr	r3, [pc, #124]	; (8006ea4 <xTaskGenericNotifyFromISR+0x2bc>)
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	637b      	str	r3, [r7, #52]	; 0x34
 8006e2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e30:	61da      	str	r2, [r3, #28]
 8006e32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e34:	689a      	ldr	r2, [r3, #8]
 8006e36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e38:	621a      	str	r2, [r3, #32]
 8006e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e40:	3218      	adds	r2, #24
 8006e42:	605a      	str	r2, [r3, #4]
 8006e44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e46:	f103 0218 	add.w	r2, r3, #24
 8006e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e4c:	609a      	str	r2, [r3, #8]
 8006e4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e50:	4a14      	ldr	r2, [pc, #80]	; (8006ea4 <xTaskGenericNotifyFromISR+0x2bc>)
 8006e52:	629a      	str	r2, [r3, #40]	; 0x28
 8006e54:	4b13      	ldr	r3, [pc, #76]	; (8006ea4 <xTaskGenericNotifyFromISR+0x2bc>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	3301      	adds	r3, #1
 8006e5a:	4a12      	ldr	r2, [pc, #72]	; (8006ea4 <xTaskGenericNotifyFromISR+0x2bc>)
 8006e5c:	6013      	str	r3, [r2, #0]
                }

                #if ( configNUMBER_OF_CORES == 1 )
                {
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e62:	4b11      	ldr	r3, [pc, #68]	; (8006ea8 <xTaskGenericNotifyFromISR+0x2c0>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d908      	bls.n	8006e7e <xTaskGenericNotifyFromISR+0x296>
                    {
                        /* The notified task has a priority above the currently
                         * executing task so a yield is required. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8006e6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d002      	beq.n	8006e78 <xTaskGenericNotifyFromISR+0x290>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8006e72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e74:	2201      	movs	r2, #1
 8006e76:	601a      	str	r2, [r3, #0]
                        }

                        /* Mark that a yield is pending in case the user is not
                         * using the "xHigherPriorityTaskWoken" parameter to an ISR
                         * safe FreeRTOS function. */
                        xYieldPendings[ 0 ] = pdTRUE;
 8006e78:	4b0c      	ldr	r3, [pc, #48]	; (8006eac <xTaskGenericNotifyFromISR+0x2c4>)
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	601a      	str	r2, [r3, #0]
 8006e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e80:	613b      	str	r3, [r7, #16]
    __asm volatile
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	f383 8811 	msr	BASEPRI, r3
}
 8006e88:	bf00      	nop
        }
        taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

        traceRETURN_xTaskGenericNotifyFromISR( xReturn );

        return xReturn;
 8006e8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3748      	adds	r7, #72	; 0x48
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	200002f0 	.word	0x200002f0
 8006e98:	20000314 	.word	0x20000314
 8006e9c:	200002f4 	.word	0x200002f4
 8006ea0:	20000218 	.word	0x20000218
 8006ea4:	200002ac 	.word	0x200002ac
 8006ea8:	20000214 	.word	0x20000214
 8006eac:	20000300 	.word	0x20000300

08006eb0 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b088      	sub	sp, #32
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8006eba:	4b37      	ldr	r3, [pc, #220]	; (8006f98 <prvAddCurrentTaskToDelayedList+0xe8>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8006ec0:	4b36      	ldr	r3, [pc, #216]	; (8006f9c <prvAddCurrentTaskToDelayedList+0xec>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8006ec6:	4b36      	ldr	r3, [pc, #216]	; (8006fa0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ecc:	4b35      	ldr	r3, [pc, #212]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	3304      	adds	r3, #4
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7fd fe7c 	bl	8004bd0 <uxListRemove>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10b      	bne.n	8006ef6 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006ede:	4b31      	ldr	r3, [pc, #196]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eea:	43da      	mvns	r2, r3
 8006eec:	4b2e      	ldr	r3, [pc, #184]	; (8006fa8 <prvAddCurrentTaskToDelayedList+0xf8>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4013      	ands	r3, r2
 8006ef2:	4a2d      	ldr	r2, [pc, #180]	; (8006fa8 <prvAddCurrentTaskToDelayedList+0xf8>)
 8006ef4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006efc:	d124      	bne.n	8006f48 <prvAddCurrentTaskToDelayedList+0x98>
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d021      	beq.n	8006f48 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f04:	4b29      	ldr	r3, [pc, #164]	; (8006fac <prvAddCurrentTaskToDelayedList+0xfc>)
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	613b      	str	r3, [r7, #16]
 8006f0a:	4b26      	ldr	r3, [pc, #152]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	609a      	str	r2, [r3, #8]
 8006f12:	4b24      	ldr	r3, [pc, #144]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	693a      	ldr	r2, [r7, #16]
 8006f18:	6892      	ldr	r2, [r2, #8]
 8006f1a:	60da      	str	r2, [r3, #12]
 8006f1c:	4b21      	ldr	r3, [pc, #132]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	3204      	adds	r2, #4
 8006f26:	605a      	str	r2, [r3, #4]
 8006f28:	4b1e      	ldr	r3, [pc, #120]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	1d1a      	adds	r2, r3, #4
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	609a      	str	r2, [r3, #8]
 8006f32:	4b1c      	ldr	r3, [pc, #112]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a1d      	ldr	r2, [pc, #116]	; (8006fac <prvAddCurrentTaskToDelayedList+0xfc>)
 8006f38:	615a      	str	r2, [r3, #20]
 8006f3a:	4b1c      	ldr	r3, [pc, #112]	; (8006fac <prvAddCurrentTaskToDelayedList+0xfc>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	4a1a      	ldr	r2, [pc, #104]	; (8006fac <prvAddCurrentTaskToDelayedList+0xfc>)
 8006f42:	6013      	str	r3, [r2, #0]
 8006f44:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8006f46:	e022      	b.n	8006f8e <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8006f48:	69fa      	ldr	r2, [r7, #28]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006f50:	4b14      	ldr	r3, [pc, #80]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68fa      	ldr	r2, [r7, #12]
 8006f56:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	69fb      	ldr	r3, [r7, #28]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d207      	bcs.n	8006f70 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8006f60:	4b10      	ldr	r3, [pc, #64]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	3304      	adds	r3, #4
 8006f66:	4619      	mov	r1, r3
 8006f68:	6978      	ldr	r0, [r7, #20]
 8006f6a:	f7fd fdf8 	bl	8004b5e <vListInsert>
}
 8006f6e:	e00e      	b.n	8006f8e <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8006f70:	4b0c      	ldr	r3, [pc, #48]	; (8006fa4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	3304      	adds	r3, #4
 8006f76:	4619      	mov	r1, r3
 8006f78:	69b8      	ldr	r0, [r7, #24]
 8006f7a:	f7fd fdf0 	bl	8004b5e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8006f7e:	4b0c      	ldr	r3, [pc, #48]	; (8006fb0 <prvAddCurrentTaskToDelayedList+0x100>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d202      	bcs.n	8006f8e <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8006f88:	4a09      	ldr	r2, [pc, #36]	; (8006fb0 <prvAddCurrentTaskToDelayedList+0x100>)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6013      	str	r3, [r2, #0]
}
 8006f8e:	bf00      	nop
 8006f90:	3720      	adds	r7, #32
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	200002f0 	.word	0x200002f0
 8006f9c:	200002a4 	.word	0x200002a4
 8006fa0:	200002a8 	.word	0x200002a8
 8006fa4:	20000214 	.word	0x20000214
 8006fa8:	200002f4 	.word	0x200002f4
 8006fac:	200002d8 	.word	0x200002d8
 8006fb0:	2000030c 	.word	0x2000030c

08006fb4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b084      	sub	sp, #16
 8006fb8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8006fbe:	f000 fb15 	bl	80075ec <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8006fc2:	4b11      	ldr	r3, [pc, #68]	; (8007008 <xTimerCreateTimerTask+0x54>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d00b      	beq.n	8006fe2 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8006fca:	4b10      	ldr	r3, [pc, #64]	; (800700c <xTimerCreateTimerTask+0x58>)
 8006fcc:	9301      	str	r3, [sp, #4]
 8006fce:	2304      	movs	r3, #4
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006fd8:	490d      	ldr	r1, [pc, #52]	; (8007010 <xTimerCreateTimerTask+0x5c>)
 8006fda:	480e      	ldr	r0, [pc, #56]	; (8007014 <xTimerCreateTimerTask+0x60>)
 8006fdc:	f7fe fc5e 	bl	800589c <xTaskCreate>
 8006fe0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d10a      	bne.n	8006ffe <xTimerCreateTimerTask+0x4a>
    __asm volatile
 8006fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fec:	f383 8811 	msr	BASEPRI, r3
 8006ff0:	f3bf 8f6f 	isb	sy
 8006ff4:	f3bf 8f4f 	dsb	sy
 8006ff8:	603b      	str	r3, [r7, #0]
}
 8006ffa:	bf00      	nop
 8006ffc:	e7fe      	b.n	8006ffc <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 8006ffe:	687b      	ldr	r3, [r7, #4]
    }
 8007000:	4618      	mov	r0, r3
 8007002:	3708      	adds	r7, #8
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	20000348 	.word	0x20000348
 800700c:	2000034c 	.word	0x2000034c
 8007010:	080099d4 	.word	0x080099d4
 8007014:	08007215 	.word	0x08007215

08007018 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName,
                                    const TickType_t xTimerPeriodInTicks,
                                    const BaseType_t xAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8007018:	b580      	push	{r7, lr}
 800701a:	b088      	sub	sp, #32
 800701c:	af02      	add	r7, sp, #8
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
 8007024:	603b      	str	r3, [r7, #0]
            traceENTER_xTimerCreate( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction );

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8007026:	202c      	movs	r0, #44	; 0x2c
 8007028:	f000 fdf8 	bl	8007c1c <pvPortMalloc>
 800702c:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00d      	beq.n	8007050 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	2200      	movs	r2, #0
 8007038:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	9301      	str	r3, [sp, #4]
 8007040:	6a3b      	ldr	r3, [r7, #32]
 8007042:	9300      	str	r3, [sp, #0]
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	68b9      	ldr	r1, [r7, #8]
 800704a:	68f8      	ldr	r0, [r7, #12]
 800704c:	f000 f805 	bl	800705a <prvInitialiseNewTimer>
            }

            traceRETURN_xTimerCreate( pxNewTimer );

            return pxNewTimer;
 8007050:	697b      	ldr	r3, [r7, #20]
        }
 8007052:	4618      	mov	r0, r3
 8007054:	3718      	adds	r7, #24
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}

0800705a <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const BaseType_t xAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800705a:	b580      	push	{r7, lr}
 800705c:	b086      	sub	sp, #24
 800705e:	af00      	add	r7, sp, #0
 8007060:	60f8      	str	r0, [r7, #12]
 8007062:	60b9      	str	r1, [r7, #8]
 8007064:	607a      	str	r2, [r7, #4]
 8007066:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10a      	bne.n	8007084 <prvInitialiseNewTimer+0x2a>
    __asm volatile
 800706e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007072:	f383 8811 	msr	BASEPRI, r3
 8007076:	f3bf 8f6f 	isb	sy
 800707a:	f3bf 8f4f 	dsb	sy
 800707e:	617b      	str	r3, [r7, #20]
}
 8007080:	bf00      	nop
 8007082:	e7fe      	b.n	8007082 <prvInitialiseNewTimer+0x28>

        /* Ensure the infrastructure used by the timer service task has been
         * created/initialised. */
        prvCheckForValidListAndQueue();
 8007084:	f000 fab2 	bl	80075ec <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
         * parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 8007088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800708e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 8007094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800709a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709c:	6a3a      	ldr	r2, [r7, #32]
 800709e:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80070a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a2:	3304      	adds	r3, #4
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7fd fd4d 	bl	8004b44 <vListInitialiseItem>

        if( xAutoReload != pdFALSE )
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d008      	beq.n	80070c2 <prvInitialiseNewTimer+0x68>
        {
            pxNewTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_AUTORELOAD;
 80070b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070b6:	f043 0304 	orr.w	r3, r3, #4
 80070ba:	b2da      	uxtb	r2, r3
 80070bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        traceTIMER_CREATE( pxNewTimer );
    }
 80070c2:	bf00      	nop
 80070c4:	3718      	adds	r7, #24
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
	...

080070cc <xTimerGenericCommandFromTask>:
    BaseType_t xTimerGenericCommandFromTask( TimerHandle_t xTimer,
                                             const BaseType_t xCommandID,
                                             const TickType_t xOptionalValue,
                                             BaseType_t * const pxHigherPriorityTaskWoken,
                                             const TickType_t xTicksToWait )
    {
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b08c      	sub	sp, #48	; 0x30
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	607a      	str	r2, [r7, #4]
 80070d8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80070da:	2300      	movs	r3, #0
 80070dc:	62fb      	str	r3, [r7, #44]	; 0x2c

        ( void ) pxHigherPriorityTaskWoken;

        traceENTER_xTimerGenericCommandFromTask( xTimer, xCommandID, xOptionalValue, pxHigherPriorityTaskWoken, xTicksToWait );

        configASSERT( xTimer );
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d10a      	bne.n	80070fa <xTimerGenericCommandFromTask+0x2e>
    __asm volatile
 80070e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e8:	f383 8811 	msr	BASEPRI, r3
 80070ec:	f3bf 8f6f 	isb	sy
 80070f0:	f3bf 8f4f 	dsb	sy
 80070f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80070f6:	bf00      	nop
 80070f8:	e7fe      	b.n	80070f8 <xTimerGenericCommandFromTask+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80070fa:	4b1c      	ldr	r3, [pc, #112]	; (800716c <xTimerGenericCommandFromTask+0xa0>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d02e      	beq.n	8007160 <xTimerGenericCommandFromTask+0x94>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	61fb      	str	r3, [r7, #28]

            configASSERT( xCommandID < tmrFIRST_FROM_ISR_COMMAND );
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	2b05      	cmp	r3, #5
 8007112:	dd0a      	ble.n	800712a <xTimerGenericCommandFromTask+0x5e>
    __asm volatile
 8007114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007118:	f383 8811 	msr	BASEPRI, r3
 800711c:	f3bf 8f6f 	isb	sy
 8007120:	f3bf 8f4f 	dsb	sy
 8007124:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007126:	bf00      	nop
 8007128:	e7fe      	b.n	8007128 <xTimerGenericCommandFromTask+0x5c>

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	2b05      	cmp	r3, #5
 800712e:	dc17      	bgt.n	8007160 <xTimerGenericCommandFromTask+0x94>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007130:	f7ff fad4 	bl	80066dc <xTaskGetSchedulerState>
 8007134:	4603      	mov	r3, r0
 8007136:	2b02      	cmp	r3, #2
 8007138:	d109      	bne.n	800714e <xTimerGenericCommandFromTask+0x82>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800713a:	4b0c      	ldr	r3, [pc, #48]	; (800716c <xTimerGenericCommandFromTask+0xa0>)
 800713c:	6818      	ldr	r0, [r3, #0]
 800713e:	f107 0114 	add.w	r1, r7, #20
 8007142:	2300      	movs	r3, #0
 8007144:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007146:	f7fd fe6f 	bl	8004e28 <xQueueGenericSend>
 800714a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800714c:	e008      	b.n	8007160 <xTimerGenericCommandFromTask+0x94>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800714e:	4b07      	ldr	r3, [pc, #28]	; (800716c <xTimerGenericCommandFromTask+0xa0>)
 8007150:	6818      	ldr	r0, [r3, #0]
 8007152:	f107 0114 	add.w	r1, r7, #20
 8007156:	2300      	movs	r3, #0
 8007158:	2200      	movs	r2, #0
 800715a:	f7fd fe65 	bl	8004e28 <xQueueGenericSend>
 800715e:	62f8      	str	r0, [r7, #44]	; 0x2c
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTimerGenericCommandFromTask( xReturn );

        return xReturn;
 8007160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
 8007162:	4618      	mov	r0, r3
 8007164:	3730      	adds	r7, #48	; 0x30
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	20000348 	.word	0x20000348

08007170 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800717c:	e008      	b.n	8007190 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	699b      	ldr	r3, [r3, #24]
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	4413      	add	r3, r2
 8007186:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6a1b      	ldr	r3, [r3, #32]
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	699a      	ldr	r2, [r3, #24]
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	18d1      	adds	r1, r2, r3
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	68f8      	ldr	r0, [r7, #12]
 800719e:	f000 f8dd 	bl	800735c <prvInsertTimerInActiveList>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d1ea      	bne.n	800717e <prvReloadTimer+0xe>
        }
    }
 80071a8:	bf00      	nop
 80071aa:	bf00      	nop
 80071ac:	3710      	adds	r7, #16
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
	...

080071b4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80071be:	4b14      	ldr	r3, [pc, #80]	; (8007210 <prvProcessExpiredTimer+0x5c>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	3304      	adds	r3, #4
 80071cc:	4618      	mov	r0, r3
 80071ce:	f7fd fcff 	bl	8004bd0 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80071d8:	f003 0304 	and.w	r3, r3, #4
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d005      	beq.n	80071ec <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80071e0:	683a      	ldr	r2, [r7, #0]
 80071e2:	6879      	ldr	r1, [r7, #4]
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f7ff ffc3 	bl	8007170 <prvReloadTimer>
 80071ea:	e008      	b.n	80071fe <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80071f2:	f023 0301 	bic.w	r3, r3, #1
 80071f6:	b2da      	uxtb	r2, r3
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6a1b      	ldr	r3, [r3, #32]
 8007202:	68f8      	ldr	r0, [r7, #12]
 8007204:	4798      	blx	r3
    }
 8007206:	bf00      	nop
 8007208:	3710      	adds	r7, #16
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	20000340 	.word	0x20000340

08007214 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800721c:	f107 0308 	add.w	r3, r7, #8
 8007220:	4618      	mov	r0, r3
 8007222:	f000 f857 	bl	80072d4 <prvGetNextExpireTime>
 8007226:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	4619      	mov	r1, r3
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f000 f803 	bl	8007238 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8007232:	f000 f8d5 	bl	80073e0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007236:	e7f1      	b.n	800721c <prvTimerTask+0x8>

08007238 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8007242:	f7fe fd03 	bl	8005c4c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007246:	f107 0308 	add.w	r3, r7, #8
 800724a:	4618      	mov	r0, r3
 800724c:	f000 f866 	bl	800731c <prvSampleTimeNow>
 8007250:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d130      	bne.n	80072ba <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d10a      	bne.n	8007274 <prvProcessTimerOrBlockTask+0x3c>
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	429a      	cmp	r2, r3
 8007264:	d806      	bhi.n	8007274 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8007266:	f7fe fcff 	bl	8005c68 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800726a:	68f9      	ldr	r1, [r7, #12]
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f7ff ffa1 	bl	80071b4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8007272:	e024      	b.n	80072be <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d008      	beq.n	800728c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800727a:	4b13      	ldr	r3, [pc, #76]	; (80072c8 <prvProcessTimerOrBlockTask+0x90>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d101      	bne.n	8007288 <prvProcessTimerOrBlockTask+0x50>
 8007284:	2301      	movs	r3, #1
 8007286:	e000      	b.n	800728a <prvProcessTimerOrBlockTask+0x52>
 8007288:	2300      	movs	r3, #0
 800728a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800728c:	4b0f      	ldr	r3, [pc, #60]	; (80072cc <prvProcessTimerOrBlockTask+0x94>)
 800728e:	6818      	ldr	r0, [r3, #0]
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	683a      	ldr	r2, [r7, #0]
 8007298:	4619      	mov	r1, r3
 800729a:	f7fe fa8f 	bl	80057bc <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800729e:	f7fe fce3 	bl	8005c68 <xTaskResumeAll>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d10a      	bne.n	80072be <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 80072a8:	4b09      	ldr	r3, [pc, #36]	; (80072d0 <prvProcessTimerOrBlockTask+0x98>)
 80072aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072ae:	601a      	str	r2, [r3, #0]
 80072b0:	f3bf 8f4f 	dsb	sy
 80072b4:	f3bf 8f6f 	isb	sy
    }
 80072b8:	e001      	b.n	80072be <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80072ba:	f7fe fcd5 	bl	8005c68 <xTaskResumeAll>
    }
 80072be:	bf00      	nop
 80072c0:	3710      	adds	r7, #16
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	20000344 	.word	0x20000344
 80072cc:	20000348 	.word	0x20000348
 80072d0:	e000ed04 	.word	0xe000ed04

080072d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80072dc:	4b0e      	ldr	r3, [pc, #56]	; (8007318 <prvGetNextExpireTime+0x44>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d101      	bne.n	80072ea <prvGetNextExpireTime+0x16>
 80072e6:	2201      	movs	r2, #1
 80072e8:	e000      	b.n	80072ec <prvGetNextExpireTime+0x18>
 80072ea:	2200      	movs	r2, #0
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d105      	bne.n	8007304 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80072f8:	4b07      	ldr	r3, [pc, #28]	; (8007318 <prvGetNextExpireTime+0x44>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	60fb      	str	r3, [r7, #12]
 8007302:	e001      	b.n	8007308 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007304:	2300      	movs	r3, #0
 8007306:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007308:	68fb      	ldr	r3, [r7, #12]
    }
 800730a:	4618      	mov	r0, r3
 800730c:	3714      	adds	r7, #20
 800730e:	46bd      	mov	sp, r7
 8007310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop
 8007318:	20000340 	.word	0x20000340

0800731c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8007324:	f7fe fda8 	bl	8005e78 <xTaskGetTickCount>
 8007328:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800732a:	4b0b      	ldr	r3, [pc, #44]	; (8007358 <prvSampleTimeNow+0x3c>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68fa      	ldr	r2, [r7, #12]
 8007330:	429a      	cmp	r2, r3
 8007332:	d205      	bcs.n	8007340 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8007334:	f000 f934 	bl	80075a0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	e002      	b.n	8007346 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8007346:	4a04      	ldr	r2, [pc, #16]	; (8007358 <prvSampleTimeNow+0x3c>)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800734c:	68fb      	ldr	r3, [r7, #12]
    }
 800734e:	4618      	mov	r0, r3
 8007350:	3710      	adds	r7, #16
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	20000350 	.word	0x20000350

0800735c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800736a:	2300      	movs	r3, #0
 800736c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	68ba      	ldr	r2, [r7, #8]
 8007372:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	68fa      	ldr	r2, [r7, #12]
 8007378:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	429a      	cmp	r2, r3
 8007380:	d812      	bhi.n	80073a8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	1ad2      	subs	r2, r2, r3
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	429a      	cmp	r2, r3
 800738e:	d302      	bcc.n	8007396 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007390:	2301      	movs	r3, #1
 8007392:	617b      	str	r3, [r7, #20]
 8007394:	e01b      	b.n	80073ce <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007396:	4b10      	ldr	r3, [pc, #64]	; (80073d8 <prvInsertTimerInActiveList+0x7c>)
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	3304      	adds	r3, #4
 800739e:	4619      	mov	r1, r3
 80073a0:	4610      	mov	r0, r2
 80073a2:	f7fd fbdc 	bl	8004b5e <vListInsert>
 80073a6:	e012      	b.n	80073ce <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d206      	bcs.n	80073be <prvInsertTimerInActiveList+0x62>
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d302      	bcc.n	80073be <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80073b8:	2301      	movs	r3, #1
 80073ba:	617b      	str	r3, [r7, #20]
 80073bc:	e007      	b.n	80073ce <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80073be:	4b07      	ldr	r3, [pc, #28]	; (80073dc <prvInsertTimerInActiveList+0x80>)
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	3304      	adds	r3, #4
 80073c6:	4619      	mov	r1, r3
 80073c8:	4610      	mov	r0, r2
 80073ca:	f7fd fbc8 	bl	8004b5e <vListInsert>
            }
        }

        return xProcessTimerNow;
 80073ce:	697b      	ldr	r3, [r7, #20]
    }
 80073d0:	4618      	mov	r0, r3
 80073d2:	3718      	adds	r7, #24
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	20000344 	.word	0x20000344
 80073dc:	20000340 	.word	0x20000340

080073e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b08a      	sub	sp, #40	; 0x28
 80073e4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 80073e6:	1d3b      	adds	r3, r7, #4
 80073e8:	2200      	movs	r2, #0
 80073ea:	601a      	str	r2, [r3, #0]
 80073ec:	605a      	str	r2, [r3, #4]
 80073ee:	609a      	str	r2, [r3, #8]
 80073f0:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80073f2:	e0c2      	b.n	800757a <prvProcessReceivedCommands+0x19a>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	da18      	bge.n	800742c <prvProcessReceivedCommands+0x4c>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80073fa:	1d3b      	adds	r3, r7, #4
 80073fc:	3304      	adds	r3, #4
 80073fe:	627b      	str	r3, [r7, #36]	; 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8007400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10a      	bne.n	800741c <prvProcessReceivedCommands+0x3c>
    __asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	61bb      	str	r3, [r7, #24]
}
 8007418:	bf00      	nop
 800741a:	e7fe      	b.n	800741a <prvProcessReceivedCommands+0x3a>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800741c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007422:	6850      	ldr	r0, [r2, #4]
 8007424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007426:	6892      	ldr	r2, [r2, #8]
 8007428:	4611      	mov	r1, r2
 800742a:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2b00      	cmp	r3, #0
 8007430:	f2c0 80a3 	blt.w	800757a <prvProcessReceivedCommands+0x19a>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8007438:	6a3b      	ldr	r3, [r7, #32]
 800743a:	695b      	ldr	r3, [r3, #20]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d004      	beq.n	800744a <prvProcessReceivedCommands+0x6a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007440:	6a3b      	ldr	r3, [r7, #32]
 8007442:	3304      	adds	r3, #4
 8007444:	4618      	mov	r0, r3
 8007446:	f7fd fbc3 	bl	8004bd0 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800744a:	463b      	mov	r3, r7
 800744c:	4618      	mov	r0, r3
 800744e:	f7ff ff65 	bl	800731c <prvSampleTimeNow>
 8007452:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	3b01      	subs	r3, #1
 8007458:	2b08      	cmp	r3, #8
 800745a:	f200 808d 	bhi.w	8007578 <prvProcessReceivedCommands+0x198>
 800745e:	a201      	add	r2, pc, #4	; (adr r2, 8007464 <prvProcessReceivedCommands+0x84>)
 8007460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007464:	08007489 	.word	0x08007489
 8007468:	08007489 	.word	0x08007489
 800746c:	080074f1 	.word	0x080074f1
 8007470:	08007505 	.word	0x08007505
 8007474:	0800754f 	.word	0x0800754f
 8007478:	08007489 	.word	0x08007489
 800747c:	08007489 	.word	0x08007489
 8007480:	080074f1 	.word	0x080074f1
 8007484:	08007505 	.word	0x08007505
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8007488:	6a3b      	ldr	r3, [r7, #32]
 800748a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800748e:	f043 0301 	orr.w	r3, r3, #1
 8007492:	b2da      	uxtb	r2, r3
 8007494:	6a3b      	ldr	r3, [r7, #32]
 8007496:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800749a:	68ba      	ldr	r2, [r7, #8]
 800749c:	6a3b      	ldr	r3, [r7, #32]
 800749e:	699b      	ldr	r3, [r3, #24]
 80074a0:	18d1      	adds	r1, r2, r3
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	69fa      	ldr	r2, [r7, #28]
 80074a6:	6a38      	ldr	r0, [r7, #32]
 80074a8:	f7ff ff58 	bl	800735c <prvInsertTimerInActiveList>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d063      	beq.n	800757a <prvProcessReceivedCommands+0x19a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80074b8:	f003 0304 	and.w	r3, r3, #4
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d009      	beq.n	80074d4 <prvProcessReceivedCommands+0xf4>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80074c0:	68ba      	ldr	r2, [r7, #8]
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	4413      	add	r3, r2
 80074c8:	69fa      	ldr	r2, [r7, #28]
 80074ca:	4619      	mov	r1, r3
 80074cc:	6a38      	ldr	r0, [r7, #32]
 80074ce:	f7ff fe4f 	bl	8007170 <prvReloadTimer>
 80074d2:	e008      	b.n	80074e6 <prvProcessReceivedCommands+0x106>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80074d4:	6a3b      	ldr	r3, [r7, #32]
 80074d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80074da:	f023 0301 	bic.w	r3, r3, #1
 80074de:	b2da      	uxtb	r2, r3
 80074e0:	6a3b      	ldr	r3, [r7, #32]
 80074e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074e6:	6a3b      	ldr	r3, [r7, #32]
 80074e8:	6a1b      	ldr	r3, [r3, #32]
 80074ea:	6a38      	ldr	r0, [r7, #32]
 80074ec:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80074ee:	e044      	b.n	800757a <prvProcessReceivedCommands+0x19a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80074f0:	6a3b      	ldr	r3, [r7, #32]
 80074f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80074f6:	f023 0301 	bic.w	r3, r3, #1
 80074fa:	b2da      	uxtb	r2, r3
 80074fc:	6a3b      	ldr	r3, [r7, #32]
 80074fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8007502:	e03a      	b.n	800757a <prvProcessReceivedCommands+0x19a>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8007504:	6a3b      	ldr	r3, [r7, #32]
 8007506:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800750a:	f043 0301 	orr.w	r3, r3, #1
 800750e:	b2da      	uxtb	r2, r3
 8007510:	6a3b      	ldr	r3, [r7, #32]
 8007512:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007516:	68ba      	ldr	r2, [r7, #8]
 8007518:	6a3b      	ldr	r3, [r7, #32]
 800751a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800751c:	6a3b      	ldr	r3, [r7, #32]
 800751e:	699b      	ldr	r3, [r3, #24]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10a      	bne.n	800753a <prvProcessReceivedCommands+0x15a>
    __asm volatile
 8007524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007528:	f383 8811 	msr	BASEPRI, r3
 800752c:	f3bf 8f6f 	isb	sy
 8007530:	f3bf 8f4f 	dsb	sy
 8007534:	617b      	str	r3, [r7, #20]
}
 8007536:	bf00      	nop
 8007538:	e7fe      	b.n	8007538 <prvProcessReceivedCommands+0x158>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800753a:	6a3b      	ldr	r3, [r7, #32]
 800753c:	699a      	ldr	r2, [r3, #24]
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	18d1      	adds	r1, r2, r3
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	69fa      	ldr	r2, [r7, #28]
 8007546:	6a38      	ldr	r0, [r7, #32]
 8007548:	f7ff ff08 	bl	800735c <prvInsertTimerInActiveList>
                        break;
 800754c:	e015      	b.n	800757a <prvProcessReceivedCommands+0x19a>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800754e:	6a3b      	ldr	r3, [r7, #32]
 8007550:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007554:	f003 0302 	and.w	r3, r3, #2
 8007558:	2b00      	cmp	r3, #0
 800755a:	d103      	bne.n	8007564 <prvProcessReceivedCommands+0x184>
                            {
                                vPortFree( pxTimer );
 800755c:	6a38      	ldr	r0, [r7, #32]
 800755e:	f000 fc8d 	bl	8007e7c <vPortFree>
 8007562:	e00a      	b.n	800757a <prvProcessReceivedCommands+0x19a>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007564:	6a3b      	ldr	r3, [r7, #32]
 8007566:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800756a:	f023 0301 	bic.w	r3, r3, #1
 800756e:	b2da      	uxtb	r2, r3
 8007570:	6a3b      	ldr	r3, [r7, #32]
 8007572:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8007576:	e000      	b.n	800757a <prvProcessReceivedCommands+0x19a>

                    default:
                        /* Don't expect to get here. */
                        break;
 8007578:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800757a:	4b08      	ldr	r3, [pc, #32]	; (800759c <prvProcessReceivedCommands+0x1bc>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	1d39      	adds	r1, r7, #4
 8007580:	2200      	movs	r2, #0
 8007582:	4618      	mov	r0, r3
 8007584:	f7fd fe00 	bl	8005188 <xQueueReceive>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	f47f af32 	bne.w	80073f4 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8007590:	bf00      	nop
 8007592:	bf00      	nop
 8007594:	3728      	adds	r7, #40	; 0x28
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}
 800759a:	bf00      	nop
 800759c:	20000348 	.word	0x20000348

080075a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b082      	sub	sp, #8
 80075a4:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80075a6:	e009      	b.n	80075bc <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80075a8:	4b0e      	ldr	r3, [pc, #56]	; (80075e4 <prvSwitchTimerLists+0x44>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80075b2:	f04f 31ff 	mov.w	r1, #4294967295
 80075b6:	6838      	ldr	r0, [r7, #0]
 80075b8:	f7ff fdfc 	bl	80071b4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80075bc:	4b09      	ldr	r3, [pc, #36]	; (80075e4 <prvSwitchTimerLists+0x44>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1f0      	bne.n	80075a8 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80075c6:	4b07      	ldr	r3, [pc, #28]	; (80075e4 <prvSwitchTimerLists+0x44>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80075cc:	4b06      	ldr	r3, [pc, #24]	; (80075e8 <prvSwitchTimerLists+0x48>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a04      	ldr	r2, [pc, #16]	; (80075e4 <prvSwitchTimerLists+0x44>)
 80075d2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80075d4:	4a04      	ldr	r2, [pc, #16]	; (80075e8 <prvSwitchTimerLists+0x48>)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6013      	str	r3, [r2, #0]
    }
 80075da:	bf00      	nop
 80075dc:	3708      	adds	r7, #8
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	bf00      	nop
 80075e4:	20000340 	.word	0x20000340
 80075e8:	20000344 	.word	0x20000344

080075ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80075ec:	b580      	push	{r7, lr}
 80075ee:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80075f0:	f000 f9f2 	bl	80079d8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80075f4:	4b12      	ldr	r3, [pc, #72]	; (8007640 <prvCheckForValidListAndQueue+0x54>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d11d      	bne.n	8007638 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80075fc:	4811      	ldr	r0, [pc, #68]	; (8007644 <prvCheckForValidListAndQueue+0x58>)
 80075fe:	f7fd fa81 	bl	8004b04 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8007602:	4811      	ldr	r0, [pc, #68]	; (8007648 <prvCheckForValidListAndQueue+0x5c>)
 8007604:	f7fd fa7e 	bl	8004b04 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8007608:	4b10      	ldr	r3, [pc, #64]	; (800764c <prvCheckForValidListAndQueue+0x60>)
 800760a:	4a0e      	ldr	r2, [pc, #56]	; (8007644 <prvCheckForValidListAndQueue+0x58>)
 800760c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800760e:	4b10      	ldr	r3, [pc, #64]	; (8007650 <prvCheckForValidListAndQueue+0x64>)
 8007610:	4a0d      	ldr	r2, [pc, #52]	; (8007648 <prvCheckForValidListAndQueue+0x5c>)
 8007612:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8007614:	2200      	movs	r2, #0
 8007616:	2110      	movs	r1, #16
 8007618:	200a      	movs	r0, #10
 800761a:	f7fd fb93 	bl	8004d44 <xQueueGenericCreate>
 800761e:	4603      	mov	r3, r0
 8007620:	4a07      	ldr	r2, [pc, #28]	; (8007640 <prvCheckForValidListAndQueue+0x54>)
 8007622:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8007624:	4b06      	ldr	r3, [pc, #24]	; (8007640 <prvCheckForValidListAndQueue+0x54>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d005      	beq.n	8007638 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800762c:	4b04      	ldr	r3, [pc, #16]	; (8007640 <prvCheckForValidListAndQueue+0x54>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4908      	ldr	r1, [pc, #32]	; (8007654 <prvCheckForValidListAndQueue+0x68>)
 8007632:	4618      	mov	r0, r3
 8007634:	f7fe f874 	bl	8005720 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007638:	f000 f9fe 	bl	8007a38 <vPortExitCritical>
    }
 800763c:	bf00      	nop
 800763e:	bd80      	pop	{r7, pc}
 8007640:	20000348 	.word	0x20000348
 8007644:	20000318 	.word	0x20000318
 8007648:	2000032c 	.word	0x2000032c
 800764c:	20000340 	.word	0x20000340
 8007650:	20000344 	.word	0x20000344
 8007654:	080099dc 	.word	0x080099dc

08007658 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

    BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
    {
 8007658:	b580      	push	{r7, lr}
 800765a:	b086      	sub	sp, #24
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        Timer_t * pxTimer = xTimer;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	613b      	str	r3, [r7, #16]

        traceENTER_xTimerIsTimerActive( xTimer );

        configASSERT( xTimer );
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10a      	bne.n	8007680 <xTimerIsTimerActive+0x28>
    __asm volatile
 800766a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800766e:	f383 8811 	msr	BASEPRI, r3
 8007672:	f3bf 8f6f 	isb	sy
 8007676:	f3bf 8f4f 	dsb	sy
 800767a:	60fb      	str	r3, [r7, #12]
}
 800767c:	bf00      	nop
 800767e:	e7fe      	b.n	800767e <xTimerIsTimerActive+0x26>

        /* Is the timer in the list of active timers? */
        taskENTER_CRITICAL();
 8007680:	f000 f9aa 	bl	80079d8 <vPortEnterCritical>
        {
            if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0U )
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800768a:	f003 0301 	and.w	r3, r3, #1
 800768e:	2b00      	cmp	r3, #0
 8007690:	d102      	bne.n	8007698 <xTimerIsTimerActive+0x40>
            {
                xReturn = pdFALSE;
 8007692:	2300      	movs	r3, #0
 8007694:	617b      	str	r3, [r7, #20]
 8007696:	e001      	b.n	800769c <xTimerIsTimerActive+0x44>
            }
            else
            {
                xReturn = pdTRUE;
 8007698:	2301      	movs	r3, #1
 800769a:	617b      	str	r3, [r7, #20]
            }
        }
        taskEXIT_CRITICAL();
 800769c:	f000 f9cc 	bl	8007a38 <vPortExitCritical>

        traceRETURN_xTimerIsTimerActive( xReturn );

        return xReturn;
 80076a0:	697b      	ldr	r3, [r7, #20]
    }
 80076a2:	4618      	mov	r0, r3
 80076a4:	3718      	adds	r7, #24
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 80076aa:	b580      	push	{r7, lr}
 80076ac:	b086      	sub	sp, #24
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        traceENTER_pvTimerGetTimerID( xTimer );

        configASSERT( xTimer );
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d10a      	bne.n	80076d2 <pvTimerGetTimerID+0x28>
    __asm volatile
 80076bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c0:	f383 8811 	msr	BASEPRI, r3
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	60fb      	str	r3, [r7, #12]
}
 80076ce:	bf00      	nop
 80076d0:	e7fe      	b.n	80076d0 <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 80076d2:	f000 f981 	bl	80079d8 <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	69db      	ldr	r3, [r3, #28]
 80076da:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 80076dc:	f000 f9ac 	bl	8007a38 <vPortExitCritical>

        traceRETURN_pvTimerGetTimerID( pvReturn );

        return pvReturn;
 80076e0:	693b      	ldr	r3, [r7, #16]
    }
 80076e2:	4618      	mov	r0, r3
 80076e4:	3718      	adds	r7, #24
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
	...

080076ec <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	60b9      	str	r1, [r7, #8]
 80076f6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	3b04      	subs	r3, #4
 80076fc:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007704:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	3b04      	subs	r3, #4
 800770a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	f023 0201 	bic.w	r2, r3, #1
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	3b04      	subs	r3, #4
 800771a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800771c:	4a0c      	ldr	r2, [pc, #48]	; (8007750 <pxPortInitialiseStack+0x64>)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	3b14      	subs	r3, #20
 8007726:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	3b04      	subs	r3, #4
 8007732:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f06f 0202 	mvn.w	r2, #2
 800773a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	3b20      	subs	r3, #32
 8007740:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8007742:	68fb      	ldr	r3, [r7, #12]
}
 8007744:	4618      	mov	r0, r3
 8007746:	3714      	adds	r7, #20
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr
 8007750:	08007755 	.word	0x08007755

08007754 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007754:	b480      	push	{r7}
 8007756:	b085      	sub	sp, #20
 8007758:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800775a:	2300      	movs	r3, #0
 800775c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800775e:	4b12      	ldr	r3, [pc, #72]	; (80077a8 <prvTaskExitError+0x54>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007766:	d00a      	beq.n	800777e <prvTaskExitError+0x2a>
    __asm volatile
 8007768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800776c:	f383 8811 	msr	BASEPRI, r3
 8007770:	f3bf 8f6f 	isb	sy
 8007774:	f3bf 8f4f 	dsb	sy
 8007778:	60fb      	str	r3, [r7, #12]
}
 800777a:	bf00      	nop
 800777c:	e7fe      	b.n	800777c <prvTaskExitError+0x28>
    __asm volatile
 800777e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007782:	f383 8811 	msr	BASEPRI, r3
 8007786:	f3bf 8f6f 	isb	sy
 800778a:	f3bf 8f4f 	dsb	sy
 800778e:	60bb      	str	r3, [r7, #8]
}
 8007790:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8007792:	bf00      	nop
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d0fc      	beq.n	8007794 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800779a:	bf00      	nop
 800779c:	bf00      	nop
 800779e:	3714      	adds	r7, #20
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr
 80077a8:	2000001c 	.word	0x2000001c
 80077ac:	00000000 	.word	0x00000000

080077b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80077b0:	4b07      	ldr	r3, [pc, #28]	; (80077d0 <pxCurrentTCBConst2>)
 80077b2:	6819      	ldr	r1, [r3, #0]
 80077b4:	6808      	ldr	r0, [r1, #0]
 80077b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ba:	f380 8809 	msr	PSP, r0
 80077be:	f3bf 8f6f 	isb	sy
 80077c2:	f04f 0000 	mov.w	r0, #0
 80077c6:	f380 8811 	msr	BASEPRI, r0
 80077ca:	4770      	bx	lr
 80077cc:	f3af 8000 	nop.w

080077d0 <pxCurrentTCBConst2>:
 80077d0:	20000214 	.word	0x20000214
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 80077d4:	bf00      	nop
 80077d6:	bf00      	nop

080077d8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80077d8:	4808      	ldr	r0, [pc, #32]	; (80077fc <prvPortStartFirstTask+0x24>)
 80077da:	6800      	ldr	r0, [r0, #0]
 80077dc:	6800      	ldr	r0, [r0, #0]
 80077de:	f380 8808 	msr	MSP, r0
 80077e2:	f04f 0000 	mov.w	r0, #0
 80077e6:	f380 8814 	msr	CONTROL, r0
 80077ea:	b662      	cpsie	i
 80077ec:	b661      	cpsie	f
 80077ee:	f3bf 8f4f 	dsb	sy
 80077f2:	f3bf 8f6f 	isb	sy
 80077f6:	df00      	svc	0
 80077f8:	bf00      	nop
 80077fa:	0000      	.short	0x0000
 80077fc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8007800:	bf00      	nop
 8007802:	bf00      	nop

08007804 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b08c      	sub	sp, #48	; 0x30
 8007808:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800780a:	4b66      	ldr	r3, [pc, #408]	; (80079a4 <xPortStartScheduler+0x1a0>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a66      	ldr	r2, [pc, #408]	; (80079a8 <xPortStartScheduler+0x1a4>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d10a      	bne.n	800782a <xPortStartScheduler+0x26>
    __asm volatile
 8007814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007818:	f383 8811 	msr	BASEPRI, r3
 800781c:	f3bf 8f6f 	isb	sy
 8007820:	f3bf 8f4f 	dsb	sy
 8007824:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007826:	bf00      	nop
 8007828:	e7fe      	b.n	8007828 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800782a:	4b5e      	ldr	r3, [pc, #376]	; (80079a4 <xPortStartScheduler+0x1a0>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a5f      	ldr	r2, [pc, #380]	; (80079ac <xPortStartScheduler+0x1a8>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d10a      	bne.n	800784a <xPortStartScheduler+0x46>
    __asm volatile
 8007834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007838:	f383 8811 	msr	BASEPRI, r3
 800783c:	f3bf 8f6f 	isb	sy
 8007840:	f3bf 8f4f 	dsb	sy
 8007844:	623b      	str	r3, [r7, #32]
}
 8007846:	bf00      	nop
 8007848:	e7fe      	b.n	8007848 <xPortStartScheduler+0x44>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800784a:	4b59      	ldr	r3, [pc, #356]	; (80079b0 <xPortStartScheduler+0x1ac>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	62fb      	str	r3, [r7, #44]	; 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8007850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007852:	332c      	adds	r3, #44	; 0x2c
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a57      	ldr	r2, [pc, #348]	; (80079b4 <xPortStartScheduler+0x1b0>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d00a      	beq.n	8007872 <xPortStartScheduler+0x6e>
    __asm volatile
 800785c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007860:	f383 8811 	msr	BASEPRI, r3
 8007864:	f3bf 8f6f 	isb	sy
 8007868:	f3bf 8f4f 	dsb	sy
 800786c:	61fb      	str	r3, [r7, #28]
}
 800786e:	bf00      	nop
 8007870:	e7fe      	b.n	8007870 <xPortStartScheduler+0x6c>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8007872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007874:	3338      	adds	r3, #56	; 0x38
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a4f      	ldr	r2, [pc, #316]	; (80079b8 <xPortStartScheduler+0x1b4>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d00a      	beq.n	8007894 <xPortStartScheduler+0x90>
    __asm volatile
 800787e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007882:	f383 8811 	msr	BASEPRI, r3
 8007886:	f3bf 8f6f 	isb	sy
 800788a:	f3bf 8f4f 	dsb	sy
 800788e:	61bb      	str	r3, [r7, #24]
}
 8007890:	bf00      	nop
 8007892:	e7fe      	b.n	8007892 <xPortStartScheduler+0x8e>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8007894:	2300      	movs	r3, #0
 8007896:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007898:	4b48      	ldr	r3, [pc, #288]	; (80079bc <xPortStartScheduler+0x1b8>)
 800789a:	62bb      	str	r3, [r7, #40]	; 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 800789c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80078a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a6:	22ff      	movs	r2, #255	; 0xff
 80078a8:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80078aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80078b2:	79fb      	ldrb	r3, [r7, #7]
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80078ba:	b2da      	uxtb	r2, r3
 80078bc:	4b40      	ldr	r3, [pc, #256]	; (80079c0 <xPortStartScheduler+0x1bc>)
 80078be:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 80078c0:	4b3f      	ldr	r3, [pc, #252]	; (80079c0 <xPortStartScheduler+0x1bc>)
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d10a      	bne.n	80078de <xPortStartScheduler+0xda>
    __asm volatile
 80078c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078cc:	f383 8811 	msr	BASEPRI, r3
 80078d0:	f3bf 8f6f 	isb	sy
 80078d4:	f3bf 8f4f 	dsb	sy
 80078d8:	617b      	str	r3, [r7, #20]
}
 80078da:	bf00      	nop
 80078dc:	e7fe      	b.n	80078dc <xPortStartScheduler+0xd8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 80078de:	79fb      	ldrb	r3, [r7, #7]
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	43db      	mvns	r3, r3
 80078e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d012      	beq.n	8007912 <xPortStartScheduler+0x10e>
    __asm volatile
 80078ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f0:	f383 8811 	msr	BASEPRI, r3
 80078f4:	f3bf 8f6f 	isb	sy
 80078f8:	f3bf 8f4f 	dsb	sy
 80078fc:	613b      	str	r3, [r7, #16]
}
 80078fe:	bf00      	nop
 8007900:	e7fe      	b.n	8007900 <xPortStartScheduler+0xfc>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	3301      	adds	r3, #1
 8007906:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007908:	79fb      	ldrb	r3, [r7, #7]
 800790a:	b2db      	uxtb	r3, r3
 800790c:	005b      	lsls	r3, r3, #1
 800790e:	b2db      	uxtb	r3, r3
 8007910:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007912:	79fb      	ldrb	r3, [r7, #7]
 8007914:	b2db      	uxtb	r3, r3
 8007916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800791a:	2b80      	cmp	r3, #128	; 0x80
 800791c:	d0f1      	beq.n	8007902 <xPortStartScheduler+0xfe>
        }

        if( ulImplementedPrioBits == 8 )
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	2b08      	cmp	r3, #8
 8007922:	d103      	bne.n	800792c <xPortStartScheduler+0x128>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8007924:	4b27      	ldr	r3, [pc, #156]	; (80079c4 <xPortStartScheduler+0x1c0>)
 8007926:	2200      	movs	r2, #0
 8007928:	601a      	str	r2, [r3, #0]
 800792a:	e004      	b.n	8007936 <xPortStartScheduler+0x132>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	f1c3 0307 	rsb	r3, r3, #7
 8007932:	4a24      	ldr	r2, [pc, #144]	; (80079c4 <xPortStartScheduler+0x1c0>)
 8007934:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007936:	4b23      	ldr	r3, [pc, #140]	; (80079c4 <xPortStartScheduler+0x1c0>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	021b      	lsls	r3, r3, #8
 800793c:	4a21      	ldr	r2, [pc, #132]	; (80079c4 <xPortStartScheduler+0x1c0>)
 800793e:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007940:	4b20      	ldr	r3, [pc, #128]	; (80079c4 <xPortStartScheduler+0x1c0>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007948:	4a1e      	ldr	r2, [pc, #120]	; (80079c4 <xPortStartScheduler+0x1c0>)
 800794a:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 800794c:	7bfb      	ldrb	r3, [r7, #15]
 800794e:	b2da      	uxtb	r2, r3
 8007950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007952:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007954:	4b1c      	ldr	r3, [pc, #112]	; (80079c8 <xPortStartScheduler+0x1c4>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a1b      	ldr	r2, [pc, #108]	; (80079c8 <xPortStartScheduler+0x1c4>)
 800795a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800795e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8007960:	4b19      	ldr	r3, [pc, #100]	; (80079c8 <xPortStartScheduler+0x1c4>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a18      	ldr	r2, [pc, #96]	; (80079c8 <xPortStartScheduler+0x1c4>)
 8007966:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800796a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 800796c:	4b17      	ldr	r3, [pc, #92]	; (80079cc <xPortStartScheduler+0x1c8>)
 800796e:	2200      	movs	r2, #0
 8007970:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007972:	f000 f8e3 	bl	8007b3c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8007976:	4b16      	ldr	r3, [pc, #88]	; (80079d0 <xPortStartScheduler+0x1cc>)
 8007978:	2200      	movs	r2, #0
 800797a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800797c:	f000 f902 	bl	8007b84 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007980:	4b14      	ldr	r3, [pc, #80]	; (80079d4 <xPortStartScheduler+0x1d0>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a13      	ldr	r2, [pc, #76]	; (80079d4 <xPortStartScheduler+0x1d0>)
 8007986:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800798a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800798c:	f7ff ff24 	bl	80077d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007990:	f7fe fba6 	bl	80060e0 <vTaskSwitchContext>
    prvTaskExitError();
 8007994:	f7ff fede 	bl	8007754 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8007998:	2300      	movs	r3, #0
}
 800799a:	4618      	mov	r0, r3
 800799c:	3730      	adds	r7, #48	; 0x30
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	e000ed00 	.word	0xe000ed00
 80079a8:	410fc271 	.word	0x410fc271
 80079ac:	410fc270 	.word	0x410fc270
 80079b0:	e000ed08 	.word	0xe000ed08
 80079b4:	080077b1 	.word	0x080077b1
 80079b8:	08007a91 	.word	0x08007a91
 80079bc:	e000e400 	.word	0xe000e400
 80079c0:	20000354 	.word	0x20000354
 80079c4:	20000358 	.word	0x20000358
 80079c8:	e000ed20 	.word	0xe000ed20
 80079cc:	e000ed1c 	.word	0xe000ed1c
 80079d0:	2000001c 	.word	0x2000001c
 80079d4:	e000ef34 	.word	0xe000ef34

080079d8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
    __asm volatile
 80079de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e2:	f383 8811 	msr	BASEPRI, r3
 80079e6:	f3bf 8f6f 	isb	sy
 80079ea:	f3bf 8f4f 	dsb	sy
 80079ee:	607b      	str	r3, [r7, #4]
}
 80079f0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80079f2:	4b0f      	ldr	r3, [pc, #60]	; (8007a30 <vPortEnterCritical+0x58>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	3301      	adds	r3, #1
 80079f8:	4a0d      	ldr	r2, [pc, #52]	; (8007a30 <vPortEnterCritical+0x58>)
 80079fa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80079fc:	4b0c      	ldr	r3, [pc, #48]	; (8007a30 <vPortEnterCritical+0x58>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d10f      	bne.n	8007a24 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007a04:	4b0b      	ldr	r3, [pc, #44]	; (8007a34 <vPortEnterCritical+0x5c>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d00a      	beq.n	8007a24 <vPortEnterCritical+0x4c>
    __asm volatile
 8007a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a12:	f383 8811 	msr	BASEPRI, r3
 8007a16:	f3bf 8f6f 	isb	sy
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	603b      	str	r3, [r7, #0]
}
 8007a20:	bf00      	nop
 8007a22:	e7fe      	b.n	8007a22 <vPortEnterCritical+0x4a>
    }
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	2000001c 	.word	0x2000001c
 8007a34:	e000ed04 	.word	0xe000ed04

08007a38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8007a3e:	4b12      	ldr	r3, [pc, #72]	; (8007a88 <vPortExitCritical+0x50>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d10a      	bne.n	8007a5c <vPortExitCritical+0x24>
    __asm volatile
 8007a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a4a:	f383 8811 	msr	BASEPRI, r3
 8007a4e:	f3bf 8f6f 	isb	sy
 8007a52:	f3bf 8f4f 	dsb	sy
 8007a56:	607b      	str	r3, [r7, #4]
}
 8007a58:	bf00      	nop
 8007a5a:	e7fe      	b.n	8007a5a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8007a5c:	4b0a      	ldr	r3, [pc, #40]	; (8007a88 <vPortExitCritical+0x50>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	4a09      	ldr	r2, [pc, #36]	; (8007a88 <vPortExitCritical+0x50>)
 8007a64:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8007a66:	4b08      	ldr	r3, [pc, #32]	; (8007a88 <vPortExitCritical+0x50>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d105      	bne.n	8007a7a <vPortExitCritical+0x42>
 8007a6e:	2300      	movs	r3, #0
 8007a70:	603b      	str	r3, [r7, #0]
    __asm volatile
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	f383 8811 	msr	BASEPRI, r3
}
 8007a78:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8007a7a:	bf00      	nop
 8007a7c:	370c      	adds	r7, #12
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	2000001c 	.word	0x2000001c
 8007a8c:	00000000 	.word	0x00000000

08007a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007a90:	f3ef 8009 	mrs	r0, PSP
 8007a94:	f3bf 8f6f 	isb	sy
 8007a98:	4b15      	ldr	r3, [pc, #84]	; (8007af0 <pxCurrentTCBConst>)
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	f01e 0f10 	tst.w	lr, #16
 8007aa0:	bf08      	it	eq
 8007aa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007aa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aaa:	6010      	str	r0, [r2, #0]
 8007aac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007ab0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007ab4:	f380 8811 	msr	BASEPRI, r0
 8007ab8:	f3bf 8f4f 	dsb	sy
 8007abc:	f3bf 8f6f 	isb	sy
 8007ac0:	f7fe fb0e 	bl	80060e0 <vTaskSwitchContext>
 8007ac4:	f04f 0000 	mov.w	r0, #0
 8007ac8:	f380 8811 	msr	BASEPRI, r0
 8007acc:	bc09      	pop	{r0, r3}
 8007ace:	6819      	ldr	r1, [r3, #0]
 8007ad0:	6808      	ldr	r0, [r1, #0]
 8007ad2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ad6:	f01e 0f10 	tst.w	lr, #16
 8007ada:	bf08      	it	eq
 8007adc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007ae0:	f380 8809 	msr	PSP, r0
 8007ae4:	f3bf 8f6f 	isb	sy
 8007ae8:	4770      	bx	lr
 8007aea:	bf00      	nop
 8007aec:	f3af 8000 	nop.w

08007af0 <pxCurrentTCBConst>:
 8007af0:	20000214 	.word	0x20000214
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8007af4:	bf00      	nop
 8007af6:	bf00      	nop

08007af8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
    __asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	607b      	str	r3, [r7, #4]
}
 8007b10:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007b12:	f7fe f9cd 	bl	8005eb0 <xTaskIncrementTick>
 8007b16:	4603      	mov	r3, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d003      	beq.n	8007b24 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007b1c:	4b06      	ldr	r3, [pc, #24]	; (8007b38 <SysTick_Handler+0x40>)
 8007b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b22:	601a      	str	r2, [r3, #0]
 8007b24:	2300      	movs	r3, #0
 8007b26:	603b      	str	r3, [r7, #0]
    __asm volatile
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	f383 8811 	msr	BASEPRI, r3
}
 8007b2e:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8007b30:	bf00      	nop
 8007b32:	3708      	adds	r7, #8
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	e000ed04 	.word	0xe000ed04

08007b3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007b40:	4b0b      	ldr	r3, [pc, #44]	; (8007b70 <vPortSetupTimerInterrupt+0x34>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007b46:	4b0b      	ldr	r3, [pc, #44]	; (8007b74 <vPortSetupTimerInterrupt+0x38>)
 8007b48:	2200      	movs	r2, #0
 8007b4a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007b4c:	4b0a      	ldr	r3, [pc, #40]	; (8007b78 <vPortSetupTimerInterrupt+0x3c>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a0a      	ldr	r2, [pc, #40]	; (8007b7c <vPortSetupTimerInterrupt+0x40>)
 8007b52:	fba2 2303 	umull	r2, r3, r2, r3
 8007b56:	099b      	lsrs	r3, r3, #6
 8007b58:	4a09      	ldr	r2, [pc, #36]	; (8007b80 <vPortSetupTimerInterrupt+0x44>)
 8007b5a:	3b01      	subs	r3, #1
 8007b5c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007b5e:	4b04      	ldr	r3, [pc, #16]	; (8007b70 <vPortSetupTimerInterrupt+0x34>)
 8007b60:	2207      	movs	r2, #7
 8007b62:	601a      	str	r2, [r3, #0]
}
 8007b64:	bf00      	nop
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	e000e010 	.word	0xe000e010
 8007b74:	e000e018 	.word	0xe000e018
 8007b78:	2000000c 	.word	0x2000000c
 8007b7c:	10624dd3 	.word	0x10624dd3
 8007b80:	e000e014 	.word	0xe000e014

08007b84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8007b84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007b94 <vPortEnableVFP+0x10>
 8007b88:	6801      	ldr	r1, [r0, #0]
 8007b8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007b8e:	6001      	str	r1, [r0, #0]
 8007b90:	4770      	bx	lr
 8007b92:	0000      	.short	0x0000
 8007b94:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8007b98:	bf00      	nop
 8007b9a:	bf00      	nop

08007b9c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007ba2:	f3ef 8305 	mrs	r3, IPSR
 8007ba6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2b0f      	cmp	r3, #15
 8007bac:	d914      	bls.n	8007bd8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007bae:	4a17      	ldr	r2, [pc, #92]	; (8007c0c <vPortValidateInterruptPriority+0x70>)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007bb8:	4b15      	ldr	r3, [pc, #84]	; (8007c10 <vPortValidateInterruptPriority+0x74>)
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	7afa      	ldrb	r2, [r7, #11]
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d20a      	bcs.n	8007bd8 <vPortValidateInterruptPriority+0x3c>
    __asm volatile
 8007bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc6:	f383 8811 	msr	BASEPRI, r3
 8007bca:	f3bf 8f6f 	isb	sy
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	607b      	str	r3, [r7, #4]
}
 8007bd4:	bf00      	nop
 8007bd6:	e7fe      	b.n	8007bd6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007bd8:	4b0e      	ldr	r3, [pc, #56]	; (8007c14 <vPortValidateInterruptPriority+0x78>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007be0:	4b0d      	ldr	r3, [pc, #52]	; (8007c18 <vPortValidateInterruptPriority+0x7c>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d90a      	bls.n	8007bfe <vPortValidateInterruptPriority+0x62>
    __asm volatile
 8007be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bec:	f383 8811 	msr	BASEPRI, r3
 8007bf0:	f3bf 8f6f 	isb	sy
 8007bf4:	f3bf 8f4f 	dsb	sy
 8007bf8:	603b      	str	r3, [r7, #0]
}
 8007bfa:	bf00      	nop
 8007bfc:	e7fe      	b.n	8007bfc <vPortValidateInterruptPriority+0x60>
    }
 8007bfe:	bf00      	nop
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	e000e3f0 	.word	0xe000e3f0
 8007c10:	20000354 	.word	0x20000354
 8007c14:	e000ed0c 	.word	0xe000ed0c
 8007c18:	20000358 	.word	0x20000358

08007c1c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b08e      	sub	sp, #56	; 0x38
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8007c24:	2300      	movs	r3, #0
 8007c26:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d022      	beq.n	8007c74 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8007c2e:	2308      	movs	r3, #8
 8007c30:	43db      	mvns	r3, r3
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d81b      	bhi.n	8007c70 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8007c38:	2208      	movs	r2, #8
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f003 0307 	and.w	r3, r3, #7
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d014      	beq.n	8007c74 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f003 0307 	and.w	r3, r3, #7
 8007c50:	f1c3 0308 	rsb	r3, r3, #8
 8007c54:	62bb      	str	r3, [r7, #40]	; 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8007c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c58:	43db      	mvns	r3, r3
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d804      	bhi.n	8007c6a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c64:	4413      	add	r3, r2
 8007c66:	607b      	str	r3, [r7, #4]
 8007c68:	e004      	b.n	8007c74 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	607b      	str	r3, [r7, #4]
 8007c6e:	e001      	b.n	8007c74 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8007c70:	2300      	movs	r3, #0
 8007c72:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8007c74:	f7fd ffea 	bl	8005c4c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8007c78:	4b79      	ldr	r3, [pc, #484]	; (8007e60 <pvPortMalloc+0x244>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d101      	bne.n	8007c84 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8007c80:	f000 f974 	bl	8007f6c <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	f2c0 80ce 	blt.w	8007e28 <pvPortMalloc+0x20c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f000 80ca 	beq.w	8007e28 <pvPortMalloc+0x20c>
 8007c94:	4b73      	ldr	r3, [pc, #460]	; (8007e64 <pvPortMalloc+0x248>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	f200 80c4 	bhi.w	8007e28 <pvPortMalloc+0x20c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007ca0:	4b71      	ldr	r3, [pc, #452]	; (8007e68 <pvPortMalloc+0x24c>)
 8007ca2:	633b      	str	r3, [r7, #48]	; 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8007ca4:	4b70      	ldr	r3, [pc, #448]	; (8007e68 <pvPortMalloc+0x24c>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	637b      	str	r3, [r7, #52]	; 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8007caa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cac:	4a6f      	ldr	r2, [pc, #444]	; (8007e6c <pvPortMalloc+0x250>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d305      	bcc.n	8007cbe <pvPortMalloc+0xa2>
 8007cb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cb4:	4a6e      	ldr	r2, [pc, #440]	; (8007e70 <pvPortMalloc+0x254>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d801      	bhi.n	8007cbe <pvPortMalloc+0xa2>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e000      	b.n	8007cc0 <pvPortMalloc+0xa4>
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d127      	bne.n	8007d14 <pvPortMalloc+0xf8>
    __asm volatile
 8007cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cc8:	f383 8811 	msr	BASEPRI, r3
 8007ccc:	f3bf 8f6f 	isb	sy
 8007cd0:	f3bf 8f4f 	dsb	sy
 8007cd4:	623b      	str	r3, [r7, #32]
}
 8007cd6:	bf00      	nop
 8007cd8:	e7fe      	b.n	8007cd8 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8007cda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cdc:	633b      	str	r3, [r7, #48]	; 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8007cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	637b      	str	r3, [r7, #52]	; 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8007ce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ce6:	4a61      	ldr	r2, [pc, #388]	; (8007e6c <pvPortMalloc+0x250>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d305      	bcc.n	8007cf8 <pvPortMalloc+0xdc>
 8007cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cee:	4a60      	ldr	r2, [pc, #384]	; (8007e70 <pvPortMalloc+0x254>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d801      	bhi.n	8007cf8 <pvPortMalloc+0xdc>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e000      	b.n	8007cfa <pvPortMalloc+0xde>
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10a      	bne.n	8007d14 <pvPortMalloc+0xf8>
    __asm volatile
 8007cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	61fb      	str	r3, [r7, #28]
}
 8007d10:	bf00      	nop
 8007d12:	e7fe      	b.n	8007d12 <pvPortMalloc+0xf6>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8007d14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d903      	bls.n	8007d26 <pvPortMalloc+0x10a>
 8007d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1d9      	bne.n	8007cda <pvPortMalloc+0xbe>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007d26:	4b4e      	ldr	r3, [pc, #312]	; (8007e60 <pvPortMalloc+0x244>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d07b      	beq.n	8007e28 <pvPortMalloc+0x20c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8007d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2208      	movs	r2, #8
 8007d36:	4413      	add	r3, r2
 8007d38:	62fb      	str	r3, [r7, #44]	; 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8007d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d3c:	4a4b      	ldr	r2, [pc, #300]	; (8007e6c <pvPortMalloc+0x250>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d305      	bcc.n	8007d4e <pvPortMalloc+0x132>
 8007d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d44:	4a4a      	ldr	r2, [pc, #296]	; (8007e70 <pvPortMalloc+0x254>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d801      	bhi.n	8007d4e <pvPortMalloc+0x132>
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	e000      	b.n	8007d50 <pvPortMalloc+0x134>
 8007d4e:	2300      	movs	r3, #0
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d10a      	bne.n	8007d6a <pvPortMalloc+0x14e>
    __asm volatile
 8007d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d58:	f383 8811 	msr	BASEPRI, r3
 8007d5c:	f3bf 8f6f 	isb	sy
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	61bb      	str	r3, [r7, #24]
}
 8007d66:	bf00      	nop
 8007d68:	e7fe      	b.n	8007d68 <pvPortMalloc+0x14c>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d70:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8007d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	687a      	ldr	r2, [r7, #4]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d90a      	bls.n	8007d92 <pvPortMalloc+0x176>
    __asm volatile
 8007d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d80:	f383 8811 	msr	BASEPRI, r3
 8007d84:	f3bf 8f6f 	isb	sy
 8007d88:	f3bf 8f4f 	dsb	sy
 8007d8c:	617b      	str	r3, [r7, #20]
}
 8007d8e:	bf00      	nop
 8007d90:	e7fe      	b.n	8007d90 <pvPortMalloc+0x174>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d94:	685a      	ldr	r2, [r3, #4]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	1ad2      	subs	r2, r2, r3
 8007d9a:	2308      	movs	r3, #8
 8007d9c:	005b      	lsls	r3, r3, #1
 8007d9e:	429a      	cmp	r2, r3
 8007da0:	d923      	bls.n	8007dea <pvPortMalloc+0x1ce>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007da2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	4413      	add	r3, r2
 8007da8:	627b      	str	r3, [r7, #36]	; 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dac:	f003 0307 	and.w	r3, r3, #7
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d00a      	beq.n	8007dca <pvPortMalloc+0x1ae>
    __asm volatile
 8007db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db8:	f383 8811 	msr	BASEPRI, r3
 8007dbc:	f3bf 8f6f 	isb	sy
 8007dc0:	f3bf 8f4f 	dsb	sy
 8007dc4:	613b      	str	r3, [r7, #16]
}
 8007dc6:	bf00      	nop
 8007dc8:	e7fe      	b.n	8007dc8 <pvPortMalloc+0x1ac>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dcc:	685a      	ldr	r2, [r3, #4]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	1ad2      	subs	r2, r2, r3
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd4:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8007dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8007ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de2:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8007de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007de8:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007dea:	4b1e      	ldr	r3, [pc, #120]	; (8007e64 <pvPortMalloc+0x248>)
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	1ad3      	subs	r3, r2, r3
 8007df4:	4a1b      	ldr	r2, [pc, #108]	; (8007e64 <pvPortMalloc+0x248>)
 8007df6:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007df8:	4b1a      	ldr	r3, [pc, #104]	; (8007e64 <pvPortMalloc+0x248>)
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	4b1d      	ldr	r3, [pc, #116]	; (8007e74 <pvPortMalloc+0x258>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d203      	bcs.n	8007e0c <pvPortMalloc+0x1f0>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007e04:	4b17      	ldr	r3, [pc, #92]	; (8007e64 <pvPortMalloc+0x248>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a1a      	ldr	r2, [pc, #104]	; (8007e74 <pvPortMalloc+0x258>)
 8007e0a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8007e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007e14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e16:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8007e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8007e1e:	4b16      	ldr	r3, [pc, #88]	; (8007e78 <pvPortMalloc+0x25c>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	3301      	adds	r3, #1
 8007e24:	4a14      	ldr	r2, [pc, #80]	; (8007e78 <pvPortMalloc+0x25c>)
 8007e26:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8007e28:	f7fd ff1e 	bl	8005c68 <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
    {
        if( pvReturn == NULL )
 8007e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d101      	bne.n	8007e36 <pvPortMalloc+0x21a>
        {
            vApplicationMallocFailedHook();
 8007e32:	f7f8 fbb9 	bl	80005a8 <vApplicationMallocFailedHook>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e38:	f003 0307 	and.w	r3, r3, #7
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d00a      	beq.n	8007e56 <pvPortMalloc+0x23a>
    __asm volatile
 8007e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e44:	f383 8811 	msr	BASEPRI, r3
 8007e48:	f3bf 8f6f 	isb	sy
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	60fb      	str	r3, [r7, #12]
}
 8007e52:	bf00      	nop
 8007e54:	e7fe      	b.n	8007e54 <pvPortMalloc+0x238>
    return pvReturn;
 8007e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3738      	adds	r7, #56	; 0x38
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	2000cb64 	.word	0x2000cb64
 8007e64:	2000cb68 	.word	0x2000cb68
 8007e68:	2000cb5c 	.word	0x2000cb5c
 8007e6c:	2000035c 	.word	0x2000035c
 8007e70:	2000cb5b 	.word	0x2000cb5b
 8007e74:	2000cb6c 	.word	0x2000cb6c
 8007e78:	2000cb70 	.word	0x2000cb70

08007e7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b088      	sub	sp, #32
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d061      	beq.n	8007f52 <vPortFree+0xd6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8007e8e:	2308      	movs	r3, #8
 8007e90:	425b      	negs	r3, r3
 8007e92:	69fa      	ldr	r2, [r7, #28]
 8007e94:	4413      	add	r3, r2
 8007e96:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8007e98:	69fb      	ldr	r3, [r7, #28]
 8007e9a:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8007e9c:	69bb      	ldr	r3, [r7, #24]
 8007e9e:	4a2f      	ldr	r2, [pc, #188]	; (8007f5c <vPortFree+0xe0>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d305      	bcc.n	8007eb0 <vPortFree+0x34>
 8007ea4:	69bb      	ldr	r3, [r7, #24]
 8007ea6:	4a2e      	ldr	r2, [pc, #184]	; (8007f60 <vPortFree+0xe4>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d801      	bhi.n	8007eb0 <vPortFree+0x34>
 8007eac:	2301      	movs	r3, #1
 8007eae:	e000      	b.n	8007eb2 <vPortFree+0x36>
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d10a      	bne.n	8007ecc <vPortFree+0x50>
    __asm volatile
 8007eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	617b      	str	r3, [r7, #20]
}
 8007ec8:	bf00      	nop
 8007eca:	e7fe      	b.n	8007eca <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	db0a      	blt.n	8007eea <vPortFree+0x6e>
    __asm volatile
 8007ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed8:	f383 8811 	msr	BASEPRI, r3
 8007edc:	f3bf 8f6f 	isb	sy
 8007ee0:	f3bf 8f4f 	dsb	sy
 8007ee4:	613b      	str	r3, [r7, #16]
}
 8007ee6:	bf00      	nop
 8007ee8:	e7fe      	b.n	8007ee8 <vPortFree+0x6c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007eea:	69bb      	ldr	r3, [r7, #24]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d00a      	beq.n	8007f08 <vPortFree+0x8c>
    __asm volatile
 8007ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef6:	f383 8811 	msr	BASEPRI, r3
 8007efa:	f3bf 8f6f 	isb	sy
 8007efe:	f3bf 8f4f 	dsb	sy
 8007f02:	60fb      	str	r3, [r7, #12]
}
 8007f04:	bf00      	nop
 8007f06:	e7fe      	b.n	8007f06 <vPortFree+0x8a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	0fdb      	lsrs	r3, r3, #31
 8007f0e:	f003 0301 	and.w	r3, r3, #1
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d01c      	beq.n	8007f52 <vPortFree+0xd6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8007f18:	69bb      	ldr	r3, [r7, #24]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d118      	bne.n	8007f52 <vPortFree+0xd6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8007f20:	69bb      	ldr	r3, [r7, #24]
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8007f2c:	f7fd fe8e 	bl	8005c4c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	685a      	ldr	r2, [r3, #4]
 8007f34:	4b0b      	ldr	r3, [pc, #44]	; (8007f64 <vPortFree+0xe8>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4413      	add	r3, r2
 8007f3a:	4a0a      	ldr	r2, [pc, #40]	; (8007f64 <vPortFree+0xe8>)
 8007f3c:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007f3e:	69b8      	ldr	r0, [r7, #24]
 8007f40:	f000 f86e 	bl	8008020 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8007f44:	4b08      	ldr	r3, [pc, #32]	; (8007f68 <vPortFree+0xec>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	3301      	adds	r3, #1
 8007f4a:	4a07      	ldr	r2, [pc, #28]	; (8007f68 <vPortFree+0xec>)
 8007f4c:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8007f4e:	f7fd fe8b 	bl	8005c68 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8007f52:	bf00      	nop
 8007f54:	3720      	adds	r7, #32
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	2000035c 	.word	0x2000035c
 8007f60:	2000cb5b 	.word	0x2000cb5b
 8007f64:	2000cb68 	.word	0x2000cb68
 8007f68:	2000cb74 	.word	0x2000cb74

08007f6c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b085      	sub	sp, #20
 8007f70:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f72:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 8007f76:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8007f78:	4b24      	ldr	r3, [pc, #144]	; (800800c <prvHeapInit+0xa0>)
 8007f7a:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f003 0307 	and.w	r3, r3, #7
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d00c      	beq.n	8007fa0 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	3307      	adds	r3, #7
 8007f8a:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f023 0307 	bic.w	r3, r3, #7
 8007f92:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8007f94:	68ba      	ldr	r2, [r7, #8]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	1ad3      	subs	r3, r2, r3
 8007f9a:	4a1c      	ldr	r2, [pc, #112]	; (800800c <prvHeapInit+0xa0>)
 8007f9c:	4413      	add	r3, r2
 8007f9e:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	4a1b      	ldr	r2, [pc, #108]	; (8008010 <prvHeapInit+0xa4>)
 8007fa4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8007fa6:	4b1a      	ldr	r3, [pc, #104]	; (8008010 <prvHeapInit+0xa4>)
 8007fa8:	2200      	movs	r2, #0
 8007faa:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	4413      	add	r3, r2
 8007fb2:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8007fb4:	2208      	movs	r2, #8
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	1a9b      	subs	r3, r3, r2
 8007fba:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f023 0307 	bic.w	r3, r3, #7
 8007fc2:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	4a13      	ldr	r2, [pc, #76]	; (8008014 <prvHeapInit+0xa8>)
 8007fc8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8007fca:	4b12      	ldr	r3, [pc, #72]	; (8008014 <prvHeapInit+0xa8>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8007fd2:	4b10      	ldr	r3, [pc, #64]	; (8008014 <prvHeapInit+0xa8>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	1ad2      	subs	r2, r2, r3
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8007fe8:	4b0a      	ldr	r3, [pc, #40]	; (8008014 <prvHeapInit+0xa8>)
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	4a08      	ldr	r2, [pc, #32]	; (8008018 <prvHeapInit+0xac>)
 8007ff6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	4a07      	ldr	r2, [pc, #28]	; (800801c <prvHeapInit+0xb0>)
 8007ffe:	6013      	str	r3, [r2, #0]
}
 8008000:	bf00      	nop
 8008002:	3714      	adds	r7, #20
 8008004:	46bd      	mov	sp, r7
 8008006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800a:	4770      	bx	lr
 800800c:	2000035c 	.word	0x2000035c
 8008010:	2000cb5c 	.word	0x2000cb5c
 8008014:	2000cb64 	.word	0x2000cb64
 8008018:	2000cb6c 	.word	0x2000cb6c
 800801c:	2000cb68 	.word	0x2000cb68

08008020 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8008020:	b480      	push	{r7}
 8008022:	b087      	sub	sp, #28
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8008028:	4b36      	ldr	r3, [pc, #216]	; (8008104 <prvInsertBlockIntoFreeList+0xe4>)
 800802a:	617b      	str	r3, [r7, #20]
 800802c:	e002      	b.n	8008034 <prvInsertBlockIntoFreeList+0x14>
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	617b      	str	r3, [r7, #20]
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	429a      	cmp	r2, r3
 800803c:	d8f7      	bhi.n	800802e <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	4a30      	ldr	r2, [pc, #192]	; (8008104 <prvInsertBlockIntoFreeList+0xe4>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d017      	beq.n	8008076 <prvInsertBlockIntoFreeList+0x56>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	4a2f      	ldr	r2, [pc, #188]	; (8008108 <prvInsertBlockIntoFreeList+0xe8>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d305      	bcc.n	800805a <prvInsertBlockIntoFreeList+0x3a>
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	4a2e      	ldr	r2, [pc, #184]	; (800810c <prvInsertBlockIntoFreeList+0xec>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d801      	bhi.n	800805a <prvInsertBlockIntoFreeList+0x3a>
 8008056:	2301      	movs	r3, #1
 8008058:	e000      	b.n	800805c <prvInsertBlockIntoFreeList+0x3c>
 800805a:	2300      	movs	r3, #0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d10a      	bne.n	8008076 <prvInsertBlockIntoFreeList+0x56>
    __asm volatile
 8008060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008064:	f383 8811 	msr	BASEPRI, r3
 8008068:	f3bf 8f6f 	isb	sy
 800806c:	f3bf 8f4f 	dsb	sy
 8008070:	60fb      	str	r3, [r7, #12]
}
 8008072:	bf00      	nop
 8008074:	e7fe      	b.n	8008074 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	693a      	ldr	r2, [r7, #16]
 8008080:	4413      	add	r3, r2
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	429a      	cmp	r2, r3
 8008086:	d108      	bne.n	800809a <prvInsertBlockIntoFreeList+0x7a>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	685a      	ldr	r2, [r3, #4]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	441a      	add	r2, r3
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	693a      	ldr	r2, [r7, #16]
 80080a4:	441a      	add	r2, r3
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d118      	bne.n	80080e0 <prvInsertBlockIntoFreeList+0xc0>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	4b17      	ldr	r3, [pc, #92]	; (8008110 <prvInsertBlockIntoFreeList+0xf0>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d00d      	beq.n	80080d6 <prvInsertBlockIntoFreeList+0xb6>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	685a      	ldr	r2, [r3, #4]
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	441a      	add	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	601a      	str	r2, [r3, #0]
 80080d4:	e008      	b.n	80080e8 <prvInsertBlockIntoFreeList+0xc8>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80080d6:	4b0e      	ldr	r3, [pc, #56]	; (8008110 <prvInsertBlockIntoFreeList+0xf0>)
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	601a      	str	r2, [r3, #0]
 80080de:	e003      	b.n	80080e8 <prvInsertBlockIntoFreeList+0xc8>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80080e8:	697a      	ldr	r2, [r7, #20]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d002      	beq.n	80080f6 <prvInsertBlockIntoFreeList+0xd6>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80080f6:	bf00      	nop
 80080f8:	371c      	adds	r7, #28
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	2000cb5c 	.word	0x2000cb5c
 8008108:	2000035c 	.word	0x2000035c
 800810c:	2000cb5b 	.word	0x2000cb5b
 8008110:	2000cb64 	.word	0x2000cb64

08008114 <std>:
 8008114:	2300      	movs	r3, #0
 8008116:	b510      	push	{r4, lr}
 8008118:	4604      	mov	r4, r0
 800811a:	e9c0 3300 	strd	r3, r3, [r0]
 800811e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008122:	6083      	str	r3, [r0, #8]
 8008124:	8181      	strh	r1, [r0, #12]
 8008126:	6643      	str	r3, [r0, #100]	; 0x64
 8008128:	81c2      	strh	r2, [r0, #14]
 800812a:	6183      	str	r3, [r0, #24]
 800812c:	4619      	mov	r1, r3
 800812e:	2208      	movs	r2, #8
 8008130:	305c      	adds	r0, #92	; 0x5c
 8008132:	f000 f926 	bl	8008382 <memset>
 8008136:	4b0d      	ldr	r3, [pc, #52]	; (800816c <std+0x58>)
 8008138:	6263      	str	r3, [r4, #36]	; 0x24
 800813a:	4b0d      	ldr	r3, [pc, #52]	; (8008170 <std+0x5c>)
 800813c:	62a3      	str	r3, [r4, #40]	; 0x28
 800813e:	4b0d      	ldr	r3, [pc, #52]	; (8008174 <std+0x60>)
 8008140:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008142:	4b0d      	ldr	r3, [pc, #52]	; (8008178 <std+0x64>)
 8008144:	6323      	str	r3, [r4, #48]	; 0x30
 8008146:	4b0d      	ldr	r3, [pc, #52]	; (800817c <std+0x68>)
 8008148:	6224      	str	r4, [r4, #32]
 800814a:	429c      	cmp	r4, r3
 800814c:	d006      	beq.n	800815c <std+0x48>
 800814e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008152:	4294      	cmp	r4, r2
 8008154:	d002      	beq.n	800815c <std+0x48>
 8008156:	33d0      	adds	r3, #208	; 0xd0
 8008158:	429c      	cmp	r4, r3
 800815a:	d105      	bne.n	8008168 <std+0x54>
 800815c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008164:	f000 b980 	b.w	8008468 <__retarget_lock_init_recursive>
 8008168:	bd10      	pop	{r4, pc}
 800816a:	bf00      	nop
 800816c:	080082fd 	.word	0x080082fd
 8008170:	0800831f 	.word	0x0800831f
 8008174:	08008357 	.word	0x08008357
 8008178:	0800837b 	.word	0x0800837b
 800817c:	2000cb78 	.word	0x2000cb78

08008180 <stdio_exit_handler>:
 8008180:	4a02      	ldr	r2, [pc, #8]	; (800818c <stdio_exit_handler+0xc>)
 8008182:	4903      	ldr	r1, [pc, #12]	; (8008190 <stdio_exit_handler+0x10>)
 8008184:	4803      	ldr	r0, [pc, #12]	; (8008194 <stdio_exit_handler+0x14>)
 8008186:	f000 b869 	b.w	800825c <_fwalk_sglue>
 800818a:	bf00      	nop
 800818c:	20000020 	.word	0x20000020
 8008190:	08008fe1 	.word	0x08008fe1
 8008194:	2000002c 	.word	0x2000002c

08008198 <cleanup_stdio>:
 8008198:	6841      	ldr	r1, [r0, #4]
 800819a:	4b0c      	ldr	r3, [pc, #48]	; (80081cc <cleanup_stdio+0x34>)
 800819c:	4299      	cmp	r1, r3
 800819e:	b510      	push	{r4, lr}
 80081a0:	4604      	mov	r4, r0
 80081a2:	d001      	beq.n	80081a8 <cleanup_stdio+0x10>
 80081a4:	f000 ff1c 	bl	8008fe0 <_fflush_r>
 80081a8:	68a1      	ldr	r1, [r4, #8]
 80081aa:	4b09      	ldr	r3, [pc, #36]	; (80081d0 <cleanup_stdio+0x38>)
 80081ac:	4299      	cmp	r1, r3
 80081ae:	d002      	beq.n	80081b6 <cleanup_stdio+0x1e>
 80081b0:	4620      	mov	r0, r4
 80081b2:	f000 ff15 	bl	8008fe0 <_fflush_r>
 80081b6:	68e1      	ldr	r1, [r4, #12]
 80081b8:	4b06      	ldr	r3, [pc, #24]	; (80081d4 <cleanup_stdio+0x3c>)
 80081ba:	4299      	cmp	r1, r3
 80081bc:	d004      	beq.n	80081c8 <cleanup_stdio+0x30>
 80081be:	4620      	mov	r0, r4
 80081c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081c4:	f000 bf0c 	b.w	8008fe0 <_fflush_r>
 80081c8:	bd10      	pop	{r4, pc}
 80081ca:	bf00      	nop
 80081cc:	2000cb78 	.word	0x2000cb78
 80081d0:	2000cbe0 	.word	0x2000cbe0
 80081d4:	2000cc48 	.word	0x2000cc48

080081d8 <global_stdio_init.part.0>:
 80081d8:	b510      	push	{r4, lr}
 80081da:	4b0b      	ldr	r3, [pc, #44]	; (8008208 <global_stdio_init.part.0+0x30>)
 80081dc:	4c0b      	ldr	r4, [pc, #44]	; (800820c <global_stdio_init.part.0+0x34>)
 80081de:	4a0c      	ldr	r2, [pc, #48]	; (8008210 <global_stdio_init.part.0+0x38>)
 80081e0:	601a      	str	r2, [r3, #0]
 80081e2:	4620      	mov	r0, r4
 80081e4:	2200      	movs	r2, #0
 80081e6:	2104      	movs	r1, #4
 80081e8:	f7ff ff94 	bl	8008114 <std>
 80081ec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80081f0:	2201      	movs	r2, #1
 80081f2:	2109      	movs	r1, #9
 80081f4:	f7ff ff8e 	bl	8008114 <std>
 80081f8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80081fc:	2202      	movs	r2, #2
 80081fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008202:	2112      	movs	r1, #18
 8008204:	f7ff bf86 	b.w	8008114 <std>
 8008208:	2000ccb0 	.word	0x2000ccb0
 800820c:	2000cb78 	.word	0x2000cb78
 8008210:	08008181 	.word	0x08008181

08008214 <__sfp_lock_acquire>:
 8008214:	4801      	ldr	r0, [pc, #4]	; (800821c <__sfp_lock_acquire+0x8>)
 8008216:	f000 b928 	b.w	800846a <__retarget_lock_acquire_recursive>
 800821a:	bf00      	nop
 800821c:	2000ccb9 	.word	0x2000ccb9

08008220 <__sfp_lock_release>:
 8008220:	4801      	ldr	r0, [pc, #4]	; (8008228 <__sfp_lock_release+0x8>)
 8008222:	f000 b923 	b.w	800846c <__retarget_lock_release_recursive>
 8008226:	bf00      	nop
 8008228:	2000ccb9 	.word	0x2000ccb9

0800822c <__sinit>:
 800822c:	b510      	push	{r4, lr}
 800822e:	4604      	mov	r4, r0
 8008230:	f7ff fff0 	bl	8008214 <__sfp_lock_acquire>
 8008234:	6a23      	ldr	r3, [r4, #32]
 8008236:	b11b      	cbz	r3, 8008240 <__sinit+0x14>
 8008238:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800823c:	f7ff bff0 	b.w	8008220 <__sfp_lock_release>
 8008240:	4b04      	ldr	r3, [pc, #16]	; (8008254 <__sinit+0x28>)
 8008242:	6223      	str	r3, [r4, #32]
 8008244:	4b04      	ldr	r3, [pc, #16]	; (8008258 <__sinit+0x2c>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1f5      	bne.n	8008238 <__sinit+0xc>
 800824c:	f7ff ffc4 	bl	80081d8 <global_stdio_init.part.0>
 8008250:	e7f2      	b.n	8008238 <__sinit+0xc>
 8008252:	bf00      	nop
 8008254:	08008199 	.word	0x08008199
 8008258:	2000ccb0 	.word	0x2000ccb0

0800825c <_fwalk_sglue>:
 800825c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008260:	4607      	mov	r7, r0
 8008262:	4688      	mov	r8, r1
 8008264:	4614      	mov	r4, r2
 8008266:	2600      	movs	r6, #0
 8008268:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800826c:	f1b9 0901 	subs.w	r9, r9, #1
 8008270:	d505      	bpl.n	800827e <_fwalk_sglue+0x22>
 8008272:	6824      	ldr	r4, [r4, #0]
 8008274:	2c00      	cmp	r4, #0
 8008276:	d1f7      	bne.n	8008268 <_fwalk_sglue+0xc>
 8008278:	4630      	mov	r0, r6
 800827a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800827e:	89ab      	ldrh	r3, [r5, #12]
 8008280:	2b01      	cmp	r3, #1
 8008282:	d907      	bls.n	8008294 <_fwalk_sglue+0x38>
 8008284:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008288:	3301      	adds	r3, #1
 800828a:	d003      	beq.n	8008294 <_fwalk_sglue+0x38>
 800828c:	4629      	mov	r1, r5
 800828e:	4638      	mov	r0, r7
 8008290:	47c0      	blx	r8
 8008292:	4306      	orrs	r6, r0
 8008294:	3568      	adds	r5, #104	; 0x68
 8008296:	e7e9      	b.n	800826c <_fwalk_sglue+0x10>

08008298 <iprintf>:
 8008298:	b40f      	push	{r0, r1, r2, r3}
 800829a:	b507      	push	{r0, r1, r2, lr}
 800829c:	4906      	ldr	r1, [pc, #24]	; (80082b8 <iprintf+0x20>)
 800829e:	ab04      	add	r3, sp, #16
 80082a0:	6808      	ldr	r0, [r1, #0]
 80082a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80082a6:	6881      	ldr	r1, [r0, #8]
 80082a8:	9301      	str	r3, [sp, #4]
 80082aa:	f000 fb69 	bl	8008980 <_vfiprintf_r>
 80082ae:	b003      	add	sp, #12
 80082b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80082b4:	b004      	add	sp, #16
 80082b6:	4770      	bx	lr
 80082b8:	20000078 	.word	0x20000078

080082bc <siprintf>:
 80082bc:	b40e      	push	{r1, r2, r3}
 80082be:	b500      	push	{lr}
 80082c0:	b09c      	sub	sp, #112	; 0x70
 80082c2:	ab1d      	add	r3, sp, #116	; 0x74
 80082c4:	9002      	str	r0, [sp, #8]
 80082c6:	9006      	str	r0, [sp, #24]
 80082c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80082cc:	4809      	ldr	r0, [pc, #36]	; (80082f4 <siprintf+0x38>)
 80082ce:	9107      	str	r1, [sp, #28]
 80082d0:	9104      	str	r1, [sp, #16]
 80082d2:	4909      	ldr	r1, [pc, #36]	; (80082f8 <siprintf+0x3c>)
 80082d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80082d8:	9105      	str	r1, [sp, #20]
 80082da:	6800      	ldr	r0, [r0, #0]
 80082dc:	9301      	str	r3, [sp, #4]
 80082de:	a902      	add	r1, sp, #8
 80082e0:	f000 fa26 	bl	8008730 <_svfiprintf_r>
 80082e4:	9b02      	ldr	r3, [sp, #8]
 80082e6:	2200      	movs	r2, #0
 80082e8:	701a      	strb	r2, [r3, #0]
 80082ea:	b01c      	add	sp, #112	; 0x70
 80082ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80082f0:	b003      	add	sp, #12
 80082f2:	4770      	bx	lr
 80082f4:	20000078 	.word	0x20000078
 80082f8:	ffff0208 	.word	0xffff0208

080082fc <__sread>:
 80082fc:	b510      	push	{r4, lr}
 80082fe:	460c      	mov	r4, r1
 8008300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008304:	f000 f868 	bl	80083d8 <_read_r>
 8008308:	2800      	cmp	r0, #0
 800830a:	bfab      	itete	ge
 800830c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800830e:	89a3      	ldrhlt	r3, [r4, #12]
 8008310:	181b      	addge	r3, r3, r0
 8008312:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008316:	bfac      	ite	ge
 8008318:	6563      	strge	r3, [r4, #84]	; 0x54
 800831a:	81a3      	strhlt	r3, [r4, #12]
 800831c:	bd10      	pop	{r4, pc}

0800831e <__swrite>:
 800831e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008322:	461f      	mov	r7, r3
 8008324:	898b      	ldrh	r3, [r1, #12]
 8008326:	05db      	lsls	r3, r3, #23
 8008328:	4605      	mov	r5, r0
 800832a:	460c      	mov	r4, r1
 800832c:	4616      	mov	r6, r2
 800832e:	d505      	bpl.n	800833c <__swrite+0x1e>
 8008330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008334:	2302      	movs	r3, #2
 8008336:	2200      	movs	r2, #0
 8008338:	f000 f83c 	bl	80083b4 <_lseek_r>
 800833c:	89a3      	ldrh	r3, [r4, #12]
 800833e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008342:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008346:	81a3      	strh	r3, [r4, #12]
 8008348:	4632      	mov	r2, r6
 800834a:	463b      	mov	r3, r7
 800834c:	4628      	mov	r0, r5
 800834e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008352:	f000 b853 	b.w	80083fc <_write_r>

08008356 <__sseek>:
 8008356:	b510      	push	{r4, lr}
 8008358:	460c      	mov	r4, r1
 800835a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800835e:	f000 f829 	bl	80083b4 <_lseek_r>
 8008362:	1c43      	adds	r3, r0, #1
 8008364:	89a3      	ldrh	r3, [r4, #12]
 8008366:	bf15      	itete	ne
 8008368:	6560      	strne	r0, [r4, #84]	; 0x54
 800836a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800836e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008372:	81a3      	strheq	r3, [r4, #12]
 8008374:	bf18      	it	ne
 8008376:	81a3      	strhne	r3, [r4, #12]
 8008378:	bd10      	pop	{r4, pc}

0800837a <__sclose>:
 800837a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800837e:	f000 b809 	b.w	8008394 <_close_r>

08008382 <memset>:
 8008382:	4402      	add	r2, r0
 8008384:	4603      	mov	r3, r0
 8008386:	4293      	cmp	r3, r2
 8008388:	d100      	bne.n	800838c <memset+0xa>
 800838a:	4770      	bx	lr
 800838c:	f803 1b01 	strb.w	r1, [r3], #1
 8008390:	e7f9      	b.n	8008386 <memset+0x4>
	...

08008394 <_close_r>:
 8008394:	b538      	push	{r3, r4, r5, lr}
 8008396:	4d06      	ldr	r5, [pc, #24]	; (80083b0 <_close_r+0x1c>)
 8008398:	2300      	movs	r3, #0
 800839a:	4604      	mov	r4, r0
 800839c:	4608      	mov	r0, r1
 800839e:	602b      	str	r3, [r5, #0]
 80083a0:	f7f9 fc15 	bl	8001bce <_close>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d102      	bne.n	80083ae <_close_r+0x1a>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	b103      	cbz	r3, 80083ae <_close_r+0x1a>
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	2000ccb4 	.word	0x2000ccb4

080083b4 <_lseek_r>:
 80083b4:	b538      	push	{r3, r4, r5, lr}
 80083b6:	4d07      	ldr	r5, [pc, #28]	; (80083d4 <_lseek_r+0x20>)
 80083b8:	4604      	mov	r4, r0
 80083ba:	4608      	mov	r0, r1
 80083bc:	4611      	mov	r1, r2
 80083be:	2200      	movs	r2, #0
 80083c0:	602a      	str	r2, [r5, #0]
 80083c2:	461a      	mov	r2, r3
 80083c4:	f7f9 fc2a 	bl	8001c1c <_lseek>
 80083c8:	1c43      	adds	r3, r0, #1
 80083ca:	d102      	bne.n	80083d2 <_lseek_r+0x1e>
 80083cc:	682b      	ldr	r3, [r5, #0]
 80083ce:	b103      	cbz	r3, 80083d2 <_lseek_r+0x1e>
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	bd38      	pop	{r3, r4, r5, pc}
 80083d4:	2000ccb4 	.word	0x2000ccb4

080083d8 <_read_r>:
 80083d8:	b538      	push	{r3, r4, r5, lr}
 80083da:	4d07      	ldr	r5, [pc, #28]	; (80083f8 <_read_r+0x20>)
 80083dc:	4604      	mov	r4, r0
 80083de:	4608      	mov	r0, r1
 80083e0:	4611      	mov	r1, r2
 80083e2:	2200      	movs	r2, #0
 80083e4:	602a      	str	r2, [r5, #0]
 80083e6:	461a      	mov	r2, r3
 80083e8:	f7f9 fbb8 	bl	8001b5c <_read>
 80083ec:	1c43      	adds	r3, r0, #1
 80083ee:	d102      	bne.n	80083f6 <_read_r+0x1e>
 80083f0:	682b      	ldr	r3, [r5, #0]
 80083f2:	b103      	cbz	r3, 80083f6 <_read_r+0x1e>
 80083f4:	6023      	str	r3, [r4, #0]
 80083f6:	bd38      	pop	{r3, r4, r5, pc}
 80083f8:	2000ccb4 	.word	0x2000ccb4

080083fc <_write_r>:
 80083fc:	b538      	push	{r3, r4, r5, lr}
 80083fe:	4d07      	ldr	r5, [pc, #28]	; (800841c <_write_r+0x20>)
 8008400:	4604      	mov	r4, r0
 8008402:	4608      	mov	r0, r1
 8008404:	4611      	mov	r1, r2
 8008406:	2200      	movs	r2, #0
 8008408:	602a      	str	r2, [r5, #0]
 800840a:	461a      	mov	r2, r3
 800840c:	f7f9 fbc3 	bl	8001b96 <_write>
 8008410:	1c43      	adds	r3, r0, #1
 8008412:	d102      	bne.n	800841a <_write_r+0x1e>
 8008414:	682b      	ldr	r3, [r5, #0]
 8008416:	b103      	cbz	r3, 800841a <_write_r+0x1e>
 8008418:	6023      	str	r3, [r4, #0]
 800841a:	bd38      	pop	{r3, r4, r5, pc}
 800841c:	2000ccb4 	.word	0x2000ccb4

08008420 <__libc_init_array>:
 8008420:	b570      	push	{r4, r5, r6, lr}
 8008422:	4d0d      	ldr	r5, [pc, #52]	; (8008458 <__libc_init_array+0x38>)
 8008424:	4c0d      	ldr	r4, [pc, #52]	; (800845c <__libc_init_array+0x3c>)
 8008426:	1b64      	subs	r4, r4, r5
 8008428:	10a4      	asrs	r4, r4, #2
 800842a:	2600      	movs	r6, #0
 800842c:	42a6      	cmp	r6, r4
 800842e:	d109      	bne.n	8008444 <__libc_init_array+0x24>
 8008430:	4d0b      	ldr	r5, [pc, #44]	; (8008460 <__libc_init_array+0x40>)
 8008432:	4c0c      	ldr	r4, [pc, #48]	; (8008464 <__libc_init_array+0x44>)
 8008434:	f000 ff86 	bl	8009344 <_init>
 8008438:	1b64      	subs	r4, r4, r5
 800843a:	10a4      	asrs	r4, r4, #2
 800843c:	2600      	movs	r6, #0
 800843e:	42a6      	cmp	r6, r4
 8008440:	d105      	bne.n	800844e <__libc_init_array+0x2e>
 8008442:	bd70      	pop	{r4, r5, r6, pc}
 8008444:	f855 3b04 	ldr.w	r3, [r5], #4
 8008448:	4798      	blx	r3
 800844a:	3601      	adds	r6, #1
 800844c:	e7ee      	b.n	800842c <__libc_init_array+0xc>
 800844e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008452:	4798      	blx	r3
 8008454:	3601      	adds	r6, #1
 8008456:	e7f2      	b.n	800843e <__libc_init_array+0x1e>
 8008458:	08009a48 	.word	0x08009a48
 800845c:	08009a48 	.word	0x08009a48
 8008460:	08009a48 	.word	0x08009a48
 8008464:	08009a4c 	.word	0x08009a4c

08008468 <__retarget_lock_init_recursive>:
 8008468:	4770      	bx	lr

0800846a <__retarget_lock_acquire_recursive>:
 800846a:	4770      	bx	lr

0800846c <__retarget_lock_release_recursive>:
 800846c:	4770      	bx	lr

0800846e <memcpy>:
 800846e:	440a      	add	r2, r1
 8008470:	4291      	cmp	r1, r2
 8008472:	f100 33ff 	add.w	r3, r0, #4294967295
 8008476:	d100      	bne.n	800847a <memcpy+0xc>
 8008478:	4770      	bx	lr
 800847a:	b510      	push	{r4, lr}
 800847c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008480:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008484:	4291      	cmp	r1, r2
 8008486:	d1f9      	bne.n	800847c <memcpy+0xe>
 8008488:	bd10      	pop	{r4, pc}
	...

0800848c <_free_r>:
 800848c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800848e:	2900      	cmp	r1, #0
 8008490:	d044      	beq.n	800851c <_free_r+0x90>
 8008492:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008496:	9001      	str	r0, [sp, #4]
 8008498:	2b00      	cmp	r3, #0
 800849a:	f1a1 0404 	sub.w	r4, r1, #4
 800849e:	bfb8      	it	lt
 80084a0:	18e4      	addlt	r4, r4, r3
 80084a2:	f000 f8df 	bl	8008664 <__malloc_lock>
 80084a6:	4a1e      	ldr	r2, [pc, #120]	; (8008520 <_free_r+0x94>)
 80084a8:	9801      	ldr	r0, [sp, #4]
 80084aa:	6813      	ldr	r3, [r2, #0]
 80084ac:	b933      	cbnz	r3, 80084bc <_free_r+0x30>
 80084ae:	6063      	str	r3, [r4, #4]
 80084b0:	6014      	str	r4, [r2, #0]
 80084b2:	b003      	add	sp, #12
 80084b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084b8:	f000 b8da 	b.w	8008670 <__malloc_unlock>
 80084bc:	42a3      	cmp	r3, r4
 80084be:	d908      	bls.n	80084d2 <_free_r+0x46>
 80084c0:	6825      	ldr	r5, [r4, #0]
 80084c2:	1961      	adds	r1, r4, r5
 80084c4:	428b      	cmp	r3, r1
 80084c6:	bf01      	itttt	eq
 80084c8:	6819      	ldreq	r1, [r3, #0]
 80084ca:	685b      	ldreq	r3, [r3, #4]
 80084cc:	1949      	addeq	r1, r1, r5
 80084ce:	6021      	streq	r1, [r4, #0]
 80084d0:	e7ed      	b.n	80084ae <_free_r+0x22>
 80084d2:	461a      	mov	r2, r3
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	b10b      	cbz	r3, 80084dc <_free_r+0x50>
 80084d8:	42a3      	cmp	r3, r4
 80084da:	d9fa      	bls.n	80084d2 <_free_r+0x46>
 80084dc:	6811      	ldr	r1, [r2, #0]
 80084de:	1855      	adds	r5, r2, r1
 80084e0:	42a5      	cmp	r5, r4
 80084e2:	d10b      	bne.n	80084fc <_free_r+0x70>
 80084e4:	6824      	ldr	r4, [r4, #0]
 80084e6:	4421      	add	r1, r4
 80084e8:	1854      	adds	r4, r2, r1
 80084ea:	42a3      	cmp	r3, r4
 80084ec:	6011      	str	r1, [r2, #0]
 80084ee:	d1e0      	bne.n	80084b2 <_free_r+0x26>
 80084f0:	681c      	ldr	r4, [r3, #0]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	6053      	str	r3, [r2, #4]
 80084f6:	440c      	add	r4, r1
 80084f8:	6014      	str	r4, [r2, #0]
 80084fa:	e7da      	b.n	80084b2 <_free_r+0x26>
 80084fc:	d902      	bls.n	8008504 <_free_r+0x78>
 80084fe:	230c      	movs	r3, #12
 8008500:	6003      	str	r3, [r0, #0]
 8008502:	e7d6      	b.n	80084b2 <_free_r+0x26>
 8008504:	6825      	ldr	r5, [r4, #0]
 8008506:	1961      	adds	r1, r4, r5
 8008508:	428b      	cmp	r3, r1
 800850a:	bf04      	itt	eq
 800850c:	6819      	ldreq	r1, [r3, #0]
 800850e:	685b      	ldreq	r3, [r3, #4]
 8008510:	6063      	str	r3, [r4, #4]
 8008512:	bf04      	itt	eq
 8008514:	1949      	addeq	r1, r1, r5
 8008516:	6021      	streq	r1, [r4, #0]
 8008518:	6054      	str	r4, [r2, #4]
 800851a:	e7ca      	b.n	80084b2 <_free_r+0x26>
 800851c:	b003      	add	sp, #12
 800851e:	bd30      	pop	{r4, r5, pc}
 8008520:	2000ccbc 	.word	0x2000ccbc

08008524 <sbrk_aligned>:
 8008524:	b570      	push	{r4, r5, r6, lr}
 8008526:	4e0e      	ldr	r6, [pc, #56]	; (8008560 <sbrk_aligned+0x3c>)
 8008528:	460c      	mov	r4, r1
 800852a:	6831      	ldr	r1, [r6, #0]
 800852c:	4605      	mov	r5, r0
 800852e:	b911      	cbnz	r1, 8008536 <sbrk_aligned+0x12>
 8008530:	f000 fe2e 	bl	8009190 <_sbrk_r>
 8008534:	6030      	str	r0, [r6, #0]
 8008536:	4621      	mov	r1, r4
 8008538:	4628      	mov	r0, r5
 800853a:	f000 fe29 	bl	8009190 <_sbrk_r>
 800853e:	1c43      	adds	r3, r0, #1
 8008540:	d00a      	beq.n	8008558 <sbrk_aligned+0x34>
 8008542:	1cc4      	adds	r4, r0, #3
 8008544:	f024 0403 	bic.w	r4, r4, #3
 8008548:	42a0      	cmp	r0, r4
 800854a:	d007      	beq.n	800855c <sbrk_aligned+0x38>
 800854c:	1a21      	subs	r1, r4, r0
 800854e:	4628      	mov	r0, r5
 8008550:	f000 fe1e 	bl	8009190 <_sbrk_r>
 8008554:	3001      	adds	r0, #1
 8008556:	d101      	bne.n	800855c <sbrk_aligned+0x38>
 8008558:	f04f 34ff 	mov.w	r4, #4294967295
 800855c:	4620      	mov	r0, r4
 800855e:	bd70      	pop	{r4, r5, r6, pc}
 8008560:	2000ccc0 	.word	0x2000ccc0

08008564 <_malloc_r>:
 8008564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008568:	1ccd      	adds	r5, r1, #3
 800856a:	f025 0503 	bic.w	r5, r5, #3
 800856e:	3508      	adds	r5, #8
 8008570:	2d0c      	cmp	r5, #12
 8008572:	bf38      	it	cc
 8008574:	250c      	movcc	r5, #12
 8008576:	2d00      	cmp	r5, #0
 8008578:	4607      	mov	r7, r0
 800857a:	db01      	blt.n	8008580 <_malloc_r+0x1c>
 800857c:	42a9      	cmp	r1, r5
 800857e:	d905      	bls.n	800858c <_malloc_r+0x28>
 8008580:	230c      	movs	r3, #12
 8008582:	603b      	str	r3, [r7, #0]
 8008584:	2600      	movs	r6, #0
 8008586:	4630      	mov	r0, r6
 8008588:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800858c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008660 <_malloc_r+0xfc>
 8008590:	f000 f868 	bl	8008664 <__malloc_lock>
 8008594:	f8d8 3000 	ldr.w	r3, [r8]
 8008598:	461c      	mov	r4, r3
 800859a:	bb5c      	cbnz	r4, 80085f4 <_malloc_r+0x90>
 800859c:	4629      	mov	r1, r5
 800859e:	4638      	mov	r0, r7
 80085a0:	f7ff ffc0 	bl	8008524 <sbrk_aligned>
 80085a4:	1c43      	adds	r3, r0, #1
 80085a6:	4604      	mov	r4, r0
 80085a8:	d155      	bne.n	8008656 <_malloc_r+0xf2>
 80085aa:	f8d8 4000 	ldr.w	r4, [r8]
 80085ae:	4626      	mov	r6, r4
 80085b0:	2e00      	cmp	r6, #0
 80085b2:	d145      	bne.n	8008640 <_malloc_r+0xdc>
 80085b4:	2c00      	cmp	r4, #0
 80085b6:	d048      	beq.n	800864a <_malloc_r+0xe6>
 80085b8:	6823      	ldr	r3, [r4, #0]
 80085ba:	4631      	mov	r1, r6
 80085bc:	4638      	mov	r0, r7
 80085be:	eb04 0903 	add.w	r9, r4, r3
 80085c2:	f000 fde5 	bl	8009190 <_sbrk_r>
 80085c6:	4581      	cmp	r9, r0
 80085c8:	d13f      	bne.n	800864a <_malloc_r+0xe6>
 80085ca:	6821      	ldr	r1, [r4, #0]
 80085cc:	1a6d      	subs	r5, r5, r1
 80085ce:	4629      	mov	r1, r5
 80085d0:	4638      	mov	r0, r7
 80085d2:	f7ff ffa7 	bl	8008524 <sbrk_aligned>
 80085d6:	3001      	adds	r0, #1
 80085d8:	d037      	beq.n	800864a <_malloc_r+0xe6>
 80085da:	6823      	ldr	r3, [r4, #0]
 80085dc:	442b      	add	r3, r5
 80085de:	6023      	str	r3, [r4, #0]
 80085e0:	f8d8 3000 	ldr.w	r3, [r8]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d038      	beq.n	800865a <_malloc_r+0xf6>
 80085e8:	685a      	ldr	r2, [r3, #4]
 80085ea:	42a2      	cmp	r2, r4
 80085ec:	d12b      	bne.n	8008646 <_malloc_r+0xe2>
 80085ee:	2200      	movs	r2, #0
 80085f0:	605a      	str	r2, [r3, #4]
 80085f2:	e00f      	b.n	8008614 <_malloc_r+0xb0>
 80085f4:	6822      	ldr	r2, [r4, #0]
 80085f6:	1b52      	subs	r2, r2, r5
 80085f8:	d41f      	bmi.n	800863a <_malloc_r+0xd6>
 80085fa:	2a0b      	cmp	r2, #11
 80085fc:	d917      	bls.n	800862e <_malloc_r+0xca>
 80085fe:	1961      	adds	r1, r4, r5
 8008600:	42a3      	cmp	r3, r4
 8008602:	6025      	str	r5, [r4, #0]
 8008604:	bf18      	it	ne
 8008606:	6059      	strne	r1, [r3, #4]
 8008608:	6863      	ldr	r3, [r4, #4]
 800860a:	bf08      	it	eq
 800860c:	f8c8 1000 	streq.w	r1, [r8]
 8008610:	5162      	str	r2, [r4, r5]
 8008612:	604b      	str	r3, [r1, #4]
 8008614:	4638      	mov	r0, r7
 8008616:	f104 060b 	add.w	r6, r4, #11
 800861a:	f000 f829 	bl	8008670 <__malloc_unlock>
 800861e:	f026 0607 	bic.w	r6, r6, #7
 8008622:	1d23      	adds	r3, r4, #4
 8008624:	1af2      	subs	r2, r6, r3
 8008626:	d0ae      	beq.n	8008586 <_malloc_r+0x22>
 8008628:	1b9b      	subs	r3, r3, r6
 800862a:	50a3      	str	r3, [r4, r2]
 800862c:	e7ab      	b.n	8008586 <_malloc_r+0x22>
 800862e:	42a3      	cmp	r3, r4
 8008630:	6862      	ldr	r2, [r4, #4]
 8008632:	d1dd      	bne.n	80085f0 <_malloc_r+0x8c>
 8008634:	f8c8 2000 	str.w	r2, [r8]
 8008638:	e7ec      	b.n	8008614 <_malloc_r+0xb0>
 800863a:	4623      	mov	r3, r4
 800863c:	6864      	ldr	r4, [r4, #4]
 800863e:	e7ac      	b.n	800859a <_malloc_r+0x36>
 8008640:	4634      	mov	r4, r6
 8008642:	6876      	ldr	r6, [r6, #4]
 8008644:	e7b4      	b.n	80085b0 <_malloc_r+0x4c>
 8008646:	4613      	mov	r3, r2
 8008648:	e7cc      	b.n	80085e4 <_malloc_r+0x80>
 800864a:	230c      	movs	r3, #12
 800864c:	603b      	str	r3, [r7, #0]
 800864e:	4638      	mov	r0, r7
 8008650:	f000 f80e 	bl	8008670 <__malloc_unlock>
 8008654:	e797      	b.n	8008586 <_malloc_r+0x22>
 8008656:	6025      	str	r5, [r4, #0]
 8008658:	e7dc      	b.n	8008614 <_malloc_r+0xb0>
 800865a:	605b      	str	r3, [r3, #4]
 800865c:	deff      	udf	#255	; 0xff
 800865e:	bf00      	nop
 8008660:	2000ccbc 	.word	0x2000ccbc

08008664 <__malloc_lock>:
 8008664:	4801      	ldr	r0, [pc, #4]	; (800866c <__malloc_lock+0x8>)
 8008666:	f7ff bf00 	b.w	800846a <__retarget_lock_acquire_recursive>
 800866a:	bf00      	nop
 800866c:	2000ccb8 	.word	0x2000ccb8

08008670 <__malloc_unlock>:
 8008670:	4801      	ldr	r0, [pc, #4]	; (8008678 <__malloc_unlock+0x8>)
 8008672:	f7ff befb 	b.w	800846c <__retarget_lock_release_recursive>
 8008676:	bf00      	nop
 8008678:	2000ccb8 	.word	0x2000ccb8

0800867c <__ssputs_r>:
 800867c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008680:	688e      	ldr	r6, [r1, #8]
 8008682:	461f      	mov	r7, r3
 8008684:	42be      	cmp	r6, r7
 8008686:	680b      	ldr	r3, [r1, #0]
 8008688:	4682      	mov	sl, r0
 800868a:	460c      	mov	r4, r1
 800868c:	4690      	mov	r8, r2
 800868e:	d82c      	bhi.n	80086ea <__ssputs_r+0x6e>
 8008690:	898a      	ldrh	r2, [r1, #12]
 8008692:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008696:	d026      	beq.n	80086e6 <__ssputs_r+0x6a>
 8008698:	6965      	ldr	r5, [r4, #20]
 800869a:	6909      	ldr	r1, [r1, #16]
 800869c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086a0:	eba3 0901 	sub.w	r9, r3, r1
 80086a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80086a8:	1c7b      	adds	r3, r7, #1
 80086aa:	444b      	add	r3, r9
 80086ac:	106d      	asrs	r5, r5, #1
 80086ae:	429d      	cmp	r5, r3
 80086b0:	bf38      	it	cc
 80086b2:	461d      	movcc	r5, r3
 80086b4:	0553      	lsls	r3, r2, #21
 80086b6:	d527      	bpl.n	8008708 <__ssputs_r+0x8c>
 80086b8:	4629      	mov	r1, r5
 80086ba:	f7ff ff53 	bl	8008564 <_malloc_r>
 80086be:	4606      	mov	r6, r0
 80086c0:	b360      	cbz	r0, 800871c <__ssputs_r+0xa0>
 80086c2:	6921      	ldr	r1, [r4, #16]
 80086c4:	464a      	mov	r2, r9
 80086c6:	f7ff fed2 	bl	800846e <memcpy>
 80086ca:	89a3      	ldrh	r3, [r4, #12]
 80086cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80086d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086d4:	81a3      	strh	r3, [r4, #12]
 80086d6:	6126      	str	r6, [r4, #16]
 80086d8:	6165      	str	r5, [r4, #20]
 80086da:	444e      	add	r6, r9
 80086dc:	eba5 0509 	sub.w	r5, r5, r9
 80086e0:	6026      	str	r6, [r4, #0]
 80086e2:	60a5      	str	r5, [r4, #8]
 80086e4:	463e      	mov	r6, r7
 80086e6:	42be      	cmp	r6, r7
 80086e8:	d900      	bls.n	80086ec <__ssputs_r+0x70>
 80086ea:	463e      	mov	r6, r7
 80086ec:	6820      	ldr	r0, [r4, #0]
 80086ee:	4632      	mov	r2, r6
 80086f0:	4641      	mov	r1, r8
 80086f2:	f000 fd33 	bl	800915c <memmove>
 80086f6:	68a3      	ldr	r3, [r4, #8]
 80086f8:	1b9b      	subs	r3, r3, r6
 80086fa:	60a3      	str	r3, [r4, #8]
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	4433      	add	r3, r6
 8008700:	6023      	str	r3, [r4, #0]
 8008702:	2000      	movs	r0, #0
 8008704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008708:	462a      	mov	r2, r5
 800870a:	f000 fd51 	bl	80091b0 <_realloc_r>
 800870e:	4606      	mov	r6, r0
 8008710:	2800      	cmp	r0, #0
 8008712:	d1e0      	bne.n	80086d6 <__ssputs_r+0x5a>
 8008714:	6921      	ldr	r1, [r4, #16]
 8008716:	4650      	mov	r0, sl
 8008718:	f7ff feb8 	bl	800848c <_free_r>
 800871c:	230c      	movs	r3, #12
 800871e:	f8ca 3000 	str.w	r3, [sl]
 8008722:	89a3      	ldrh	r3, [r4, #12]
 8008724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008728:	81a3      	strh	r3, [r4, #12]
 800872a:	f04f 30ff 	mov.w	r0, #4294967295
 800872e:	e7e9      	b.n	8008704 <__ssputs_r+0x88>

08008730 <_svfiprintf_r>:
 8008730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008734:	4698      	mov	r8, r3
 8008736:	898b      	ldrh	r3, [r1, #12]
 8008738:	061b      	lsls	r3, r3, #24
 800873a:	b09d      	sub	sp, #116	; 0x74
 800873c:	4607      	mov	r7, r0
 800873e:	460d      	mov	r5, r1
 8008740:	4614      	mov	r4, r2
 8008742:	d50e      	bpl.n	8008762 <_svfiprintf_r+0x32>
 8008744:	690b      	ldr	r3, [r1, #16]
 8008746:	b963      	cbnz	r3, 8008762 <_svfiprintf_r+0x32>
 8008748:	2140      	movs	r1, #64	; 0x40
 800874a:	f7ff ff0b 	bl	8008564 <_malloc_r>
 800874e:	6028      	str	r0, [r5, #0]
 8008750:	6128      	str	r0, [r5, #16]
 8008752:	b920      	cbnz	r0, 800875e <_svfiprintf_r+0x2e>
 8008754:	230c      	movs	r3, #12
 8008756:	603b      	str	r3, [r7, #0]
 8008758:	f04f 30ff 	mov.w	r0, #4294967295
 800875c:	e0d0      	b.n	8008900 <_svfiprintf_r+0x1d0>
 800875e:	2340      	movs	r3, #64	; 0x40
 8008760:	616b      	str	r3, [r5, #20]
 8008762:	2300      	movs	r3, #0
 8008764:	9309      	str	r3, [sp, #36]	; 0x24
 8008766:	2320      	movs	r3, #32
 8008768:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800876c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008770:	2330      	movs	r3, #48	; 0x30
 8008772:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008918 <_svfiprintf_r+0x1e8>
 8008776:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800877a:	f04f 0901 	mov.w	r9, #1
 800877e:	4623      	mov	r3, r4
 8008780:	469a      	mov	sl, r3
 8008782:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008786:	b10a      	cbz	r2, 800878c <_svfiprintf_r+0x5c>
 8008788:	2a25      	cmp	r2, #37	; 0x25
 800878a:	d1f9      	bne.n	8008780 <_svfiprintf_r+0x50>
 800878c:	ebba 0b04 	subs.w	fp, sl, r4
 8008790:	d00b      	beq.n	80087aa <_svfiprintf_r+0x7a>
 8008792:	465b      	mov	r3, fp
 8008794:	4622      	mov	r2, r4
 8008796:	4629      	mov	r1, r5
 8008798:	4638      	mov	r0, r7
 800879a:	f7ff ff6f 	bl	800867c <__ssputs_r>
 800879e:	3001      	adds	r0, #1
 80087a0:	f000 80a9 	beq.w	80088f6 <_svfiprintf_r+0x1c6>
 80087a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087a6:	445a      	add	r2, fp
 80087a8:	9209      	str	r2, [sp, #36]	; 0x24
 80087aa:	f89a 3000 	ldrb.w	r3, [sl]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	f000 80a1 	beq.w	80088f6 <_svfiprintf_r+0x1c6>
 80087b4:	2300      	movs	r3, #0
 80087b6:	f04f 32ff 	mov.w	r2, #4294967295
 80087ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087be:	f10a 0a01 	add.w	sl, sl, #1
 80087c2:	9304      	str	r3, [sp, #16]
 80087c4:	9307      	str	r3, [sp, #28]
 80087c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087ca:	931a      	str	r3, [sp, #104]	; 0x68
 80087cc:	4654      	mov	r4, sl
 80087ce:	2205      	movs	r2, #5
 80087d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087d4:	4850      	ldr	r0, [pc, #320]	; (8008918 <_svfiprintf_r+0x1e8>)
 80087d6:	f7f7 fd13 	bl	8000200 <memchr>
 80087da:	9a04      	ldr	r2, [sp, #16]
 80087dc:	b9d8      	cbnz	r0, 8008816 <_svfiprintf_r+0xe6>
 80087de:	06d0      	lsls	r0, r2, #27
 80087e0:	bf44      	itt	mi
 80087e2:	2320      	movmi	r3, #32
 80087e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087e8:	0711      	lsls	r1, r2, #28
 80087ea:	bf44      	itt	mi
 80087ec:	232b      	movmi	r3, #43	; 0x2b
 80087ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087f2:	f89a 3000 	ldrb.w	r3, [sl]
 80087f6:	2b2a      	cmp	r3, #42	; 0x2a
 80087f8:	d015      	beq.n	8008826 <_svfiprintf_r+0xf6>
 80087fa:	9a07      	ldr	r2, [sp, #28]
 80087fc:	4654      	mov	r4, sl
 80087fe:	2000      	movs	r0, #0
 8008800:	f04f 0c0a 	mov.w	ip, #10
 8008804:	4621      	mov	r1, r4
 8008806:	f811 3b01 	ldrb.w	r3, [r1], #1
 800880a:	3b30      	subs	r3, #48	; 0x30
 800880c:	2b09      	cmp	r3, #9
 800880e:	d94d      	bls.n	80088ac <_svfiprintf_r+0x17c>
 8008810:	b1b0      	cbz	r0, 8008840 <_svfiprintf_r+0x110>
 8008812:	9207      	str	r2, [sp, #28]
 8008814:	e014      	b.n	8008840 <_svfiprintf_r+0x110>
 8008816:	eba0 0308 	sub.w	r3, r0, r8
 800881a:	fa09 f303 	lsl.w	r3, r9, r3
 800881e:	4313      	orrs	r3, r2
 8008820:	9304      	str	r3, [sp, #16]
 8008822:	46a2      	mov	sl, r4
 8008824:	e7d2      	b.n	80087cc <_svfiprintf_r+0x9c>
 8008826:	9b03      	ldr	r3, [sp, #12]
 8008828:	1d19      	adds	r1, r3, #4
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	9103      	str	r1, [sp, #12]
 800882e:	2b00      	cmp	r3, #0
 8008830:	bfbb      	ittet	lt
 8008832:	425b      	neglt	r3, r3
 8008834:	f042 0202 	orrlt.w	r2, r2, #2
 8008838:	9307      	strge	r3, [sp, #28]
 800883a:	9307      	strlt	r3, [sp, #28]
 800883c:	bfb8      	it	lt
 800883e:	9204      	strlt	r2, [sp, #16]
 8008840:	7823      	ldrb	r3, [r4, #0]
 8008842:	2b2e      	cmp	r3, #46	; 0x2e
 8008844:	d10c      	bne.n	8008860 <_svfiprintf_r+0x130>
 8008846:	7863      	ldrb	r3, [r4, #1]
 8008848:	2b2a      	cmp	r3, #42	; 0x2a
 800884a:	d134      	bne.n	80088b6 <_svfiprintf_r+0x186>
 800884c:	9b03      	ldr	r3, [sp, #12]
 800884e:	1d1a      	adds	r2, r3, #4
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	9203      	str	r2, [sp, #12]
 8008854:	2b00      	cmp	r3, #0
 8008856:	bfb8      	it	lt
 8008858:	f04f 33ff 	movlt.w	r3, #4294967295
 800885c:	3402      	adds	r4, #2
 800885e:	9305      	str	r3, [sp, #20]
 8008860:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008928 <_svfiprintf_r+0x1f8>
 8008864:	7821      	ldrb	r1, [r4, #0]
 8008866:	2203      	movs	r2, #3
 8008868:	4650      	mov	r0, sl
 800886a:	f7f7 fcc9 	bl	8000200 <memchr>
 800886e:	b138      	cbz	r0, 8008880 <_svfiprintf_r+0x150>
 8008870:	9b04      	ldr	r3, [sp, #16]
 8008872:	eba0 000a 	sub.w	r0, r0, sl
 8008876:	2240      	movs	r2, #64	; 0x40
 8008878:	4082      	lsls	r2, r0
 800887a:	4313      	orrs	r3, r2
 800887c:	3401      	adds	r4, #1
 800887e:	9304      	str	r3, [sp, #16]
 8008880:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008884:	4825      	ldr	r0, [pc, #148]	; (800891c <_svfiprintf_r+0x1ec>)
 8008886:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800888a:	2206      	movs	r2, #6
 800888c:	f7f7 fcb8 	bl	8000200 <memchr>
 8008890:	2800      	cmp	r0, #0
 8008892:	d038      	beq.n	8008906 <_svfiprintf_r+0x1d6>
 8008894:	4b22      	ldr	r3, [pc, #136]	; (8008920 <_svfiprintf_r+0x1f0>)
 8008896:	bb1b      	cbnz	r3, 80088e0 <_svfiprintf_r+0x1b0>
 8008898:	9b03      	ldr	r3, [sp, #12]
 800889a:	3307      	adds	r3, #7
 800889c:	f023 0307 	bic.w	r3, r3, #7
 80088a0:	3308      	adds	r3, #8
 80088a2:	9303      	str	r3, [sp, #12]
 80088a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088a6:	4433      	add	r3, r6
 80088a8:	9309      	str	r3, [sp, #36]	; 0x24
 80088aa:	e768      	b.n	800877e <_svfiprintf_r+0x4e>
 80088ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80088b0:	460c      	mov	r4, r1
 80088b2:	2001      	movs	r0, #1
 80088b4:	e7a6      	b.n	8008804 <_svfiprintf_r+0xd4>
 80088b6:	2300      	movs	r3, #0
 80088b8:	3401      	adds	r4, #1
 80088ba:	9305      	str	r3, [sp, #20]
 80088bc:	4619      	mov	r1, r3
 80088be:	f04f 0c0a 	mov.w	ip, #10
 80088c2:	4620      	mov	r0, r4
 80088c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088c8:	3a30      	subs	r2, #48	; 0x30
 80088ca:	2a09      	cmp	r2, #9
 80088cc:	d903      	bls.n	80088d6 <_svfiprintf_r+0x1a6>
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d0c6      	beq.n	8008860 <_svfiprintf_r+0x130>
 80088d2:	9105      	str	r1, [sp, #20]
 80088d4:	e7c4      	b.n	8008860 <_svfiprintf_r+0x130>
 80088d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80088da:	4604      	mov	r4, r0
 80088dc:	2301      	movs	r3, #1
 80088de:	e7f0      	b.n	80088c2 <_svfiprintf_r+0x192>
 80088e0:	ab03      	add	r3, sp, #12
 80088e2:	9300      	str	r3, [sp, #0]
 80088e4:	462a      	mov	r2, r5
 80088e6:	4b0f      	ldr	r3, [pc, #60]	; (8008924 <_svfiprintf_r+0x1f4>)
 80088e8:	a904      	add	r1, sp, #16
 80088ea:	4638      	mov	r0, r7
 80088ec:	f3af 8000 	nop.w
 80088f0:	1c42      	adds	r2, r0, #1
 80088f2:	4606      	mov	r6, r0
 80088f4:	d1d6      	bne.n	80088a4 <_svfiprintf_r+0x174>
 80088f6:	89ab      	ldrh	r3, [r5, #12]
 80088f8:	065b      	lsls	r3, r3, #25
 80088fa:	f53f af2d 	bmi.w	8008758 <_svfiprintf_r+0x28>
 80088fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008900:	b01d      	add	sp, #116	; 0x74
 8008902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008906:	ab03      	add	r3, sp, #12
 8008908:	9300      	str	r3, [sp, #0]
 800890a:	462a      	mov	r2, r5
 800890c:	4b05      	ldr	r3, [pc, #20]	; (8008924 <_svfiprintf_r+0x1f4>)
 800890e:	a904      	add	r1, sp, #16
 8008910:	4638      	mov	r0, r7
 8008912:	f000 f9bd 	bl	8008c90 <_printf_i>
 8008916:	e7eb      	b.n	80088f0 <_svfiprintf_r+0x1c0>
 8008918:	08009a0c 	.word	0x08009a0c
 800891c:	08009a16 	.word	0x08009a16
 8008920:	00000000 	.word	0x00000000
 8008924:	0800867d 	.word	0x0800867d
 8008928:	08009a12 	.word	0x08009a12

0800892c <__sfputc_r>:
 800892c:	6893      	ldr	r3, [r2, #8]
 800892e:	3b01      	subs	r3, #1
 8008930:	2b00      	cmp	r3, #0
 8008932:	b410      	push	{r4}
 8008934:	6093      	str	r3, [r2, #8]
 8008936:	da08      	bge.n	800894a <__sfputc_r+0x1e>
 8008938:	6994      	ldr	r4, [r2, #24]
 800893a:	42a3      	cmp	r3, r4
 800893c:	db01      	blt.n	8008942 <__sfputc_r+0x16>
 800893e:	290a      	cmp	r1, #10
 8008940:	d103      	bne.n	800894a <__sfputc_r+0x1e>
 8008942:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008946:	f000 bb73 	b.w	8009030 <__swbuf_r>
 800894a:	6813      	ldr	r3, [r2, #0]
 800894c:	1c58      	adds	r0, r3, #1
 800894e:	6010      	str	r0, [r2, #0]
 8008950:	7019      	strb	r1, [r3, #0]
 8008952:	4608      	mov	r0, r1
 8008954:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008958:	4770      	bx	lr

0800895a <__sfputs_r>:
 800895a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800895c:	4606      	mov	r6, r0
 800895e:	460f      	mov	r7, r1
 8008960:	4614      	mov	r4, r2
 8008962:	18d5      	adds	r5, r2, r3
 8008964:	42ac      	cmp	r4, r5
 8008966:	d101      	bne.n	800896c <__sfputs_r+0x12>
 8008968:	2000      	movs	r0, #0
 800896a:	e007      	b.n	800897c <__sfputs_r+0x22>
 800896c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008970:	463a      	mov	r2, r7
 8008972:	4630      	mov	r0, r6
 8008974:	f7ff ffda 	bl	800892c <__sfputc_r>
 8008978:	1c43      	adds	r3, r0, #1
 800897a:	d1f3      	bne.n	8008964 <__sfputs_r+0xa>
 800897c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008980 <_vfiprintf_r>:
 8008980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008984:	460d      	mov	r5, r1
 8008986:	b09d      	sub	sp, #116	; 0x74
 8008988:	4614      	mov	r4, r2
 800898a:	4698      	mov	r8, r3
 800898c:	4606      	mov	r6, r0
 800898e:	b118      	cbz	r0, 8008998 <_vfiprintf_r+0x18>
 8008990:	6a03      	ldr	r3, [r0, #32]
 8008992:	b90b      	cbnz	r3, 8008998 <_vfiprintf_r+0x18>
 8008994:	f7ff fc4a 	bl	800822c <__sinit>
 8008998:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800899a:	07d9      	lsls	r1, r3, #31
 800899c:	d405      	bmi.n	80089aa <_vfiprintf_r+0x2a>
 800899e:	89ab      	ldrh	r3, [r5, #12]
 80089a0:	059a      	lsls	r2, r3, #22
 80089a2:	d402      	bmi.n	80089aa <_vfiprintf_r+0x2a>
 80089a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089a6:	f7ff fd60 	bl	800846a <__retarget_lock_acquire_recursive>
 80089aa:	89ab      	ldrh	r3, [r5, #12]
 80089ac:	071b      	lsls	r3, r3, #28
 80089ae:	d501      	bpl.n	80089b4 <_vfiprintf_r+0x34>
 80089b0:	692b      	ldr	r3, [r5, #16]
 80089b2:	b99b      	cbnz	r3, 80089dc <_vfiprintf_r+0x5c>
 80089b4:	4629      	mov	r1, r5
 80089b6:	4630      	mov	r0, r6
 80089b8:	f000 fb78 	bl	80090ac <__swsetup_r>
 80089bc:	b170      	cbz	r0, 80089dc <_vfiprintf_r+0x5c>
 80089be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089c0:	07dc      	lsls	r4, r3, #31
 80089c2:	d504      	bpl.n	80089ce <_vfiprintf_r+0x4e>
 80089c4:	f04f 30ff 	mov.w	r0, #4294967295
 80089c8:	b01d      	add	sp, #116	; 0x74
 80089ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ce:	89ab      	ldrh	r3, [r5, #12]
 80089d0:	0598      	lsls	r0, r3, #22
 80089d2:	d4f7      	bmi.n	80089c4 <_vfiprintf_r+0x44>
 80089d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089d6:	f7ff fd49 	bl	800846c <__retarget_lock_release_recursive>
 80089da:	e7f3      	b.n	80089c4 <_vfiprintf_r+0x44>
 80089dc:	2300      	movs	r3, #0
 80089de:	9309      	str	r3, [sp, #36]	; 0x24
 80089e0:	2320      	movs	r3, #32
 80089e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80089ea:	2330      	movs	r3, #48	; 0x30
 80089ec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008ba0 <_vfiprintf_r+0x220>
 80089f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089f4:	f04f 0901 	mov.w	r9, #1
 80089f8:	4623      	mov	r3, r4
 80089fa:	469a      	mov	sl, r3
 80089fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a00:	b10a      	cbz	r2, 8008a06 <_vfiprintf_r+0x86>
 8008a02:	2a25      	cmp	r2, #37	; 0x25
 8008a04:	d1f9      	bne.n	80089fa <_vfiprintf_r+0x7a>
 8008a06:	ebba 0b04 	subs.w	fp, sl, r4
 8008a0a:	d00b      	beq.n	8008a24 <_vfiprintf_r+0xa4>
 8008a0c:	465b      	mov	r3, fp
 8008a0e:	4622      	mov	r2, r4
 8008a10:	4629      	mov	r1, r5
 8008a12:	4630      	mov	r0, r6
 8008a14:	f7ff ffa1 	bl	800895a <__sfputs_r>
 8008a18:	3001      	adds	r0, #1
 8008a1a:	f000 80a9 	beq.w	8008b70 <_vfiprintf_r+0x1f0>
 8008a1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a20:	445a      	add	r2, fp
 8008a22:	9209      	str	r2, [sp, #36]	; 0x24
 8008a24:	f89a 3000 	ldrb.w	r3, [sl]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	f000 80a1 	beq.w	8008b70 <_vfiprintf_r+0x1f0>
 8008a2e:	2300      	movs	r3, #0
 8008a30:	f04f 32ff 	mov.w	r2, #4294967295
 8008a34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a38:	f10a 0a01 	add.w	sl, sl, #1
 8008a3c:	9304      	str	r3, [sp, #16]
 8008a3e:	9307      	str	r3, [sp, #28]
 8008a40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a44:	931a      	str	r3, [sp, #104]	; 0x68
 8008a46:	4654      	mov	r4, sl
 8008a48:	2205      	movs	r2, #5
 8008a4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a4e:	4854      	ldr	r0, [pc, #336]	; (8008ba0 <_vfiprintf_r+0x220>)
 8008a50:	f7f7 fbd6 	bl	8000200 <memchr>
 8008a54:	9a04      	ldr	r2, [sp, #16]
 8008a56:	b9d8      	cbnz	r0, 8008a90 <_vfiprintf_r+0x110>
 8008a58:	06d1      	lsls	r1, r2, #27
 8008a5a:	bf44      	itt	mi
 8008a5c:	2320      	movmi	r3, #32
 8008a5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a62:	0713      	lsls	r3, r2, #28
 8008a64:	bf44      	itt	mi
 8008a66:	232b      	movmi	r3, #43	; 0x2b
 8008a68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a70:	2b2a      	cmp	r3, #42	; 0x2a
 8008a72:	d015      	beq.n	8008aa0 <_vfiprintf_r+0x120>
 8008a74:	9a07      	ldr	r2, [sp, #28]
 8008a76:	4654      	mov	r4, sl
 8008a78:	2000      	movs	r0, #0
 8008a7a:	f04f 0c0a 	mov.w	ip, #10
 8008a7e:	4621      	mov	r1, r4
 8008a80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a84:	3b30      	subs	r3, #48	; 0x30
 8008a86:	2b09      	cmp	r3, #9
 8008a88:	d94d      	bls.n	8008b26 <_vfiprintf_r+0x1a6>
 8008a8a:	b1b0      	cbz	r0, 8008aba <_vfiprintf_r+0x13a>
 8008a8c:	9207      	str	r2, [sp, #28]
 8008a8e:	e014      	b.n	8008aba <_vfiprintf_r+0x13a>
 8008a90:	eba0 0308 	sub.w	r3, r0, r8
 8008a94:	fa09 f303 	lsl.w	r3, r9, r3
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	9304      	str	r3, [sp, #16]
 8008a9c:	46a2      	mov	sl, r4
 8008a9e:	e7d2      	b.n	8008a46 <_vfiprintf_r+0xc6>
 8008aa0:	9b03      	ldr	r3, [sp, #12]
 8008aa2:	1d19      	adds	r1, r3, #4
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	9103      	str	r1, [sp, #12]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	bfbb      	ittet	lt
 8008aac:	425b      	neglt	r3, r3
 8008aae:	f042 0202 	orrlt.w	r2, r2, #2
 8008ab2:	9307      	strge	r3, [sp, #28]
 8008ab4:	9307      	strlt	r3, [sp, #28]
 8008ab6:	bfb8      	it	lt
 8008ab8:	9204      	strlt	r2, [sp, #16]
 8008aba:	7823      	ldrb	r3, [r4, #0]
 8008abc:	2b2e      	cmp	r3, #46	; 0x2e
 8008abe:	d10c      	bne.n	8008ada <_vfiprintf_r+0x15a>
 8008ac0:	7863      	ldrb	r3, [r4, #1]
 8008ac2:	2b2a      	cmp	r3, #42	; 0x2a
 8008ac4:	d134      	bne.n	8008b30 <_vfiprintf_r+0x1b0>
 8008ac6:	9b03      	ldr	r3, [sp, #12]
 8008ac8:	1d1a      	adds	r2, r3, #4
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	9203      	str	r2, [sp, #12]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	bfb8      	it	lt
 8008ad2:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ad6:	3402      	adds	r4, #2
 8008ad8:	9305      	str	r3, [sp, #20]
 8008ada:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008bb0 <_vfiprintf_r+0x230>
 8008ade:	7821      	ldrb	r1, [r4, #0]
 8008ae0:	2203      	movs	r2, #3
 8008ae2:	4650      	mov	r0, sl
 8008ae4:	f7f7 fb8c 	bl	8000200 <memchr>
 8008ae8:	b138      	cbz	r0, 8008afa <_vfiprintf_r+0x17a>
 8008aea:	9b04      	ldr	r3, [sp, #16]
 8008aec:	eba0 000a 	sub.w	r0, r0, sl
 8008af0:	2240      	movs	r2, #64	; 0x40
 8008af2:	4082      	lsls	r2, r0
 8008af4:	4313      	orrs	r3, r2
 8008af6:	3401      	adds	r4, #1
 8008af8:	9304      	str	r3, [sp, #16]
 8008afa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008afe:	4829      	ldr	r0, [pc, #164]	; (8008ba4 <_vfiprintf_r+0x224>)
 8008b00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b04:	2206      	movs	r2, #6
 8008b06:	f7f7 fb7b 	bl	8000200 <memchr>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	d03f      	beq.n	8008b8e <_vfiprintf_r+0x20e>
 8008b0e:	4b26      	ldr	r3, [pc, #152]	; (8008ba8 <_vfiprintf_r+0x228>)
 8008b10:	bb1b      	cbnz	r3, 8008b5a <_vfiprintf_r+0x1da>
 8008b12:	9b03      	ldr	r3, [sp, #12]
 8008b14:	3307      	adds	r3, #7
 8008b16:	f023 0307 	bic.w	r3, r3, #7
 8008b1a:	3308      	adds	r3, #8
 8008b1c:	9303      	str	r3, [sp, #12]
 8008b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b20:	443b      	add	r3, r7
 8008b22:	9309      	str	r3, [sp, #36]	; 0x24
 8008b24:	e768      	b.n	80089f8 <_vfiprintf_r+0x78>
 8008b26:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b2a:	460c      	mov	r4, r1
 8008b2c:	2001      	movs	r0, #1
 8008b2e:	e7a6      	b.n	8008a7e <_vfiprintf_r+0xfe>
 8008b30:	2300      	movs	r3, #0
 8008b32:	3401      	adds	r4, #1
 8008b34:	9305      	str	r3, [sp, #20]
 8008b36:	4619      	mov	r1, r3
 8008b38:	f04f 0c0a 	mov.w	ip, #10
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b42:	3a30      	subs	r2, #48	; 0x30
 8008b44:	2a09      	cmp	r2, #9
 8008b46:	d903      	bls.n	8008b50 <_vfiprintf_r+0x1d0>
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d0c6      	beq.n	8008ada <_vfiprintf_r+0x15a>
 8008b4c:	9105      	str	r1, [sp, #20]
 8008b4e:	e7c4      	b.n	8008ada <_vfiprintf_r+0x15a>
 8008b50:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b54:	4604      	mov	r4, r0
 8008b56:	2301      	movs	r3, #1
 8008b58:	e7f0      	b.n	8008b3c <_vfiprintf_r+0x1bc>
 8008b5a:	ab03      	add	r3, sp, #12
 8008b5c:	9300      	str	r3, [sp, #0]
 8008b5e:	462a      	mov	r2, r5
 8008b60:	4b12      	ldr	r3, [pc, #72]	; (8008bac <_vfiprintf_r+0x22c>)
 8008b62:	a904      	add	r1, sp, #16
 8008b64:	4630      	mov	r0, r6
 8008b66:	f3af 8000 	nop.w
 8008b6a:	4607      	mov	r7, r0
 8008b6c:	1c78      	adds	r0, r7, #1
 8008b6e:	d1d6      	bne.n	8008b1e <_vfiprintf_r+0x19e>
 8008b70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b72:	07d9      	lsls	r1, r3, #31
 8008b74:	d405      	bmi.n	8008b82 <_vfiprintf_r+0x202>
 8008b76:	89ab      	ldrh	r3, [r5, #12]
 8008b78:	059a      	lsls	r2, r3, #22
 8008b7a:	d402      	bmi.n	8008b82 <_vfiprintf_r+0x202>
 8008b7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b7e:	f7ff fc75 	bl	800846c <__retarget_lock_release_recursive>
 8008b82:	89ab      	ldrh	r3, [r5, #12]
 8008b84:	065b      	lsls	r3, r3, #25
 8008b86:	f53f af1d 	bmi.w	80089c4 <_vfiprintf_r+0x44>
 8008b8a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b8c:	e71c      	b.n	80089c8 <_vfiprintf_r+0x48>
 8008b8e:	ab03      	add	r3, sp, #12
 8008b90:	9300      	str	r3, [sp, #0]
 8008b92:	462a      	mov	r2, r5
 8008b94:	4b05      	ldr	r3, [pc, #20]	; (8008bac <_vfiprintf_r+0x22c>)
 8008b96:	a904      	add	r1, sp, #16
 8008b98:	4630      	mov	r0, r6
 8008b9a:	f000 f879 	bl	8008c90 <_printf_i>
 8008b9e:	e7e4      	b.n	8008b6a <_vfiprintf_r+0x1ea>
 8008ba0:	08009a0c 	.word	0x08009a0c
 8008ba4:	08009a16 	.word	0x08009a16
 8008ba8:	00000000 	.word	0x00000000
 8008bac:	0800895b 	.word	0x0800895b
 8008bb0:	08009a12 	.word	0x08009a12

08008bb4 <_printf_common>:
 8008bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb8:	4616      	mov	r6, r2
 8008bba:	4699      	mov	r9, r3
 8008bbc:	688a      	ldr	r2, [r1, #8]
 8008bbe:	690b      	ldr	r3, [r1, #16]
 8008bc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	bfb8      	it	lt
 8008bc8:	4613      	movlt	r3, r2
 8008bca:	6033      	str	r3, [r6, #0]
 8008bcc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008bd0:	4607      	mov	r7, r0
 8008bd2:	460c      	mov	r4, r1
 8008bd4:	b10a      	cbz	r2, 8008bda <_printf_common+0x26>
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	6033      	str	r3, [r6, #0]
 8008bda:	6823      	ldr	r3, [r4, #0]
 8008bdc:	0699      	lsls	r1, r3, #26
 8008bde:	bf42      	ittt	mi
 8008be0:	6833      	ldrmi	r3, [r6, #0]
 8008be2:	3302      	addmi	r3, #2
 8008be4:	6033      	strmi	r3, [r6, #0]
 8008be6:	6825      	ldr	r5, [r4, #0]
 8008be8:	f015 0506 	ands.w	r5, r5, #6
 8008bec:	d106      	bne.n	8008bfc <_printf_common+0x48>
 8008bee:	f104 0a19 	add.w	sl, r4, #25
 8008bf2:	68e3      	ldr	r3, [r4, #12]
 8008bf4:	6832      	ldr	r2, [r6, #0]
 8008bf6:	1a9b      	subs	r3, r3, r2
 8008bf8:	42ab      	cmp	r3, r5
 8008bfa:	dc26      	bgt.n	8008c4a <_printf_common+0x96>
 8008bfc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008c00:	1e13      	subs	r3, r2, #0
 8008c02:	6822      	ldr	r2, [r4, #0]
 8008c04:	bf18      	it	ne
 8008c06:	2301      	movne	r3, #1
 8008c08:	0692      	lsls	r2, r2, #26
 8008c0a:	d42b      	bmi.n	8008c64 <_printf_common+0xb0>
 8008c0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c10:	4649      	mov	r1, r9
 8008c12:	4638      	mov	r0, r7
 8008c14:	47c0      	blx	r8
 8008c16:	3001      	adds	r0, #1
 8008c18:	d01e      	beq.n	8008c58 <_printf_common+0xa4>
 8008c1a:	6823      	ldr	r3, [r4, #0]
 8008c1c:	6922      	ldr	r2, [r4, #16]
 8008c1e:	f003 0306 	and.w	r3, r3, #6
 8008c22:	2b04      	cmp	r3, #4
 8008c24:	bf02      	ittt	eq
 8008c26:	68e5      	ldreq	r5, [r4, #12]
 8008c28:	6833      	ldreq	r3, [r6, #0]
 8008c2a:	1aed      	subeq	r5, r5, r3
 8008c2c:	68a3      	ldr	r3, [r4, #8]
 8008c2e:	bf0c      	ite	eq
 8008c30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c34:	2500      	movne	r5, #0
 8008c36:	4293      	cmp	r3, r2
 8008c38:	bfc4      	itt	gt
 8008c3a:	1a9b      	subgt	r3, r3, r2
 8008c3c:	18ed      	addgt	r5, r5, r3
 8008c3e:	2600      	movs	r6, #0
 8008c40:	341a      	adds	r4, #26
 8008c42:	42b5      	cmp	r5, r6
 8008c44:	d11a      	bne.n	8008c7c <_printf_common+0xc8>
 8008c46:	2000      	movs	r0, #0
 8008c48:	e008      	b.n	8008c5c <_printf_common+0xa8>
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	4652      	mov	r2, sl
 8008c4e:	4649      	mov	r1, r9
 8008c50:	4638      	mov	r0, r7
 8008c52:	47c0      	blx	r8
 8008c54:	3001      	adds	r0, #1
 8008c56:	d103      	bne.n	8008c60 <_printf_common+0xac>
 8008c58:	f04f 30ff 	mov.w	r0, #4294967295
 8008c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c60:	3501      	adds	r5, #1
 8008c62:	e7c6      	b.n	8008bf2 <_printf_common+0x3e>
 8008c64:	18e1      	adds	r1, r4, r3
 8008c66:	1c5a      	adds	r2, r3, #1
 8008c68:	2030      	movs	r0, #48	; 0x30
 8008c6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c6e:	4422      	add	r2, r4
 8008c70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c78:	3302      	adds	r3, #2
 8008c7a:	e7c7      	b.n	8008c0c <_printf_common+0x58>
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	4622      	mov	r2, r4
 8008c80:	4649      	mov	r1, r9
 8008c82:	4638      	mov	r0, r7
 8008c84:	47c0      	blx	r8
 8008c86:	3001      	adds	r0, #1
 8008c88:	d0e6      	beq.n	8008c58 <_printf_common+0xa4>
 8008c8a:	3601      	adds	r6, #1
 8008c8c:	e7d9      	b.n	8008c42 <_printf_common+0x8e>
	...

08008c90 <_printf_i>:
 8008c90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c94:	7e0f      	ldrb	r7, [r1, #24]
 8008c96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c98:	2f78      	cmp	r7, #120	; 0x78
 8008c9a:	4691      	mov	r9, r2
 8008c9c:	4680      	mov	r8, r0
 8008c9e:	460c      	mov	r4, r1
 8008ca0:	469a      	mov	sl, r3
 8008ca2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008ca6:	d807      	bhi.n	8008cb8 <_printf_i+0x28>
 8008ca8:	2f62      	cmp	r7, #98	; 0x62
 8008caa:	d80a      	bhi.n	8008cc2 <_printf_i+0x32>
 8008cac:	2f00      	cmp	r7, #0
 8008cae:	f000 80d4 	beq.w	8008e5a <_printf_i+0x1ca>
 8008cb2:	2f58      	cmp	r7, #88	; 0x58
 8008cb4:	f000 80c0 	beq.w	8008e38 <_printf_i+0x1a8>
 8008cb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008cbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008cc0:	e03a      	b.n	8008d38 <_printf_i+0xa8>
 8008cc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008cc6:	2b15      	cmp	r3, #21
 8008cc8:	d8f6      	bhi.n	8008cb8 <_printf_i+0x28>
 8008cca:	a101      	add	r1, pc, #4	; (adr r1, 8008cd0 <_printf_i+0x40>)
 8008ccc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cd0:	08008d29 	.word	0x08008d29
 8008cd4:	08008d3d 	.word	0x08008d3d
 8008cd8:	08008cb9 	.word	0x08008cb9
 8008cdc:	08008cb9 	.word	0x08008cb9
 8008ce0:	08008cb9 	.word	0x08008cb9
 8008ce4:	08008cb9 	.word	0x08008cb9
 8008ce8:	08008d3d 	.word	0x08008d3d
 8008cec:	08008cb9 	.word	0x08008cb9
 8008cf0:	08008cb9 	.word	0x08008cb9
 8008cf4:	08008cb9 	.word	0x08008cb9
 8008cf8:	08008cb9 	.word	0x08008cb9
 8008cfc:	08008e41 	.word	0x08008e41
 8008d00:	08008d69 	.word	0x08008d69
 8008d04:	08008dfb 	.word	0x08008dfb
 8008d08:	08008cb9 	.word	0x08008cb9
 8008d0c:	08008cb9 	.word	0x08008cb9
 8008d10:	08008e63 	.word	0x08008e63
 8008d14:	08008cb9 	.word	0x08008cb9
 8008d18:	08008d69 	.word	0x08008d69
 8008d1c:	08008cb9 	.word	0x08008cb9
 8008d20:	08008cb9 	.word	0x08008cb9
 8008d24:	08008e03 	.word	0x08008e03
 8008d28:	682b      	ldr	r3, [r5, #0]
 8008d2a:	1d1a      	adds	r2, r3, #4
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	602a      	str	r2, [r5, #0]
 8008d30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d38:	2301      	movs	r3, #1
 8008d3a:	e09f      	b.n	8008e7c <_printf_i+0x1ec>
 8008d3c:	6820      	ldr	r0, [r4, #0]
 8008d3e:	682b      	ldr	r3, [r5, #0]
 8008d40:	0607      	lsls	r7, r0, #24
 8008d42:	f103 0104 	add.w	r1, r3, #4
 8008d46:	6029      	str	r1, [r5, #0]
 8008d48:	d501      	bpl.n	8008d4e <_printf_i+0xbe>
 8008d4a:	681e      	ldr	r6, [r3, #0]
 8008d4c:	e003      	b.n	8008d56 <_printf_i+0xc6>
 8008d4e:	0646      	lsls	r6, r0, #25
 8008d50:	d5fb      	bpl.n	8008d4a <_printf_i+0xba>
 8008d52:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008d56:	2e00      	cmp	r6, #0
 8008d58:	da03      	bge.n	8008d62 <_printf_i+0xd2>
 8008d5a:	232d      	movs	r3, #45	; 0x2d
 8008d5c:	4276      	negs	r6, r6
 8008d5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d62:	485a      	ldr	r0, [pc, #360]	; (8008ecc <_printf_i+0x23c>)
 8008d64:	230a      	movs	r3, #10
 8008d66:	e012      	b.n	8008d8e <_printf_i+0xfe>
 8008d68:	682b      	ldr	r3, [r5, #0]
 8008d6a:	6820      	ldr	r0, [r4, #0]
 8008d6c:	1d19      	adds	r1, r3, #4
 8008d6e:	6029      	str	r1, [r5, #0]
 8008d70:	0605      	lsls	r5, r0, #24
 8008d72:	d501      	bpl.n	8008d78 <_printf_i+0xe8>
 8008d74:	681e      	ldr	r6, [r3, #0]
 8008d76:	e002      	b.n	8008d7e <_printf_i+0xee>
 8008d78:	0641      	lsls	r1, r0, #25
 8008d7a:	d5fb      	bpl.n	8008d74 <_printf_i+0xe4>
 8008d7c:	881e      	ldrh	r6, [r3, #0]
 8008d7e:	4853      	ldr	r0, [pc, #332]	; (8008ecc <_printf_i+0x23c>)
 8008d80:	2f6f      	cmp	r7, #111	; 0x6f
 8008d82:	bf0c      	ite	eq
 8008d84:	2308      	moveq	r3, #8
 8008d86:	230a      	movne	r3, #10
 8008d88:	2100      	movs	r1, #0
 8008d8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d8e:	6865      	ldr	r5, [r4, #4]
 8008d90:	60a5      	str	r5, [r4, #8]
 8008d92:	2d00      	cmp	r5, #0
 8008d94:	bfa2      	ittt	ge
 8008d96:	6821      	ldrge	r1, [r4, #0]
 8008d98:	f021 0104 	bicge.w	r1, r1, #4
 8008d9c:	6021      	strge	r1, [r4, #0]
 8008d9e:	b90e      	cbnz	r6, 8008da4 <_printf_i+0x114>
 8008da0:	2d00      	cmp	r5, #0
 8008da2:	d04b      	beq.n	8008e3c <_printf_i+0x1ac>
 8008da4:	4615      	mov	r5, r2
 8008da6:	fbb6 f1f3 	udiv	r1, r6, r3
 8008daa:	fb03 6711 	mls	r7, r3, r1, r6
 8008dae:	5dc7      	ldrb	r7, [r0, r7]
 8008db0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008db4:	4637      	mov	r7, r6
 8008db6:	42bb      	cmp	r3, r7
 8008db8:	460e      	mov	r6, r1
 8008dba:	d9f4      	bls.n	8008da6 <_printf_i+0x116>
 8008dbc:	2b08      	cmp	r3, #8
 8008dbe:	d10b      	bne.n	8008dd8 <_printf_i+0x148>
 8008dc0:	6823      	ldr	r3, [r4, #0]
 8008dc2:	07de      	lsls	r6, r3, #31
 8008dc4:	d508      	bpl.n	8008dd8 <_printf_i+0x148>
 8008dc6:	6923      	ldr	r3, [r4, #16]
 8008dc8:	6861      	ldr	r1, [r4, #4]
 8008dca:	4299      	cmp	r1, r3
 8008dcc:	bfde      	ittt	le
 8008dce:	2330      	movle	r3, #48	; 0x30
 8008dd0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008dd4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008dd8:	1b52      	subs	r2, r2, r5
 8008dda:	6122      	str	r2, [r4, #16]
 8008ddc:	f8cd a000 	str.w	sl, [sp]
 8008de0:	464b      	mov	r3, r9
 8008de2:	aa03      	add	r2, sp, #12
 8008de4:	4621      	mov	r1, r4
 8008de6:	4640      	mov	r0, r8
 8008de8:	f7ff fee4 	bl	8008bb4 <_printf_common>
 8008dec:	3001      	adds	r0, #1
 8008dee:	d14a      	bne.n	8008e86 <_printf_i+0x1f6>
 8008df0:	f04f 30ff 	mov.w	r0, #4294967295
 8008df4:	b004      	add	sp, #16
 8008df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dfa:	6823      	ldr	r3, [r4, #0]
 8008dfc:	f043 0320 	orr.w	r3, r3, #32
 8008e00:	6023      	str	r3, [r4, #0]
 8008e02:	4833      	ldr	r0, [pc, #204]	; (8008ed0 <_printf_i+0x240>)
 8008e04:	2778      	movs	r7, #120	; 0x78
 8008e06:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008e0a:	6823      	ldr	r3, [r4, #0]
 8008e0c:	6829      	ldr	r1, [r5, #0]
 8008e0e:	061f      	lsls	r7, r3, #24
 8008e10:	f851 6b04 	ldr.w	r6, [r1], #4
 8008e14:	d402      	bmi.n	8008e1c <_printf_i+0x18c>
 8008e16:	065f      	lsls	r7, r3, #25
 8008e18:	bf48      	it	mi
 8008e1a:	b2b6      	uxthmi	r6, r6
 8008e1c:	07df      	lsls	r7, r3, #31
 8008e1e:	bf48      	it	mi
 8008e20:	f043 0320 	orrmi.w	r3, r3, #32
 8008e24:	6029      	str	r1, [r5, #0]
 8008e26:	bf48      	it	mi
 8008e28:	6023      	strmi	r3, [r4, #0]
 8008e2a:	b91e      	cbnz	r6, 8008e34 <_printf_i+0x1a4>
 8008e2c:	6823      	ldr	r3, [r4, #0]
 8008e2e:	f023 0320 	bic.w	r3, r3, #32
 8008e32:	6023      	str	r3, [r4, #0]
 8008e34:	2310      	movs	r3, #16
 8008e36:	e7a7      	b.n	8008d88 <_printf_i+0xf8>
 8008e38:	4824      	ldr	r0, [pc, #144]	; (8008ecc <_printf_i+0x23c>)
 8008e3a:	e7e4      	b.n	8008e06 <_printf_i+0x176>
 8008e3c:	4615      	mov	r5, r2
 8008e3e:	e7bd      	b.n	8008dbc <_printf_i+0x12c>
 8008e40:	682b      	ldr	r3, [r5, #0]
 8008e42:	6826      	ldr	r6, [r4, #0]
 8008e44:	6961      	ldr	r1, [r4, #20]
 8008e46:	1d18      	adds	r0, r3, #4
 8008e48:	6028      	str	r0, [r5, #0]
 8008e4a:	0635      	lsls	r5, r6, #24
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	d501      	bpl.n	8008e54 <_printf_i+0x1c4>
 8008e50:	6019      	str	r1, [r3, #0]
 8008e52:	e002      	b.n	8008e5a <_printf_i+0x1ca>
 8008e54:	0670      	lsls	r0, r6, #25
 8008e56:	d5fb      	bpl.n	8008e50 <_printf_i+0x1c0>
 8008e58:	8019      	strh	r1, [r3, #0]
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	6123      	str	r3, [r4, #16]
 8008e5e:	4615      	mov	r5, r2
 8008e60:	e7bc      	b.n	8008ddc <_printf_i+0x14c>
 8008e62:	682b      	ldr	r3, [r5, #0]
 8008e64:	1d1a      	adds	r2, r3, #4
 8008e66:	602a      	str	r2, [r5, #0]
 8008e68:	681d      	ldr	r5, [r3, #0]
 8008e6a:	6862      	ldr	r2, [r4, #4]
 8008e6c:	2100      	movs	r1, #0
 8008e6e:	4628      	mov	r0, r5
 8008e70:	f7f7 f9c6 	bl	8000200 <memchr>
 8008e74:	b108      	cbz	r0, 8008e7a <_printf_i+0x1ea>
 8008e76:	1b40      	subs	r0, r0, r5
 8008e78:	6060      	str	r0, [r4, #4]
 8008e7a:	6863      	ldr	r3, [r4, #4]
 8008e7c:	6123      	str	r3, [r4, #16]
 8008e7e:	2300      	movs	r3, #0
 8008e80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e84:	e7aa      	b.n	8008ddc <_printf_i+0x14c>
 8008e86:	6923      	ldr	r3, [r4, #16]
 8008e88:	462a      	mov	r2, r5
 8008e8a:	4649      	mov	r1, r9
 8008e8c:	4640      	mov	r0, r8
 8008e8e:	47d0      	blx	sl
 8008e90:	3001      	adds	r0, #1
 8008e92:	d0ad      	beq.n	8008df0 <_printf_i+0x160>
 8008e94:	6823      	ldr	r3, [r4, #0]
 8008e96:	079b      	lsls	r3, r3, #30
 8008e98:	d413      	bmi.n	8008ec2 <_printf_i+0x232>
 8008e9a:	68e0      	ldr	r0, [r4, #12]
 8008e9c:	9b03      	ldr	r3, [sp, #12]
 8008e9e:	4298      	cmp	r0, r3
 8008ea0:	bfb8      	it	lt
 8008ea2:	4618      	movlt	r0, r3
 8008ea4:	e7a6      	b.n	8008df4 <_printf_i+0x164>
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	4632      	mov	r2, r6
 8008eaa:	4649      	mov	r1, r9
 8008eac:	4640      	mov	r0, r8
 8008eae:	47d0      	blx	sl
 8008eb0:	3001      	adds	r0, #1
 8008eb2:	d09d      	beq.n	8008df0 <_printf_i+0x160>
 8008eb4:	3501      	adds	r5, #1
 8008eb6:	68e3      	ldr	r3, [r4, #12]
 8008eb8:	9903      	ldr	r1, [sp, #12]
 8008eba:	1a5b      	subs	r3, r3, r1
 8008ebc:	42ab      	cmp	r3, r5
 8008ebe:	dcf2      	bgt.n	8008ea6 <_printf_i+0x216>
 8008ec0:	e7eb      	b.n	8008e9a <_printf_i+0x20a>
 8008ec2:	2500      	movs	r5, #0
 8008ec4:	f104 0619 	add.w	r6, r4, #25
 8008ec8:	e7f5      	b.n	8008eb6 <_printf_i+0x226>
 8008eca:	bf00      	nop
 8008ecc:	08009a1d 	.word	0x08009a1d
 8008ed0:	08009a2e 	.word	0x08009a2e

08008ed4 <__sflush_r>:
 8008ed4:	898a      	ldrh	r2, [r1, #12]
 8008ed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eda:	4605      	mov	r5, r0
 8008edc:	0710      	lsls	r0, r2, #28
 8008ede:	460c      	mov	r4, r1
 8008ee0:	d458      	bmi.n	8008f94 <__sflush_r+0xc0>
 8008ee2:	684b      	ldr	r3, [r1, #4]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	dc05      	bgt.n	8008ef4 <__sflush_r+0x20>
 8008ee8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	dc02      	bgt.n	8008ef4 <__sflush_r+0x20>
 8008eee:	2000      	movs	r0, #0
 8008ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ef4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ef6:	2e00      	cmp	r6, #0
 8008ef8:	d0f9      	beq.n	8008eee <__sflush_r+0x1a>
 8008efa:	2300      	movs	r3, #0
 8008efc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f00:	682f      	ldr	r7, [r5, #0]
 8008f02:	6a21      	ldr	r1, [r4, #32]
 8008f04:	602b      	str	r3, [r5, #0]
 8008f06:	d032      	beq.n	8008f6e <__sflush_r+0x9a>
 8008f08:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f0a:	89a3      	ldrh	r3, [r4, #12]
 8008f0c:	075a      	lsls	r2, r3, #29
 8008f0e:	d505      	bpl.n	8008f1c <__sflush_r+0x48>
 8008f10:	6863      	ldr	r3, [r4, #4]
 8008f12:	1ac0      	subs	r0, r0, r3
 8008f14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f16:	b10b      	cbz	r3, 8008f1c <__sflush_r+0x48>
 8008f18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f1a:	1ac0      	subs	r0, r0, r3
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	4602      	mov	r2, r0
 8008f20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f22:	6a21      	ldr	r1, [r4, #32]
 8008f24:	4628      	mov	r0, r5
 8008f26:	47b0      	blx	r6
 8008f28:	1c43      	adds	r3, r0, #1
 8008f2a:	89a3      	ldrh	r3, [r4, #12]
 8008f2c:	d106      	bne.n	8008f3c <__sflush_r+0x68>
 8008f2e:	6829      	ldr	r1, [r5, #0]
 8008f30:	291d      	cmp	r1, #29
 8008f32:	d82b      	bhi.n	8008f8c <__sflush_r+0xb8>
 8008f34:	4a29      	ldr	r2, [pc, #164]	; (8008fdc <__sflush_r+0x108>)
 8008f36:	410a      	asrs	r2, r1
 8008f38:	07d6      	lsls	r6, r2, #31
 8008f3a:	d427      	bmi.n	8008f8c <__sflush_r+0xb8>
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	6062      	str	r2, [r4, #4]
 8008f40:	04d9      	lsls	r1, r3, #19
 8008f42:	6922      	ldr	r2, [r4, #16]
 8008f44:	6022      	str	r2, [r4, #0]
 8008f46:	d504      	bpl.n	8008f52 <__sflush_r+0x7e>
 8008f48:	1c42      	adds	r2, r0, #1
 8008f4a:	d101      	bne.n	8008f50 <__sflush_r+0x7c>
 8008f4c:	682b      	ldr	r3, [r5, #0]
 8008f4e:	b903      	cbnz	r3, 8008f52 <__sflush_r+0x7e>
 8008f50:	6560      	str	r0, [r4, #84]	; 0x54
 8008f52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f54:	602f      	str	r7, [r5, #0]
 8008f56:	2900      	cmp	r1, #0
 8008f58:	d0c9      	beq.n	8008eee <__sflush_r+0x1a>
 8008f5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f5e:	4299      	cmp	r1, r3
 8008f60:	d002      	beq.n	8008f68 <__sflush_r+0x94>
 8008f62:	4628      	mov	r0, r5
 8008f64:	f7ff fa92 	bl	800848c <_free_r>
 8008f68:	2000      	movs	r0, #0
 8008f6a:	6360      	str	r0, [r4, #52]	; 0x34
 8008f6c:	e7c0      	b.n	8008ef0 <__sflush_r+0x1c>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	4628      	mov	r0, r5
 8008f72:	47b0      	blx	r6
 8008f74:	1c41      	adds	r1, r0, #1
 8008f76:	d1c8      	bne.n	8008f0a <__sflush_r+0x36>
 8008f78:	682b      	ldr	r3, [r5, #0]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d0c5      	beq.n	8008f0a <__sflush_r+0x36>
 8008f7e:	2b1d      	cmp	r3, #29
 8008f80:	d001      	beq.n	8008f86 <__sflush_r+0xb2>
 8008f82:	2b16      	cmp	r3, #22
 8008f84:	d101      	bne.n	8008f8a <__sflush_r+0xb6>
 8008f86:	602f      	str	r7, [r5, #0]
 8008f88:	e7b1      	b.n	8008eee <__sflush_r+0x1a>
 8008f8a:	89a3      	ldrh	r3, [r4, #12]
 8008f8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f90:	81a3      	strh	r3, [r4, #12]
 8008f92:	e7ad      	b.n	8008ef0 <__sflush_r+0x1c>
 8008f94:	690f      	ldr	r7, [r1, #16]
 8008f96:	2f00      	cmp	r7, #0
 8008f98:	d0a9      	beq.n	8008eee <__sflush_r+0x1a>
 8008f9a:	0793      	lsls	r3, r2, #30
 8008f9c:	680e      	ldr	r6, [r1, #0]
 8008f9e:	bf08      	it	eq
 8008fa0:	694b      	ldreq	r3, [r1, #20]
 8008fa2:	600f      	str	r7, [r1, #0]
 8008fa4:	bf18      	it	ne
 8008fa6:	2300      	movne	r3, #0
 8008fa8:	eba6 0807 	sub.w	r8, r6, r7
 8008fac:	608b      	str	r3, [r1, #8]
 8008fae:	f1b8 0f00 	cmp.w	r8, #0
 8008fb2:	dd9c      	ble.n	8008eee <__sflush_r+0x1a>
 8008fb4:	6a21      	ldr	r1, [r4, #32]
 8008fb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008fb8:	4643      	mov	r3, r8
 8008fba:	463a      	mov	r2, r7
 8008fbc:	4628      	mov	r0, r5
 8008fbe:	47b0      	blx	r6
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	dc06      	bgt.n	8008fd2 <__sflush_r+0xfe>
 8008fc4:	89a3      	ldrh	r3, [r4, #12]
 8008fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fca:	81a3      	strh	r3, [r4, #12]
 8008fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd0:	e78e      	b.n	8008ef0 <__sflush_r+0x1c>
 8008fd2:	4407      	add	r7, r0
 8008fd4:	eba8 0800 	sub.w	r8, r8, r0
 8008fd8:	e7e9      	b.n	8008fae <__sflush_r+0xda>
 8008fda:	bf00      	nop
 8008fdc:	dfbffffe 	.word	0xdfbffffe

08008fe0 <_fflush_r>:
 8008fe0:	b538      	push	{r3, r4, r5, lr}
 8008fe2:	690b      	ldr	r3, [r1, #16]
 8008fe4:	4605      	mov	r5, r0
 8008fe6:	460c      	mov	r4, r1
 8008fe8:	b913      	cbnz	r3, 8008ff0 <_fflush_r+0x10>
 8008fea:	2500      	movs	r5, #0
 8008fec:	4628      	mov	r0, r5
 8008fee:	bd38      	pop	{r3, r4, r5, pc}
 8008ff0:	b118      	cbz	r0, 8008ffa <_fflush_r+0x1a>
 8008ff2:	6a03      	ldr	r3, [r0, #32]
 8008ff4:	b90b      	cbnz	r3, 8008ffa <_fflush_r+0x1a>
 8008ff6:	f7ff f919 	bl	800822c <__sinit>
 8008ffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d0f3      	beq.n	8008fea <_fflush_r+0xa>
 8009002:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009004:	07d0      	lsls	r0, r2, #31
 8009006:	d404      	bmi.n	8009012 <_fflush_r+0x32>
 8009008:	0599      	lsls	r1, r3, #22
 800900a:	d402      	bmi.n	8009012 <_fflush_r+0x32>
 800900c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800900e:	f7ff fa2c 	bl	800846a <__retarget_lock_acquire_recursive>
 8009012:	4628      	mov	r0, r5
 8009014:	4621      	mov	r1, r4
 8009016:	f7ff ff5d 	bl	8008ed4 <__sflush_r>
 800901a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800901c:	07da      	lsls	r2, r3, #31
 800901e:	4605      	mov	r5, r0
 8009020:	d4e4      	bmi.n	8008fec <_fflush_r+0xc>
 8009022:	89a3      	ldrh	r3, [r4, #12]
 8009024:	059b      	lsls	r3, r3, #22
 8009026:	d4e1      	bmi.n	8008fec <_fflush_r+0xc>
 8009028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800902a:	f7ff fa1f 	bl	800846c <__retarget_lock_release_recursive>
 800902e:	e7dd      	b.n	8008fec <_fflush_r+0xc>

08009030 <__swbuf_r>:
 8009030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009032:	460e      	mov	r6, r1
 8009034:	4614      	mov	r4, r2
 8009036:	4605      	mov	r5, r0
 8009038:	b118      	cbz	r0, 8009042 <__swbuf_r+0x12>
 800903a:	6a03      	ldr	r3, [r0, #32]
 800903c:	b90b      	cbnz	r3, 8009042 <__swbuf_r+0x12>
 800903e:	f7ff f8f5 	bl	800822c <__sinit>
 8009042:	69a3      	ldr	r3, [r4, #24]
 8009044:	60a3      	str	r3, [r4, #8]
 8009046:	89a3      	ldrh	r3, [r4, #12]
 8009048:	071a      	lsls	r2, r3, #28
 800904a:	d525      	bpl.n	8009098 <__swbuf_r+0x68>
 800904c:	6923      	ldr	r3, [r4, #16]
 800904e:	b31b      	cbz	r3, 8009098 <__swbuf_r+0x68>
 8009050:	6823      	ldr	r3, [r4, #0]
 8009052:	6922      	ldr	r2, [r4, #16]
 8009054:	1a98      	subs	r0, r3, r2
 8009056:	6963      	ldr	r3, [r4, #20]
 8009058:	b2f6      	uxtb	r6, r6
 800905a:	4283      	cmp	r3, r0
 800905c:	4637      	mov	r7, r6
 800905e:	dc04      	bgt.n	800906a <__swbuf_r+0x3a>
 8009060:	4621      	mov	r1, r4
 8009062:	4628      	mov	r0, r5
 8009064:	f7ff ffbc 	bl	8008fe0 <_fflush_r>
 8009068:	b9e0      	cbnz	r0, 80090a4 <__swbuf_r+0x74>
 800906a:	68a3      	ldr	r3, [r4, #8]
 800906c:	3b01      	subs	r3, #1
 800906e:	60a3      	str	r3, [r4, #8]
 8009070:	6823      	ldr	r3, [r4, #0]
 8009072:	1c5a      	adds	r2, r3, #1
 8009074:	6022      	str	r2, [r4, #0]
 8009076:	701e      	strb	r6, [r3, #0]
 8009078:	6962      	ldr	r2, [r4, #20]
 800907a:	1c43      	adds	r3, r0, #1
 800907c:	429a      	cmp	r2, r3
 800907e:	d004      	beq.n	800908a <__swbuf_r+0x5a>
 8009080:	89a3      	ldrh	r3, [r4, #12]
 8009082:	07db      	lsls	r3, r3, #31
 8009084:	d506      	bpl.n	8009094 <__swbuf_r+0x64>
 8009086:	2e0a      	cmp	r6, #10
 8009088:	d104      	bne.n	8009094 <__swbuf_r+0x64>
 800908a:	4621      	mov	r1, r4
 800908c:	4628      	mov	r0, r5
 800908e:	f7ff ffa7 	bl	8008fe0 <_fflush_r>
 8009092:	b938      	cbnz	r0, 80090a4 <__swbuf_r+0x74>
 8009094:	4638      	mov	r0, r7
 8009096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009098:	4621      	mov	r1, r4
 800909a:	4628      	mov	r0, r5
 800909c:	f000 f806 	bl	80090ac <__swsetup_r>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	d0d5      	beq.n	8009050 <__swbuf_r+0x20>
 80090a4:	f04f 37ff 	mov.w	r7, #4294967295
 80090a8:	e7f4      	b.n	8009094 <__swbuf_r+0x64>
	...

080090ac <__swsetup_r>:
 80090ac:	b538      	push	{r3, r4, r5, lr}
 80090ae:	4b2a      	ldr	r3, [pc, #168]	; (8009158 <__swsetup_r+0xac>)
 80090b0:	4605      	mov	r5, r0
 80090b2:	6818      	ldr	r0, [r3, #0]
 80090b4:	460c      	mov	r4, r1
 80090b6:	b118      	cbz	r0, 80090c0 <__swsetup_r+0x14>
 80090b8:	6a03      	ldr	r3, [r0, #32]
 80090ba:	b90b      	cbnz	r3, 80090c0 <__swsetup_r+0x14>
 80090bc:	f7ff f8b6 	bl	800822c <__sinit>
 80090c0:	89a3      	ldrh	r3, [r4, #12]
 80090c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090c6:	0718      	lsls	r0, r3, #28
 80090c8:	d422      	bmi.n	8009110 <__swsetup_r+0x64>
 80090ca:	06d9      	lsls	r1, r3, #27
 80090cc:	d407      	bmi.n	80090de <__swsetup_r+0x32>
 80090ce:	2309      	movs	r3, #9
 80090d0:	602b      	str	r3, [r5, #0]
 80090d2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80090d6:	81a3      	strh	r3, [r4, #12]
 80090d8:	f04f 30ff 	mov.w	r0, #4294967295
 80090dc:	e034      	b.n	8009148 <__swsetup_r+0x9c>
 80090de:	0758      	lsls	r0, r3, #29
 80090e0:	d512      	bpl.n	8009108 <__swsetup_r+0x5c>
 80090e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090e4:	b141      	cbz	r1, 80090f8 <__swsetup_r+0x4c>
 80090e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090ea:	4299      	cmp	r1, r3
 80090ec:	d002      	beq.n	80090f4 <__swsetup_r+0x48>
 80090ee:	4628      	mov	r0, r5
 80090f0:	f7ff f9cc 	bl	800848c <_free_r>
 80090f4:	2300      	movs	r3, #0
 80090f6:	6363      	str	r3, [r4, #52]	; 0x34
 80090f8:	89a3      	ldrh	r3, [r4, #12]
 80090fa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090fe:	81a3      	strh	r3, [r4, #12]
 8009100:	2300      	movs	r3, #0
 8009102:	6063      	str	r3, [r4, #4]
 8009104:	6923      	ldr	r3, [r4, #16]
 8009106:	6023      	str	r3, [r4, #0]
 8009108:	89a3      	ldrh	r3, [r4, #12]
 800910a:	f043 0308 	orr.w	r3, r3, #8
 800910e:	81a3      	strh	r3, [r4, #12]
 8009110:	6923      	ldr	r3, [r4, #16]
 8009112:	b94b      	cbnz	r3, 8009128 <__swsetup_r+0x7c>
 8009114:	89a3      	ldrh	r3, [r4, #12]
 8009116:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800911a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800911e:	d003      	beq.n	8009128 <__swsetup_r+0x7c>
 8009120:	4621      	mov	r1, r4
 8009122:	4628      	mov	r0, r5
 8009124:	f000 f899 	bl	800925a <__smakebuf_r>
 8009128:	89a0      	ldrh	r0, [r4, #12]
 800912a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800912e:	f010 0301 	ands.w	r3, r0, #1
 8009132:	d00a      	beq.n	800914a <__swsetup_r+0x9e>
 8009134:	2300      	movs	r3, #0
 8009136:	60a3      	str	r3, [r4, #8]
 8009138:	6963      	ldr	r3, [r4, #20]
 800913a:	425b      	negs	r3, r3
 800913c:	61a3      	str	r3, [r4, #24]
 800913e:	6923      	ldr	r3, [r4, #16]
 8009140:	b943      	cbnz	r3, 8009154 <__swsetup_r+0xa8>
 8009142:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009146:	d1c4      	bne.n	80090d2 <__swsetup_r+0x26>
 8009148:	bd38      	pop	{r3, r4, r5, pc}
 800914a:	0781      	lsls	r1, r0, #30
 800914c:	bf58      	it	pl
 800914e:	6963      	ldrpl	r3, [r4, #20]
 8009150:	60a3      	str	r3, [r4, #8]
 8009152:	e7f4      	b.n	800913e <__swsetup_r+0x92>
 8009154:	2000      	movs	r0, #0
 8009156:	e7f7      	b.n	8009148 <__swsetup_r+0x9c>
 8009158:	20000078 	.word	0x20000078

0800915c <memmove>:
 800915c:	4288      	cmp	r0, r1
 800915e:	b510      	push	{r4, lr}
 8009160:	eb01 0402 	add.w	r4, r1, r2
 8009164:	d902      	bls.n	800916c <memmove+0x10>
 8009166:	4284      	cmp	r4, r0
 8009168:	4623      	mov	r3, r4
 800916a:	d807      	bhi.n	800917c <memmove+0x20>
 800916c:	1e43      	subs	r3, r0, #1
 800916e:	42a1      	cmp	r1, r4
 8009170:	d008      	beq.n	8009184 <memmove+0x28>
 8009172:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009176:	f803 2f01 	strb.w	r2, [r3, #1]!
 800917a:	e7f8      	b.n	800916e <memmove+0x12>
 800917c:	4402      	add	r2, r0
 800917e:	4601      	mov	r1, r0
 8009180:	428a      	cmp	r2, r1
 8009182:	d100      	bne.n	8009186 <memmove+0x2a>
 8009184:	bd10      	pop	{r4, pc}
 8009186:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800918a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800918e:	e7f7      	b.n	8009180 <memmove+0x24>

08009190 <_sbrk_r>:
 8009190:	b538      	push	{r3, r4, r5, lr}
 8009192:	4d06      	ldr	r5, [pc, #24]	; (80091ac <_sbrk_r+0x1c>)
 8009194:	2300      	movs	r3, #0
 8009196:	4604      	mov	r4, r0
 8009198:	4608      	mov	r0, r1
 800919a:	602b      	str	r3, [r5, #0]
 800919c:	f000 f8c4 	bl	8009328 <_sbrk>
 80091a0:	1c43      	adds	r3, r0, #1
 80091a2:	d102      	bne.n	80091aa <_sbrk_r+0x1a>
 80091a4:	682b      	ldr	r3, [r5, #0]
 80091a6:	b103      	cbz	r3, 80091aa <_sbrk_r+0x1a>
 80091a8:	6023      	str	r3, [r4, #0]
 80091aa:	bd38      	pop	{r3, r4, r5, pc}
 80091ac:	2000ccb4 	.word	0x2000ccb4

080091b0 <_realloc_r>:
 80091b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091b4:	4680      	mov	r8, r0
 80091b6:	4614      	mov	r4, r2
 80091b8:	460e      	mov	r6, r1
 80091ba:	b921      	cbnz	r1, 80091c6 <_realloc_r+0x16>
 80091bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091c0:	4611      	mov	r1, r2
 80091c2:	f7ff b9cf 	b.w	8008564 <_malloc_r>
 80091c6:	b92a      	cbnz	r2, 80091d4 <_realloc_r+0x24>
 80091c8:	f7ff f960 	bl	800848c <_free_r>
 80091cc:	4625      	mov	r5, r4
 80091ce:	4628      	mov	r0, r5
 80091d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091d4:	f000 f8a0 	bl	8009318 <_malloc_usable_size_r>
 80091d8:	4284      	cmp	r4, r0
 80091da:	4607      	mov	r7, r0
 80091dc:	d802      	bhi.n	80091e4 <_realloc_r+0x34>
 80091de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80091e2:	d812      	bhi.n	800920a <_realloc_r+0x5a>
 80091e4:	4621      	mov	r1, r4
 80091e6:	4640      	mov	r0, r8
 80091e8:	f7ff f9bc 	bl	8008564 <_malloc_r>
 80091ec:	4605      	mov	r5, r0
 80091ee:	2800      	cmp	r0, #0
 80091f0:	d0ed      	beq.n	80091ce <_realloc_r+0x1e>
 80091f2:	42bc      	cmp	r4, r7
 80091f4:	4622      	mov	r2, r4
 80091f6:	4631      	mov	r1, r6
 80091f8:	bf28      	it	cs
 80091fa:	463a      	movcs	r2, r7
 80091fc:	f7ff f937 	bl	800846e <memcpy>
 8009200:	4631      	mov	r1, r6
 8009202:	4640      	mov	r0, r8
 8009204:	f7ff f942 	bl	800848c <_free_r>
 8009208:	e7e1      	b.n	80091ce <_realloc_r+0x1e>
 800920a:	4635      	mov	r5, r6
 800920c:	e7df      	b.n	80091ce <_realloc_r+0x1e>

0800920e <__swhatbuf_r>:
 800920e:	b570      	push	{r4, r5, r6, lr}
 8009210:	460c      	mov	r4, r1
 8009212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009216:	2900      	cmp	r1, #0
 8009218:	b096      	sub	sp, #88	; 0x58
 800921a:	4615      	mov	r5, r2
 800921c:	461e      	mov	r6, r3
 800921e:	da0d      	bge.n	800923c <__swhatbuf_r+0x2e>
 8009220:	89a3      	ldrh	r3, [r4, #12]
 8009222:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009226:	f04f 0100 	mov.w	r1, #0
 800922a:	bf0c      	ite	eq
 800922c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009230:	2340      	movne	r3, #64	; 0x40
 8009232:	2000      	movs	r0, #0
 8009234:	6031      	str	r1, [r6, #0]
 8009236:	602b      	str	r3, [r5, #0]
 8009238:	b016      	add	sp, #88	; 0x58
 800923a:	bd70      	pop	{r4, r5, r6, pc}
 800923c:	466a      	mov	r2, sp
 800923e:	f000 f849 	bl	80092d4 <_fstat_r>
 8009242:	2800      	cmp	r0, #0
 8009244:	dbec      	blt.n	8009220 <__swhatbuf_r+0x12>
 8009246:	9901      	ldr	r1, [sp, #4]
 8009248:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800924c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009250:	4259      	negs	r1, r3
 8009252:	4159      	adcs	r1, r3
 8009254:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009258:	e7eb      	b.n	8009232 <__swhatbuf_r+0x24>

0800925a <__smakebuf_r>:
 800925a:	898b      	ldrh	r3, [r1, #12]
 800925c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800925e:	079d      	lsls	r5, r3, #30
 8009260:	4606      	mov	r6, r0
 8009262:	460c      	mov	r4, r1
 8009264:	d507      	bpl.n	8009276 <__smakebuf_r+0x1c>
 8009266:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800926a:	6023      	str	r3, [r4, #0]
 800926c:	6123      	str	r3, [r4, #16]
 800926e:	2301      	movs	r3, #1
 8009270:	6163      	str	r3, [r4, #20]
 8009272:	b002      	add	sp, #8
 8009274:	bd70      	pop	{r4, r5, r6, pc}
 8009276:	ab01      	add	r3, sp, #4
 8009278:	466a      	mov	r2, sp
 800927a:	f7ff ffc8 	bl	800920e <__swhatbuf_r>
 800927e:	9900      	ldr	r1, [sp, #0]
 8009280:	4605      	mov	r5, r0
 8009282:	4630      	mov	r0, r6
 8009284:	f7ff f96e 	bl	8008564 <_malloc_r>
 8009288:	b948      	cbnz	r0, 800929e <__smakebuf_r+0x44>
 800928a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800928e:	059a      	lsls	r2, r3, #22
 8009290:	d4ef      	bmi.n	8009272 <__smakebuf_r+0x18>
 8009292:	f023 0303 	bic.w	r3, r3, #3
 8009296:	f043 0302 	orr.w	r3, r3, #2
 800929a:	81a3      	strh	r3, [r4, #12]
 800929c:	e7e3      	b.n	8009266 <__smakebuf_r+0xc>
 800929e:	89a3      	ldrh	r3, [r4, #12]
 80092a0:	6020      	str	r0, [r4, #0]
 80092a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092a6:	81a3      	strh	r3, [r4, #12]
 80092a8:	9b00      	ldr	r3, [sp, #0]
 80092aa:	6163      	str	r3, [r4, #20]
 80092ac:	9b01      	ldr	r3, [sp, #4]
 80092ae:	6120      	str	r0, [r4, #16]
 80092b0:	b15b      	cbz	r3, 80092ca <__smakebuf_r+0x70>
 80092b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092b6:	4630      	mov	r0, r6
 80092b8:	f000 f81e 	bl	80092f8 <_isatty_r>
 80092bc:	b128      	cbz	r0, 80092ca <__smakebuf_r+0x70>
 80092be:	89a3      	ldrh	r3, [r4, #12]
 80092c0:	f023 0303 	bic.w	r3, r3, #3
 80092c4:	f043 0301 	orr.w	r3, r3, #1
 80092c8:	81a3      	strh	r3, [r4, #12]
 80092ca:	89a3      	ldrh	r3, [r4, #12]
 80092cc:	431d      	orrs	r5, r3
 80092ce:	81a5      	strh	r5, [r4, #12]
 80092d0:	e7cf      	b.n	8009272 <__smakebuf_r+0x18>
	...

080092d4 <_fstat_r>:
 80092d4:	b538      	push	{r3, r4, r5, lr}
 80092d6:	4d07      	ldr	r5, [pc, #28]	; (80092f4 <_fstat_r+0x20>)
 80092d8:	2300      	movs	r3, #0
 80092da:	4604      	mov	r4, r0
 80092dc:	4608      	mov	r0, r1
 80092de:	4611      	mov	r1, r2
 80092e0:	602b      	str	r3, [r5, #0]
 80092e2:	f7f8 fc80 	bl	8001be6 <_fstat>
 80092e6:	1c43      	adds	r3, r0, #1
 80092e8:	d102      	bne.n	80092f0 <_fstat_r+0x1c>
 80092ea:	682b      	ldr	r3, [r5, #0]
 80092ec:	b103      	cbz	r3, 80092f0 <_fstat_r+0x1c>
 80092ee:	6023      	str	r3, [r4, #0]
 80092f0:	bd38      	pop	{r3, r4, r5, pc}
 80092f2:	bf00      	nop
 80092f4:	2000ccb4 	.word	0x2000ccb4

080092f8 <_isatty_r>:
 80092f8:	b538      	push	{r3, r4, r5, lr}
 80092fa:	4d06      	ldr	r5, [pc, #24]	; (8009314 <_isatty_r+0x1c>)
 80092fc:	2300      	movs	r3, #0
 80092fe:	4604      	mov	r4, r0
 8009300:	4608      	mov	r0, r1
 8009302:	602b      	str	r3, [r5, #0]
 8009304:	f7f8 fc7f 	bl	8001c06 <_isatty>
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d102      	bne.n	8009312 <_isatty_r+0x1a>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	b103      	cbz	r3, 8009312 <_isatty_r+0x1a>
 8009310:	6023      	str	r3, [r4, #0]
 8009312:	bd38      	pop	{r3, r4, r5, pc}
 8009314:	2000ccb4 	.word	0x2000ccb4

08009318 <_malloc_usable_size_r>:
 8009318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800931c:	1f18      	subs	r0, r3, #4
 800931e:	2b00      	cmp	r3, #0
 8009320:	bfbc      	itt	lt
 8009322:	580b      	ldrlt	r3, [r1, r0]
 8009324:	18c0      	addlt	r0, r0, r3
 8009326:	4770      	bx	lr

08009328 <_sbrk>:
 8009328:	4a04      	ldr	r2, [pc, #16]	; (800933c <_sbrk+0x14>)
 800932a:	6811      	ldr	r1, [r2, #0]
 800932c:	4603      	mov	r3, r0
 800932e:	b909      	cbnz	r1, 8009334 <_sbrk+0xc>
 8009330:	4903      	ldr	r1, [pc, #12]	; (8009340 <_sbrk+0x18>)
 8009332:	6011      	str	r1, [r2, #0]
 8009334:	6810      	ldr	r0, [r2, #0]
 8009336:	4403      	add	r3, r0
 8009338:	6013      	str	r3, [r2, #0]
 800933a:	4770      	bx	lr
 800933c:	2000ccc4 	.word	0x2000ccc4
 8009340:	2000ccc8 	.word	0x2000ccc8

08009344 <_init>:
 8009344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009346:	bf00      	nop
 8009348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800934a:	bc08      	pop	{r3}
 800934c:	469e      	mov	lr, r3
 800934e:	4770      	bx	lr

08009350 <_fini>:
 8009350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009352:	bf00      	nop
 8009354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009356:	bc08      	pop	{r3}
 8009358:	469e      	mov	lr, r3
 800935a:	4770      	bx	lr
