// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module appMuxTxPath (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxDataFAST_V_data_V_dout,
        rxDataFAST_V_data_V_empty_n,
        rxDataFAST_V_data_V_read,
        rxDataFAST_V_keep_V_dout,
        rxDataFAST_V_keep_V_empty_n,
        rxDataFAST_V_keep_V_read,
        rxDataFAST_V_last_V_dout,
        rxDataFAST_V_last_V_empty_n,
        rxDataFAST_V_last_V_read,
        rxMetadataFAST_V_dout,
        rxMetadataFAST_V_empty_n,
        rxMetadataFAST_V_read,
        rxLengthFAST_V_V_dout,
        rxLengthFAST_V_V_empty_n,
        rxLengthFAST_V_V_read,
        rxTimeFAST_V_V_dout,
        rxTimeFAST_V_V_empty_n,
        rxTimeFAST_V_V_read,
        rxDataMonitor_V_data_dout,
        rxDataMonitor_V_data_empty_n,
        rxDataMonitor_V_data_read,
        rxDataMonitor_V_keep_dout,
        rxDataMonitor_V_keep_empty_n,
        rxDataMonitor_V_keep_read,
        rxDataMonitor_V_last_dout,
        rxDataMonitor_V_last_empty_n,
        rxDataMonitor_V_last_read,
        rxMetadataMonitor_V_dout,
        rxMetadataMonitor_V_empty_n,
        rxMetadataMonitor_V_read,
        rxLengthMonitor_V_V_dout,
        rxLengthMonitor_V_V_empty_n,
        rxLengthMonitor_V_V_read,
        txDataNetwork_V_data_din,
        txDataNetwork_V_data_full_n,
        txDataNetwork_V_data_write,
        txDataNetwork_V_keep_din,
        txDataNetwork_V_keep_full_n,
        txDataNetwork_V_keep_write,
        txDataNetwork_V_last_din,
        txDataNetwork_V_last_full_n,
        txDataNetwork_V_last_write,
        txMetadataNetwork_V_din,
        txMetadataNetwork_V_full_n,
        txMetadataNetwork_V_write,
        txLengthNetwork_V_V_din,
        txLengthNetwork_V_V_full_n,
        txLengthNetwork_V_V_write,
        CurrTime_V_V_dout,
        CurrTime_V_V_empty_n,
        CurrTime_V_V_read
);

parameter    ap_ST_fsm_state1 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv16_8 = 16'b1000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] rxDataFAST_V_data_V_dout;
input   rxDataFAST_V_data_V_empty_n;
output   rxDataFAST_V_data_V_read;
input  [7:0] rxDataFAST_V_keep_V_dout;
input   rxDataFAST_V_keep_V_empty_n;
output   rxDataFAST_V_keep_V_read;
input  [0:0] rxDataFAST_V_last_V_dout;
input   rxDataFAST_V_last_V_empty_n;
output   rxDataFAST_V_last_V_read;
input  [95:0] rxMetadataFAST_V_dout;
input   rxMetadataFAST_V_empty_n;
output   rxMetadataFAST_V_read;
input  [15:0] rxLengthFAST_V_V_dout;
input   rxLengthFAST_V_V_empty_n;
output   rxLengthFAST_V_V_read;
input  [63:0] rxTimeFAST_V_V_dout;
input   rxTimeFAST_V_V_empty_n;
output   rxTimeFAST_V_V_read;
input  [63:0] rxDataMonitor_V_data_dout;
input   rxDataMonitor_V_data_empty_n;
output   rxDataMonitor_V_data_read;
input  [7:0] rxDataMonitor_V_keep_dout;
input   rxDataMonitor_V_keep_empty_n;
output   rxDataMonitor_V_keep_read;
input  [0:0] rxDataMonitor_V_last_dout;
input   rxDataMonitor_V_last_empty_n;
output   rxDataMonitor_V_last_read;
input  [95:0] rxMetadataMonitor_V_dout;
input   rxMetadataMonitor_V_empty_n;
output   rxMetadataMonitor_V_read;
input  [15:0] rxLengthMonitor_V_V_dout;
input   rxLengthMonitor_V_V_empty_n;
output   rxLengthMonitor_V_V_read;
output  [63:0] txDataNetwork_V_data_din;
input   txDataNetwork_V_data_full_n;
output   txDataNetwork_V_data_write;
output  [7:0] txDataNetwork_V_keep_din;
input   txDataNetwork_V_keep_full_n;
output   txDataNetwork_V_keep_write;
output  [0:0] txDataNetwork_V_last_din;
input   txDataNetwork_V_last_full_n;
output   txDataNetwork_V_last_write;
output  [95:0] txMetadataNetwork_V_din;
input   txMetadataNetwork_V_full_n;
output   txMetadataNetwork_V_write;
output  [15:0] txLengthNetwork_V_V_din;
input   txLengthNetwork_V_V_full_n;
output   txLengthNetwork_V_V_write;
input  [63:0] CurrTime_V_V_dout;
input   CurrTime_V_V_empty_n;
output   CurrTime_V_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxMetadataFAST_V_read;
reg rxLengthFAST_V_V_read;
reg rxTimeFAST_V_V_read;
reg rxMetadataMonitor_V_read;
reg rxLengthMonitor_V_V_read;
reg[63:0] txDataNetwork_V_data_din;
reg[7:0] txDataNetwork_V_keep_din;
reg[0:0] txDataNetwork_V_last_din;
reg[95:0] txMetadataNetwork_V_din;
reg txMetadataNetwork_V_write;
reg[15:0] txLengthNetwork_V_V_din;
reg txLengthNetwork_V_V_write;
reg CurrTime_V_V_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [0:0] shimState_tx;
reg   [0:0] streamSource_V;
reg    rxDataFAST_V_data_V_blk_n;
wire   [0:0] tmp_nbwritereq_fu_124_p5;
wire   [0:0] tmp_2_nbreadreq_fu_276_p5;
reg    rxDataFAST_V_keep_V_blk_n;
reg    rxDataFAST_V_last_V_blk_n;
reg    rxMetadataFAST_V_blk_n;
wire   [0:0] tmp_1_nbwritereq_fu_136_p3;
wire   [0:0] tmp_3_nbwritereq_fu_144_p3;
wire   [0:0] tmp_5_nbreadreq_fu_152_p3;
wire   [0:0] tmp_6_nbreadreq_fu_160_p3;
wire   [0:0] tmp_7_nbreadreq_fu_168_p3;
reg    rxLengthFAST_V_V_blk_n;
reg    rxTimeFAST_V_V_blk_n;
reg    rxDataMonitor_V_data_blk_n;
wire   [0:0] grp_nbreadreq_fu_176_p5;
wire   [0:0] tmp_9_nbreadreq_fu_188_p3;
wire   [0:0] tmp_10_nbreadreq_fu_196_p3;
reg    rxDataMonitor_V_keep_blk_n;
reg    rxDataMonitor_V_last_blk_n;
reg    rxMetadataMonitor_V_blk_n;
reg    rxLengthMonitor_V_V_blk_n;
reg    txDataNetwork_V_data_blk_n;
reg    txDataNetwork_V_keep_blk_n;
reg    txDataNetwork_V_last_blk_n;
reg    txMetadataNetwork_V_blk_n;
reg    txLengthNetwork_V_V_blk_n;
reg    CurrTime_V_V_blk_n;
wire    rxDataMonitor_V_data0_status;
wire    txDataNetwork_V_data1_status;
wire    rxDataFAST_V_data_V0_status;
reg    ap_condition_233;
reg    rxDataMonitor_V_data0_update;
reg    txDataNetwork_V_data1_update;
wire   [63:0] timestamp_V_fu_339_p2;
wire   [0:0] grp_fu_308_p1;
wire   [0:0] tmp_last_V_2_fu_369_p1;
wire   [15:0] tmp_V_3_fu_346_p2;
reg    rxDataFAST_V_data_V0_update;
reg   [0:0] ap_NS_fsm;
reg    ap_condition_163;
reg    ap_condition_136;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'b1;
#0 shimState_tx = 1'b0;
#0 streamSource_V = 1'b0;
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_233 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        shimState_tx <= 1'b0;
    end else begin
        if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5) & ~(ap_condition_233 == 1'b1) & ~(1'b0 == tmp_last_V_2_fu_369_p1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V) & ~(ap_condition_233 == 1'b1) & ~(1'b0 == grp_fu_308_p1)))) begin
            shimState_tx <= 1'b0;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_233 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3) & (1'b0 == grp_fu_308_p1)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3) & (1'b0 == grp_fu_308_p1)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3) & (1'b0 == grp_fu_308_p1)))))) begin
            shimState_tx <= 1'b1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        streamSource_V <= 1'b0;
    end else begin
        if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_233 == 1'b1))) begin
            if ((ap_condition_136 == 1'b1)) begin
                streamSource_V <= 1'b0;
            end else if ((ap_condition_163 == 1'b1)) begin
                streamSource_V <= 1'b1;
            end
        end
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        CurrTime_V_V_blk_n = CurrTime_V_V_empty_n;
    end else begin
        CurrTime_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_233 == 1'b1))) begin
        CurrTime_V_V_read = 1'b1;
    end else begin
        CurrTime_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_233 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_233 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5) & ~(ap_condition_233 == 1'b1))) begin
        rxDataFAST_V_data_V0_update = 1'b1;
    end else begin
        rxDataFAST_V_data_V0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5))) begin
        rxDataFAST_V_data_V_blk_n = rxDataFAST_V_data_V_empty_n;
    end else begin
        rxDataFAST_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5))) begin
        rxDataFAST_V_keep_V_blk_n = rxDataFAST_V_keep_V_empty_n;
    end else begin
        rxDataFAST_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5))) begin
        rxDataFAST_V_last_V_blk_n = rxDataFAST_V_last_V_empty_n;
    end else begin
        rxDataFAST_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V) & ~(ap_condition_233 == 1'b1)))) begin
        rxDataMonitor_V_data0_update = 1'b1;
    end else begin
        rxDataMonitor_V_data0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)))) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V)))) begin
        rxDataMonitor_V_data_blk_n = rxDataMonitor_V_data_empty_n;
    end else begin
        rxDataMonitor_V_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)))) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V)))) begin
        rxDataMonitor_V_keep_blk_n = rxDataMonitor_V_keep_empty_n;
    end else begin
        rxDataMonitor_V_keep_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)))) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V)))) begin
        rxDataMonitor_V_last_blk_n = rxDataMonitor_V_last_empty_n;
    end else begin
        rxDataMonitor_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3))) begin
        rxLengthFAST_V_V_blk_n = rxLengthFAST_V_V_empty_n;
    end else begin
        rxLengthFAST_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1))) begin
        rxLengthFAST_V_V_read = 1'b1;
    end else begin
        rxLengthFAST_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))))) begin
        rxLengthMonitor_V_V_blk_n = rxLengthMonitor_V_V_empty_n;
    end else begin
        rxLengthMonitor_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & ~(ap_condition_233 == 1'b1))) begin
        rxLengthMonitor_V_V_read = 1'b1;
    end else begin
        rxLengthMonitor_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3))) begin
        rxMetadataFAST_V_blk_n = rxMetadataFAST_V_empty_n;
    end else begin
        rxMetadataFAST_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1))) begin
        rxMetadataFAST_V_read = 1'b1;
    end else begin
        rxMetadataFAST_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))))) begin
        rxMetadataMonitor_V_blk_n = rxMetadataMonitor_V_empty_n;
    end else begin
        rxMetadataMonitor_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & ~(ap_condition_233 == 1'b1))) begin
        rxMetadataMonitor_V_read = 1'b1;
    end else begin
        rxMetadataMonitor_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3))) begin
        rxTimeFAST_V_V_blk_n = rxTimeFAST_V_V_empty_n;
    end else begin
        rxTimeFAST_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1))) begin
        rxTimeFAST_V_V_read = 1'b1;
    end else begin
        rxTimeFAST_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5) & ~(ap_condition_233 == 1'b1)))) begin
        txDataNetwork_V_data1_update = 1'b1;
    end else begin
        txDataNetwork_V_data1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5)) | ((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3)) | ((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)))) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V)))) begin
        txDataNetwork_V_data_blk_n = txDataNetwork_V_data_full_n;
    end else begin
        txDataNetwork_V_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5) & ~(ap_condition_233 == 1'b1))) begin
        txDataNetwork_V_data_din = rxDataFAST_V_data_V_dout;
    end else if (((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1))) begin
        txDataNetwork_V_data_din = timestamp_V_fu_339_p2;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V) & ~(ap_condition_233 == 1'b1)))) begin
        txDataNetwork_V_data_din = rxDataMonitor_V_data_dout;
    end else begin
        txDataNetwork_V_data_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5)) | ((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3)) | ((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)))) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V)))) begin
        txDataNetwork_V_keep_blk_n = txDataNetwork_V_keep_full_n;
    end else begin
        txDataNetwork_V_keep_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5) & ~(ap_condition_233 == 1'b1))) begin
        txDataNetwork_V_keep_din = rxDataFAST_V_keep_V_dout;
    end else if (((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1))) begin
        txDataNetwork_V_keep_din = ap_const_lv8_FF;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V) & ~(ap_condition_233 == 1'b1)))) begin
        txDataNetwork_V_keep_din = rxDataMonitor_V_keep_dout;
    end else begin
        txDataNetwork_V_keep_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5)) | ((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3)) | ((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)))) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V)))) begin
        txDataNetwork_V_last_blk_n = txDataNetwork_V_last_full_n;
    end else begin
        txDataNetwork_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5) & ~(ap_condition_233 == 1'b1))) begin
        txDataNetwork_V_last_din = rxDataFAST_V_last_V_dout;
    end else if (((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1))) begin
        txDataNetwork_V_last_din = 1'b0;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V) & ~(ap_condition_233 == 1'b1)))) begin
        txDataNetwork_V_last_din = rxDataMonitor_V_last_dout;
    end else begin
        txDataNetwork_V_last_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3)) | ((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)))))) begin
        txLengthNetwork_V_V_blk_n = txLengthNetwork_V_V_full_n;
    end else begin
        txLengthNetwork_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_233 == 1'b1))) begin
        if ((ap_condition_136 == 1'b1)) begin
            txLengthNetwork_V_V_din = tmp_V_3_fu_346_p2;
        end else if ((ap_condition_163 == 1'b1)) begin
            txLengthNetwork_V_V_din = rxLengthMonitor_V_V_dout;
        end else begin
            txLengthNetwork_V_V_din = 'bx;
        end
    end else begin
        txLengthNetwork_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1)))) begin
        txLengthNetwork_V_V_write = 1'b1;
    end else begin
        txLengthNetwork_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3)) | ((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)))))) begin
        txMetadataNetwork_V_blk_n = txMetadataNetwork_V_full_n;
    end else begin
        txMetadataNetwork_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_233 == 1'b1))) begin
        if ((ap_condition_136 == 1'b1)) begin
            txMetadataNetwork_V_din = rxMetadataFAST_V_dout;
        end else if ((ap_condition_163 == 1'b1)) begin
            txMetadataNetwork_V_din = rxMetadataMonitor_V_dout;
        end else begin
            txMetadataNetwork_V_din = 'bx;
        end
    end else begin
        txMetadataNetwork_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & ~(ap_condition_233 == 1'b1)) | ((ap_CS_fsm_state1 == 1'b1) & (1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(ap_condition_233 == 1'b1)))) begin
        txMetadataNetwork_V_write = 1'b1;
    end else begin
        txMetadataNetwork_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

always @ (*) begin
    ap_condition_136 = ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3));
end

always @ (*) begin
    ap_condition_163 = (((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)));
end

always @ (*) begin
    ap_condition_233 = ((CurrTime_V_V_empty_n == 1'b0) | ((((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & (rxDataMonitor_V_data0_status == 1'b0)) | ((((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & (txDataNetwork_V_data1_status == 1'b0)) | ((((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & (rxMetadataMonitor_V_empty_n == 1'b0)) | ((((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & (txMetadataNetwork_V_full_n == 1'b0)) | ((((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & (rxLengthMonitor_V_V_empty_n == 1'b0)) | ((((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & (1'b0 == tmp_7_nbreadreq_fu_168_p3) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == tmp_9_nbreadreq_fu_188_p3) & ~(1'b0 == tmp_10_nbreadreq_fu_196_p3))) & (txLengthNetwork_V_V_full_n == 1'b0)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & (rxTimeFAST_V_V_empty_n == 1'b0)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & (txDataNetwork_V_data1_status == 1'b0)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & (rxMetadataFAST_V_empty_n == 1'b0)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & (txMetadataNetwork_V_full_n == 1'b0)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & (rxLengthFAST_V_V_empty_n == 1'b0)) | ((1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == tmp_1_nbwritereq_fu_136_p3) & ~(1'b0 == tmp_3_nbwritereq_fu_144_p3) & ~(1'b0 == tmp_5_nbreadreq_fu_152_p3) & ~(1'b0 == tmp_6_nbreadreq_fu_160_p3) & ~(1'b0 == tmp_7_nbreadreq_fu_168_p3) & (txLengthNetwork_V_V_full_n == 1'b0)) | (~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5) & (rxDataFAST_V_data_V0_status == 1'b0)) | (~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & (1'b0 == streamSource_V) & ~(1'b0 == tmp_2_nbreadreq_fu_276_p5) & (txDataNetwork_V_data1_status == 1'b0)) | (~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V) & (rxDataMonitor_V_data0_status == 1'b0)) | (~(1'b0 == shimState_tx) & ~(1'b0 == tmp_nbwritereq_fu_124_p5) & ~(1'b0 == grp_nbreadreq_fu_176_p5) & ~(1'b0 == streamSource_V) & (txDataNetwork_V_data1_status == 1'b0)) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign grp_fu_308_p1 = rxDataMonitor_V_last_dout;

assign grp_nbreadreq_fu_176_p5 = (rxDataMonitor_V_data_empty_n & rxDataMonitor_V_keep_empty_n & rxDataMonitor_V_last_empty_n);

assign rxDataFAST_V_data_V0_status = (rxDataFAST_V_data_V_empty_n & rxDataFAST_V_keep_V_empty_n & rxDataFAST_V_last_V_empty_n);

assign rxDataFAST_V_data_V_read = rxDataFAST_V_data_V0_update;

assign rxDataFAST_V_keep_V_read = rxDataFAST_V_data_V0_update;

assign rxDataFAST_V_last_V_read = rxDataFAST_V_data_V0_update;

assign rxDataMonitor_V_data0_status = (rxDataMonitor_V_data_empty_n & rxDataMonitor_V_keep_empty_n & rxDataMonitor_V_last_empty_n);

assign rxDataMonitor_V_data_read = rxDataMonitor_V_data0_update;

assign rxDataMonitor_V_keep_read = rxDataMonitor_V_data0_update;

assign rxDataMonitor_V_last_read = rxDataMonitor_V_data0_update;

assign timestamp_V_fu_339_p2 = (CurrTime_V_V_dout - rxTimeFAST_V_V_dout);

assign tmp_10_nbreadreq_fu_196_p3 = rxLengthMonitor_V_V_empty_n;

assign tmp_1_nbwritereq_fu_136_p3 = txMetadataNetwork_V_full_n;

assign tmp_2_nbreadreq_fu_276_p5 = (rxDataFAST_V_data_V_empty_n & rxDataFAST_V_keep_V_empty_n & rxDataFAST_V_last_V_empty_n);

assign tmp_3_nbwritereq_fu_144_p3 = txLengthNetwork_V_V_full_n;

assign tmp_5_nbreadreq_fu_152_p3 = rxMetadataFAST_V_empty_n;

assign tmp_6_nbreadreq_fu_160_p3 = rxLengthFAST_V_V_empty_n;

assign tmp_7_nbreadreq_fu_168_p3 = rxTimeFAST_V_V_empty_n;

assign tmp_9_nbreadreq_fu_188_p3 = rxMetadataMonitor_V_empty_n;

assign tmp_V_3_fu_346_p2 = (rxLengthFAST_V_V_dout + ap_const_lv16_8);

assign tmp_last_V_2_fu_369_p1 = rxDataFAST_V_last_V_dout;

assign tmp_nbwritereq_fu_124_p5 = (txDataNetwork_V_data_full_n & txDataNetwork_V_keep_full_n & txDataNetwork_V_last_full_n);

assign txDataNetwork_V_data1_status = (txDataNetwork_V_data_full_n & txDataNetwork_V_keep_full_n & txDataNetwork_V_last_full_n);

assign txDataNetwork_V_data_write = txDataNetwork_V_data1_update;

assign txDataNetwork_V_keep_write = txDataNetwork_V_data1_update;

assign txDataNetwork_V_last_write = txDataNetwork_V_data1_update;

endmodule //appMuxTxPath
