

================================================================
== Vitis HLS Report for 'bbgemm'
================================================================
* Date:           Fri Apr  4 02:23:35 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.619 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262158|   262158|  1.311 ms|  1.311 ms|  262159|  262159|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loopjj_loopi_loopk  |   262156|   262156|        21|          8|          1|  32768|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      463|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|      769|      807|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      580|    -|
|Register             |        -|     -|     1419|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    11|     2188|     1850|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U2   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  11|  769|  807|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_401_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln15_fu_369_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln16_1_fu_801_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln16_fu_449_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln17_1_fu_692_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln17_fu_624_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln18_fu_541_p2       |         +|   0|  0|  12|           4|           1|
    |and_ln11_1_fu_443_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_2_fu_467_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_fu_431_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_257         |       and|   0|  0|   2|           1|           1|
    |ap_condition_311         |       and|   0|  0|   2|           1|           1|
    |ap_condition_430         |       and|   0|  0|   2|           1|           1|
    |ap_condition_969         |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_363_p2      |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln16_fu_387_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln17_fu_437_p2      |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln18_fu_425_p2      |      icmp|   0|  0|   9|           4|           5|
    |or_ln11_10_fu_487_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln11_1_fu_461_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_2_fu_481_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_3_fu_786_p2      |        or|   0|  0|  12|          12|           1|
    |or_ln11_4_fu_823_p2      |        or|   0|  0|  12|          12|           2|
    |or_ln11_5_fu_842_p2      |        or|   0|  0|  12|          12|           2|
    |or_ln11_6_fu_862_p2      |        or|   0|  0|  12|          12|           3|
    |or_ln11_7_fu_881_p2      |        or|   0|  0|  12|          12|           3|
    |or_ln11_8_fu_896_p2      |        or|   0|  0|  12|          12|           3|
    |or_ln11_9_fu_911_p2      |        or|   0|  0|  12|          12|           3|
    |or_ln11_fu_594_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln23_1_fu_672_p2      |        or|   0|  0|  12|           2|          12|
    |or_ln23_2_fu_682_p2      |        or|   0|  0|  12|           2|          12|
    |or_ln23_3_fu_715_p2      |        or|   0|  0|  12|           3|          12|
    |or_ln23_4_fu_725_p2      |        or|   0|  0|  12|           3|          12|
    |or_ln23_5_fu_744_p2      |        or|   0|  0|  12|           3|          12|
    |or_ln23_6_fu_754_p2      |        or|   0|  0|  12|           3|          12|
    |or_ln23_fu_530_p2        |        or|   0|  0|  12|           1|          12|
    |select_ln11_1_fu_411_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln11_2_fu_587_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln11_3_fu_598_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln11_4_fu_617_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln11_5_fu_493_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln11_6_fu_641_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln11_fu_393_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln15_fu_781_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln16_1_fu_806_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln16_fu_473_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln17_1_fu_697_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln17_fu_648_p3    |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_1_fu_455_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_fu_419_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 463|         238|         244|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  49|          9|    1|          9|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten115_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten61_load   |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|   11|         22|
    |ap_sig_allocacmp_jj_1                    |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load                  |   9|          2|    4|          8|
    |ap_sig_allocacmp_kk_load                 |   9|          2|    7|         14|
    |grp_fu_293_p0                            |  49|          9|   64|        576|
    |grp_fu_293_p1                            |  49|          9|   64|        576|
    |grp_fu_297_p0                            |  14|          3|   64|        192|
    |grp_fu_297_p1                            |  49|          9|   64|        576|
    |i_fu_110                                 |   9|          2|    7|         14|
    |indvar_flatten115_fu_130                 |   9|          2|   16|         32|
    |indvar_flatten61_fu_122                  |   9|          2|   14|         28|
    |indvar_flatten_fu_114                    |   9|          2|   11|         22|
    |jj_fu_126                                |   9|          2|    7|         14|
    |k_fu_106                                 |   9|          2|    4|          8|
    |kk_fu_118                                |   9|          2|    7|         14|
    |m2_address0                              |  26|          5|   12|         60|
    |m2_address1                              |  26|          5|   12|         60|
    |prod_address0                            |  49|          9|   12|        108|
    |prod_address1                            |  49|          9|   12|        108|
    |prod_d0                                  |  49|          9|   64|        576|
    |reg_305                                  |   9|          2|   64|        128|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 580|        114|  563|       3229|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln15_1_reg_1057                   |   7|   0|    7|          0|
    |add_ln23_1_reg_1095                   |  12|   0|   12|          0|
    |and_ln11_1_reg_1073                   |   1|   0|    1|          0|
    |and_ln11_2_reg_1079                   |   1|   0|    1|          0|
    |ap_CS_fsm                             |   8|   0|    8|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |i_fu_110                              |   7|   0|    7|          0|
    |icmp_ln15_reg_1035                    |   1|   0|    1|          0|
    |icmp_ln15_reg_1035_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln16_reg_1049                    |   1|   0|    1|          0|
    |indvar_flatten115_fu_130              |  16|   0|   16|          0|
    |indvar_flatten61_fu_122               |  14|   0|   14|          0|
    |indvar_flatten61_load_reg_1044        |  14|   0|   14|          0|
    |indvar_flatten_fu_114                 |  11|   0|   11|          0|
    |indvar_flatten_load_reg_1039          |  11|   0|   11|          0|
    |jj_1_reg_1025                         |   7|   0|    7|          0|
    |jj_fu_126                             |   7|   0|    7|          0|
    |k_fu_106                              |   4|   0|    4|          0|
    |kk_fu_118                             |   7|   0|    7|          0|
    |m1_load_reg_1142                      |  64|   0|   64|          0|
    |m2_load_2_reg_1147                    |  64|   0|   64|          0|
    |m2_load_3_reg_1152                    |  64|   0|   64|          0|
    |m2_load_5_reg_1177                    |  64|   0|   64|          0|
    |m2_load_7_reg_1197                    |  64|   0|   64|          0|
    |mul_1_reg_1239                        |  64|   0|   64|          0|
    |mul_2_reg_1260                        |  64|   0|   64|          0|
    |mul_3_reg_1281                        |  64|   0|   64|          0|
    |mul_4_reg_1302                        |  64|   0|   64|          0|
    |mul_5_reg_1318                        |  64|   0|   64|          0|
    |mul_6_reg_1334                        |  64|   0|   64|          0|
    |mul_7_reg_1350                        |  64|   0|   64|          0|
    |mul_reg_1218                          |  64|   0|   64|          0|
    |prod_addr_1_reg_1223                  |  11|   0|   12|          1|
    |prod_addr_2_reg_1244                  |  11|   0|   12|          1|
    |prod_addr_3_reg_1265                  |  10|   0|   12|          2|
    |prod_addr_4_reg_1286                  |  11|   0|   12|          1|
    |prod_addr_5_reg_1307                  |  10|   0|   12|          2|
    |prod_addr_6_reg_1323                  |  10|   0|   12|          2|
    |prod_addr_7_reg_1339                  |   9|   0|   12|          3|
    |prod_addr_reg_1207                    |  12|   0|   12|          0|
    |reg_301                               |  64|   0|   64|          0|
    |reg_305                               |  64|   0|   64|          0|
    |reg_310                               |  64|   0|   64|          0|
    |reg_314                               |  64|   0|   64|          0|
    |select_ln11_1_reg_1067                |   6|   0|    6|          0|
    |select_ln11_6_reg_1115                |  12|   0|   12|          0|
    |select_ln11_6_reg_1115_pp0_iter1_reg  |  12|   0|   12|          0|
    |temp_x_reg_1167                       |  64|   0|   64|          0|
    |tmp_reg_1090                          |   3|   0|    3|          0|
    |trunc_ln20_reg_1085                   |   3|   0|    3|          0|
    |trunc_ln23_1_reg_1062                 |   6|   0|    6|          0|
    |trunc_ln23_reg_1030                   |   6|   0|    6|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1419|   0| 1431|         12|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|        bbgemm|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|        bbgemm|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|        bbgemm|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|        bbgemm|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|        bbgemm|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|        bbgemm|  return value|
|m1_address0    |  out|   12|   ap_memory|            m1|         array|
|m1_ce0         |  out|    1|   ap_memory|            m1|         array|
|m1_q0          |   in|   64|   ap_memory|            m1|         array|
|m2_address0    |  out|   12|   ap_memory|            m2|         array|
|m2_ce0         |  out|    1|   ap_memory|            m2|         array|
|m2_q0          |   in|   64|   ap_memory|            m2|         array|
|m2_address1    |  out|   12|   ap_memory|            m2|         array|
|m2_ce1         |  out|    1|   ap_memory|            m2|         array|
|m2_q1          |   in|   64|   ap_memory|            m2|         array|
|prod_address0  |  out|   12|   ap_memory|          prod|         array|
|prod_ce0       |  out|    1|   ap_memory|          prod|         array|
|prod_we0       |  out|    1|   ap_memory|          prod|         array|
|prod_d0        |  out|   64|   ap_memory|          prod|         array|
|prod_address1  |  out|   12|   ap_memory|          prod|         array|
|prod_ce1       |  out|    1|   ap_memory|          prod|         array|
|prod_q1        |   in|   64|   ap_memory|          prod|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 8, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 24 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kk = alloca i32 1"   --->   Operation 27 'alloca' 'kk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten61 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 29 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten115 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gemm.c:10]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln15 = store i16 0, i16 %indvar_flatten115" [gemm.c:15]   --->   Operation 38 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 0, i7 %jj" [gemm.c:15]   --->   Operation 39 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln15 = store i14 0, i14 %indvar_flatten61" [gemm.c:15]   --->   Operation 40 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 0, i7 %kk" [gemm.c:15]   --->   Operation 41 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln15 = store i11 0, i11 %indvar_flatten" [gemm.c:15]   --->   Operation 42 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 0, i7 %i" [gemm.c:15]   --->   Operation 43 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln15 = store i4 0, i4 %k" [gemm.c:15]   --->   Operation 44 'store' 'store_ln15' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loopj" [gemm.c:15]   --->   Operation 45 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%jj_1 = load i7 %jj" [gemm.c:23]   --->   Operation 46 'load' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten115_load = load i16 %indvar_flatten115" [gemm.c:15]   --->   Operation 47 'load' 'indvar_flatten115_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i7 %jj_1" [gemm.c:23]   --->   Operation 48 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%icmp_ln15 = icmp_eq  i16 %indvar_flatten115_load, i16 32768" [gemm.c:15]   --->   Operation 49 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln15 = add i16 %indvar_flatten115_load, i16 1" [gemm.c:15]   --->   Operation 50 'add' 'add_ln15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc36, void %for.end38" [gemm.c:15]   --->   Operation 51 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [gemm.c:11]   --->   Operation 52 'load' 'k_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [gemm.c:17]   --->   Operation 53 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kk_load = load i7 %kk" [gemm.c:11]   --->   Operation 54 'load' 'kk_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten61_load = load i14 %indvar_flatten61" [gemm.c:16]   --->   Operation 55 'load' 'indvar_flatten61_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.65ns)   --->   "%icmp_ln16 = icmp_eq  i14 %indvar_flatten61_load, i14 4096" [gemm.c:16]   --->   Operation 56 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.30ns)   --->   "%select_ln11 = select i1 %icmp_ln16, i7 0, i7 %kk_load" [gemm.c:11]   --->   Operation 57 'select' 'select_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln15_1 = add i7 %jj_1, i7 8" [gemm.c:15]   --->   Operation 58 'add' 'add_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i7 %add_ln15_1" [gemm.c:23]   --->   Operation 59 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.29ns)   --->   "%select_ln11_1 = select i1 %icmp_ln16, i6 %trunc_ln23_1, i6 %trunc_ln23" [gemm.c:11]   --->   Operation 60 'select' 'select_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns)   --->   "%xor_ln11 = xor i1 %icmp_ln16, i1 1" [gemm.c:11]   --->   Operation 61 'xor' 'xor_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.65ns)   --->   "%icmp_ln18 = icmp_eq  i4 %k_load, i4 8" [gemm.c:18]   --->   Operation 62 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln11_2)   --->   "%and_ln11 = and i1 %icmp_ln18, i1 %xor_ln11" [gemm.c:11]   --->   Operation 63 'and' 'and_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.61ns)   --->   "%icmp_ln17 = icmp_eq  i11 %indvar_flatten_load, i11 512" [gemm.c:17]   --->   Operation 64 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln11_1 = and i1 %icmp_ln17, i1 %xor_ln11" [gemm.c:11]   --->   Operation 65 'and' 'and_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln16 = add i7 %select_ln11, i7 8" [gemm.c:16]   --->   Operation 66 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln11_2)   --->   "%xor_ln11_1 = xor i1 %icmp_ln17, i1 1" [gemm.c:11]   --->   Operation 67 'xor' 'xor_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln11_2)   --->   "%or_ln11_1 = or i1 %icmp_ln16, i1 %xor_ln11_1" [gemm.c:11]   --->   Operation 68 'or' 'or_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln11_2 = and i1 %and_ln11, i1 %or_ln11_1" [gemm.c:11]   --->   Operation 69 'and' 'and_ln11_2' <Predicate = (!icmp_ln15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.30ns)   --->   "%select_ln16 = select i1 %and_ln11_1, i7 %add_ln16, i7 %select_ln11" [gemm.c:16]   --->   Operation 70 'select' 'select_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_5)   --->   "%or_ln11_2 = or i1 %and_ln11_2, i1 %and_ln11_1" [gemm.c:11]   --->   Operation 71 'or' 'or_ln11_2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_5)   --->   "%or_ln11_10 = or i1 %or_ln11_2, i1 %icmp_ln16" [gemm.c:11]   --->   Operation 72 'or' 'or_ln11_10' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln11_5 = select i1 %or_ln11_10, i4 0, i4 %k_load" [gemm.c:11]   --->   Operation 73 'select' 'select_ln11_5' <Predicate = (!icmp_ln15)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i4 %select_ln11_5" [gemm.c:20]   --->   Operation 74 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln16, i32 3, i32 5" [gemm.c:23]   --->   Operation 75 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add_ln23_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %tmp, i3 %trunc_ln20, i6 %select_ln11_1" [gemm.c:23]   --->   Operation 76 'bitconcatenate' 'add_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i12 %add_ln23_1" [gemm.c:23]   --->   Operation 77 'zext' 'zext_ln23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln23" [gemm.c:23]   --->   Operation 78 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [gemm.c:23]   --->   Operation 79 'load' 'm2_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln23 = or i12 %add_ln23_1, i12 1" [gemm.c:23]   --->   Operation 80 'or' 'or_ln23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i12 %or_ln23" [gemm.c:23]   --->   Operation 81 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%m2_addr_1 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_1" [gemm.c:23]   --->   Operation 82 'getelementptr' 'm2_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.64ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [gemm.c:23]   --->   Operation 83 'load' 'm2_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln18 = add i4 %select_ln11_5, i4 1" [gemm.c:18]   --->   Operation 84 'add' 'add_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln18 = store i16 %add_ln15, i16 %indvar_flatten115" [gemm.c:18]   --->   Operation 85 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln18 = store i7 %select_ln16, i7 %kk" [gemm.c:18]   --->   Operation 86 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln18 = store i4 %add_ln18, i4 %k" [gemm.c:18]   --->   Operation 87 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i"   --->   Operation 88 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1"   --->   Operation 89 'trunc' 'empty' <Predicate = (!icmp_ln16 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 %trunc_ln23" [gemm.c:24]   --->   Operation 90 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln16 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%add_ln_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %trunc_ln23_1" [gemm.c:24]   --->   Operation 92 'bitconcatenate' 'add_ln_mid' <Predicate = (!icmp_ln15 & icmp_ln16 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%zext_ln11_8 = zext i7 %add_ln_mid" [gemm.c:11]   --->   Operation 93 'zext' 'zext_ln11_8' <Predicate = (!icmp_ln15 & icmp_ln16 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%select_ln11_2 = select i1 %icmp_ln16, i12 %zext_ln11_8, i12 %add_ln" [gemm.c:11]   --->   Operation 94 'select' 'select_ln11_2' <Predicate = (!icmp_ln15 & !and_ln11_1 & !and_ln11_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln11 = or i1 %and_ln11_1, i1 %icmp_ln16" [gemm.c:11]   --->   Operation 95 'or' 'or_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.30ns)   --->   "%select_ln11_3 = select i1 %or_ln11, i7 0, i7 %i_1" [gemm.c:11]   --->   Operation 96 'select' 'select_ln11_3' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%add_ln_mid2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %select_ln11_1" [gemm.c:24]   --->   Operation 97 'bitconcatenate' 'add_ln_mid2' <Predicate = (!icmp_ln15 & and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%zext_ln11_9 = zext i7 %add_ln_mid2" [gemm.c:11]   --->   Operation 98 'zext' 'zext_ln11_9' <Predicate = (!icmp_ln15 & and_ln11_1 & !and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln11_4 = select i1 %and_ln11_1, i12 %zext_ln11_9, i12 %select_ln11_2" [gemm.c:11]   --->   Operation 99 'select' 'select_ln11_4' <Predicate = (!icmp_ln15 & !and_ln11_2)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln17 = add i7 %select_ln11_3, i7 1" [gemm.c:17]   --->   Operation 100 'add' 'add_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_6)   --->   "%empty_9 = trunc i7 %add_ln17" [gemm.c:17]   --->   Operation 101 'trunc' 'empty_9' <Predicate = (!icmp_ln15 & and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_6)   --->   "%add_ln_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_9, i6 %select_ln11_1" [gemm.c:24]   --->   Operation 102 'bitconcatenate' 'add_ln_mid1' <Predicate = (!icmp_ln15 & and_ln11_2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln11_6 = select i1 %and_ln11_2, i12 %add_ln_mid1, i12 %select_ln11_4" [gemm.c:11]   --->   Operation 103 'select' 'select_ln11_6' <Predicate = (!icmp_ln15)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.30ns)   --->   "%select_ln17 = select i1 %and_ln11_2, i7 %add_ln17, i7 %select_ln11_3" [gemm.c:17]   --->   Operation 104 'select' 'select_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i7 %select_ln17" [gemm.c:21]   --->   Operation 105 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%add_ln21_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3, i6 %trunc_ln21, i3 %tmp, i3 %trunc_ln20" [gemm.c:21]   --->   Operation 106 'bitconcatenate' 'add_ln21_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i12 %add_ln21_1" [gemm.c:21]   --->   Operation 107 'zext' 'zext_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln21" [gemm.c:21]   --->   Operation 108 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [gemm.c:21]   --->   Operation 109 'load' 'm1_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 110 [1/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [gemm.c:23]   --->   Operation 110 'load' 'm2_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 111 [1/2] (1.64ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [gemm.c:23]   --->   Operation 111 'load' 'm2_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln23_1 = or i12 %add_ln23_1, i12 2" [gemm.c:23]   --->   Operation 112 'or' 'or_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i12 %or_ln23_1" [gemm.c:23]   --->   Operation 113 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%m2_addr_2 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_2" [gemm.c:23]   --->   Operation 114 'getelementptr' 'm2_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (1.64ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [gemm.c:23]   --->   Operation 115 'load' 'm2_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln23_2 = or i12 %add_ln23_1, i12 3" [gemm.c:23]   --->   Operation 116 'or' 'or_ln23_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i12 %or_ln23_2" [gemm.c:23]   --->   Operation 117 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%m2_addr_3 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_3" [gemm.c:23]   --->   Operation 118 'getelementptr' 'm2_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (1.64ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [gemm.c:23]   --->   Operation 119 'load' 'm2_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 120 [1/1] (0.73ns)   --->   "%add_ln17_1 = add i11 %indvar_flatten_load, i11 1" [gemm.c:17]   --->   Operation 120 'add' 'add_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.30ns)   --->   "%select_ln17_1 = select i1 %or_ln11, i11 1, i11 %add_ln17_1" [gemm.c:17]   --->   Operation 121 'select' 'select_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.38ns)   --->   "%store_ln18 = store i11 %select_ln17_1, i11 %indvar_flatten" [gemm.c:18]   --->   Operation 122 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln18 = store i7 %select_ln17, i7 %i" [gemm.c:18]   --->   Operation 123 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 124 [1/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [gemm.c:21]   --->   Operation 124 'load' 'm1_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 125 [1/2] (1.64ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [gemm.c:23]   --->   Operation 125 'load' 'm2_load_2' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 126 [1/2] (1.64ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [gemm.c:23]   --->   Operation 126 'load' 'm2_load_3' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln23_3 = or i12 %add_ln23_1, i12 4" [gemm.c:23]   --->   Operation 127 'or' 'or_ln23_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i12 %or_ln23_3" [gemm.c:23]   --->   Operation 128 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%m2_addr_4 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_4" [gemm.c:23]   --->   Operation 129 'getelementptr' 'm2_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (1.64ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [gemm.c:23]   --->   Operation 130 'load' 'm2_load_4' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln23_4 = or i12 %add_ln23_1, i12 5" [gemm.c:23]   --->   Operation 131 'or' 'or_ln23_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i12 %or_ln23_4" [gemm.c:23]   --->   Operation 132 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%m2_addr_5 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_5" [gemm.c:23]   --->   Operation 133 'getelementptr' 'm2_addr_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (1.64ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [gemm.c:23]   --->   Operation 134 'load' 'm2_load_5' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%temp_x = bitcast i64 %m1_load" [gemm.c:21]   --->   Operation 135 'bitcast' 'temp_x' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %m2_load" [gemm.c:23]   --->   Operation 136 'bitcast' 'bitcast_ln23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 137 [5/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 137 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/2] (1.64ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [gemm.c:23]   --->   Operation 138 'load' 'm2_load_4' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 139 [1/2] (1.64ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [gemm.c:23]   --->   Operation 139 'load' 'm2_load_5' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln23_5 = or i12 %add_ln23_1, i12 6" [gemm.c:23]   --->   Operation 140 'or' 'or_ln23_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i12 %or_ln23_5" [gemm.c:23]   --->   Operation 141 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%m2_addr_6 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_6" [gemm.c:23]   --->   Operation 142 'getelementptr' 'm2_addr_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (1.64ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [gemm.c:23]   --->   Operation 143 'load' 'm2_load_6' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln23_6 = or i12 %add_ln23_1, i12 7" [gemm.c:23]   --->   Operation 144 'or' 'or_ln23_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i12 %or_ln23_6" [gemm.c:23]   --->   Operation 145 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%m2_addr_7 = getelementptr i64 %m2, i64 0, i64 %zext_ln23_7" [gemm.c:23]   --->   Operation 146 'getelementptr' 'm2_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.64ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [gemm.c:23]   --->   Operation 147 'load' 'm2_load_7' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 148 [4/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 148 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %m2_load_1" [gemm.c:23]   --->   Operation 149 'bitcast' 'bitcast_ln23_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 150 [5/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 150 'dmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/2] (1.64ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [gemm.c:23]   --->   Operation 151 'load' 'm2_load_6' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 152 [1/2] (1.64ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [gemm.c:23]   --->   Operation 152 'load' 'm2_load_7' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 153 [3/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 153 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [4/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 154 'dmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i64 %m2_load_2" [gemm.c:23]   --->   Operation 155 'bitcast' 'bitcast_ln23_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 156 [5/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 156 'dmul' 'mul_2' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i12 %select_ln11_6" [gemm.c:11]   --->   Operation 157 'zext' 'zext_ln11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 158 [2/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 158 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln11" [gemm.c:24]   --->   Operation 159 'getelementptr' 'prod_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 160 [2/2] (1.64ns)   --->   "%prod_load = load i12 %prod_addr" [gemm.c:24]   --->   Operation 160 'load' 'prod_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 161 [3/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 161 'dmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [4/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 162 'dmul' 'mul_2' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i64 %m2_load_3" [gemm.c:23]   --->   Operation 163 'bitcast' 'bitcast_ln23_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 164 [5/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 164 'dmul' 'mul_3' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 165 [1/1] (0.30ns)   --->   "%select_ln15 = select i1 %icmp_ln16, i7 %add_ln15_1, i7 %jj_1" [gemm.c:15]   --->   Operation 165 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln11_3 = or i12 %select_ln11_6, i12 1" [gemm.c:11]   --->   Operation 166 'or' 'or_ln11_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i12 %or_ln11_3" [gemm.c:11]   --->   Operation 167 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 168 [1/5] (3.33ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln23" [gemm.c:23]   --->   Operation 168 'dmul' 'mul' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/2] (1.64ns)   --->   "%prod_load = load i12 %prod_addr" [gemm.c:24]   --->   Operation 169 'load' 'prod_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 170 [2/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 170 'dmul' 'mul_1' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_1" [gemm.c:24]   --->   Operation 171 'getelementptr' 'prod_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (1.64ns)   --->   "%prod_load_1 = load i12 %prod_addr_1" [gemm.c:24]   --->   Operation 172 'load' 'prod_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 173 [3/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 173 'dmul' 'mul_2' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [4/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 174 'dmul' 'mul_3' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i64 %m2_load_4" [gemm.c:23]   --->   Operation 175 'bitcast' 'bitcast_ln23_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 176 [5/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 176 'dmul' 'mul_4' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.76ns)   --->   "%add_ln16_1 = add i14 %indvar_flatten61_load, i14 1" [gemm.c:16]   --->   Operation 177 'add' 'add_ln16_1' <Predicate = (!icmp_ln15 & !icmp_ln16)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.34ns)   --->   "%select_ln16_1 = select i1 %icmp_ln16, i14 1, i14 %add_ln16_1" [gemm.c:16]   --->   Operation 178 'select' 'select_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.38ns)   --->   "%store_ln18 = store i7 %select_ln15, i7 %jj" [gemm.c:18]   --->   Operation 179 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_8 : Operation 180 [1/1] (0.38ns)   --->   "%store_ln18 = store i14 %select_ln16_1, i14 %indvar_flatten61" [gemm.c:18]   --->   Operation 180 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln11_4 = or i12 %select_ln11_6, i12 2" [gemm.c:11]   --->   Operation 181 'or' 'or_ln11_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i12 %or_ln11_4" [gemm.c:11]   --->   Operation 182 'zext' 'zext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %prod_load" [gemm.c:24]   --->   Operation 183 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [5/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 184 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/5] (3.33ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln23_1" [gemm.c:23]   --->   Operation 185 'dmul' 'mul_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/2] (1.64ns)   --->   "%prod_load_1 = load i12 %prod_addr_1" [gemm.c:24]   --->   Operation 186 'load' 'prod_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 187 [2/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 187 'dmul' 'mul_2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_2" [gemm.c:24]   --->   Operation 188 'getelementptr' 'prod_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [2/2] (1.64ns)   --->   "%prod_load_2 = load i12 %prod_addr_2" [gemm.c:24]   --->   Operation 189 'load' 'prod_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 190 [3/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 190 'dmul' 'mul_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [4/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 191 'dmul' 'mul_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln23_5 = bitcast i64 %m2_load_5" [gemm.c:23]   --->   Operation 192 'bitcast' 'bitcast_ln23_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [5/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 193 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln11_5 = or i12 %select_ln11_6, i12 3" [gemm.c:11]   --->   Operation 194 'or' 'or_ln11_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i12 %or_ln11_5" [gemm.c:11]   --->   Operation 195 'zext' 'zext_ln11_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [4/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 196 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln24_8 = bitcast i64 %prod_load_1" [gemm.c:24]   --->   Operation 197 'bitcast' 'bitcast_ln24_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [5/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 198 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/5] (3.33ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln23_2" [gemm.c:23]   --->   Operation 199 'dmul' 'mul_2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/2] (1.64ns)   --->   "%prod_load_2 = load i12 %prod_addr_2" [gemm.c:24]   --->   Operation 200 'load' 'prod_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 201 [2/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 201 'dmul' 'mul_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_3" [gemm.c:24]   --->   Operation 202 'getelementptr' 'prod_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [2/2] (1.64ns)   --->   "%prod_load_3 = load i12 %prod_addr_3" [gemm.c:24]   --->   Operation 203 'load' 'prod_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 204 [3/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 204 'dmul' 'mul_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [4/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 205 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln23_6 = bitcast i64 %m2_load_6" [gemm.c:23]   --->   Operation 206 'bitcast' 'bitcast_ln23_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [5/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 207 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.33>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln11_6 = or i12 %select_ln11_6, i12 4" [gemm.c:11]   --->   Operation 208 'or' 'or_ln11_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i12 %or_ln11_6" [gemm.c:11]   --->   Operation 209 'zext' 'zext_ln11_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [3/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 210 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [4/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 211 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln24_2 = bitcast i64 %prod_load_2" [gemm.c:24]   --->   Operation 212 'bitcast' 'bitcast_ln24_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [5/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 213 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/5] (3.33ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln23_3" [gemm.c:23]   --->   Operation 214 'dmul' 'mul_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/2] (1.64ns)   --->   "%prod_load_3 = load i12 %prod_addr_3" [gemm.c:24]   --->   Operation 215 'load' 'prod_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 216 [2/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 216 'dmul' 'mul_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_4" [gemm.c:24]   --->   Operation 217 'getelementptr' 'prod_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [2/2] (1.64ns)   --->   "%prod_load_4 = load i12 %prod_addr_4" [gemm.c:24]   --->   Operation 218 'load' 'prod_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 219 [3/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 219 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [4/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 220 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln23_7 = bitcast i64 %m2_load_7" [gemm.c:23]   --->   Operation 221 'bitcast' 'bitcast_ln23_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [5/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 222 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.33>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln11_7 = or i12 %select_ln11_6, i12 5" [gemm.c:11]   --->   Operation 223 'or' 'or_ln11_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i12 %or_ln11_7" [gemm.c:11]   --->   Operation 224 'zext' 'zext_ln11_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [2/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 225 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [3/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 226 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [4/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 227 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln24_3 = bitcast i64 %prod_load_3" [gemm.c:24]   --->   Operation 228 'bitcast' 'bitcast_ln24_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [5/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 229 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/5] (3.33ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln23_4" [gemm.c:23]   --->   Operation 230 'dmul' 'mul_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/2] (1.64ns)   --->   "%prod_load_4 = load i12 %prod_addr_4" [gemm.c:24]   --->   Operation 231 'load' 'prod_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 232 [2/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 232 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%prod_addr_5 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_5" [gemm.c:24]   --->   Operation 233 'getelementptr' 'prod_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [2/2] (1.64ns)   --->   "%prod_load_5 = load i12 %prod_addr_5" [gemm.c:24]   --->   Operation 234 'load' 'prod_load_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 235 [3/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 235 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [4/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 236 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln11_8 = or i12 %select_ln11_6, i12 6" [gemm.c:11]   --->   Operation 237 'or' 'or_ln11_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i12 %or_ln11_8" [gemm.c:11]   --->   Operation 238 'zext' 'zext_ln11_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/5] (2.89ns)   --->   "%add = dadd i64 %bitcast_ln24, i64 %mul" [gemm.c:24]   --->   Operation 239 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [2/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 240 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [3/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 241 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [4/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 242 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln24_4 = bitcast i64 %prod_load_4" [gemm.c:24]   --->   Operation 243 'bitcast' 'bitcast_ln24_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [5/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 244 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [1/5] (3.33ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln23_5" [gemm.c:23]   --->   Operation 245 'dmul' 'mul_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/2] (1.64ns)   --->   "%prod_load_5 = load i12 %prod_addr_5" [gemm.c:24]   --->   Operation 246 'load' 'prod_load_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 247 [2/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 247 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%prod_addr_6 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_6" [gemm.c:24]   --->   Operation 248 'getelementptr' 'prod_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [2/2] (1.64ns)   --->   "%prod_load_6 = load i12 %prod_addr_6" [gemm.c:24]   --->   Operation 249 'load' 'prod_load_6' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 250 [3/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 250 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [gemm.c:30]   --->   Operation 313 'ret' 'ret_ln30' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln11_9 = or i12 %select_ln11_6, i12 7" [gemm.c:11]   --->   Operation 251 'or' 'or_ln11_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i12 %or_ln11_9" [gemm.c:11]   --->   Operation 252 'zext' 'zext_ln11_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %add" [gemm.c:24]   --->   Operation 253 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_1, i12 %prod_addr" [gemm.c:24]   --->   Operation 254 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 255 [1/5] (2.89ns)   --->   "%add_1 = dadd i64 %bitcast_ln24_8, i64 %mul_1" [gemm.c:24]   --->   Operation 255 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [2/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 256 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [3/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 257 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [4/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 258 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%bitcast_ln24_5 = bitcast i64 %prod_load_5" [gemm.c:24]   --->   Operation 259 'bitcast' 'bitcast_ln24_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [5/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 260 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [1/5] (3.33ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln23_6" [gemm.c:23]   --->   Operation 261 'dmul' 'mul_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/2] (1.64ns)   --->   "%prod_load_6 = load i12 %prod_addr_6" [gemm.c:24]   --->   Operation 262 'load' 'prod_load_6' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 263 [2/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 263 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%prod_addr_7 = getelementptr i64 %prod, i64 0, i64 %zext_ln11_7" [gemm.c:24]   --->   Operation 264 'getelementptr' 'prod_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [2/2] (1.64ns)   --->   "%prod_load_7 = load i12 %prod_addr_7" [gemm.c:24]   --->   Operation 265 'load' 'prod_load_7' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln24_9 = bitcast i64 %add_1" [gemm.c:24]   --->   Operation 266 'bitcast' 'bitcast_ln24_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_9, i12 %prod_addr_1" [gemm.c:24]   --->   Operation 267 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 268 [1/5] (2.89ns)   --->   "%add_2 = dadd i64 %bitcast_ln24_2, i64 %mul_2" [gemm.c:24]   --->   Operation 268 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [2/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 269 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [3/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 270 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [4/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 271 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln24_6 = bitcast i64 %prod_load_6" [gemm.c:24]   --->   Operation 272 'bitcast' 'bitcast_ln24_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [5/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 273 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 274 [1/5] (3.33ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln23_7" [gemm.c:23]   --->   Operation 274 'dmul' 'mul_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [1/2] (1.64ns)   --->   "%prod_load_7 = load i12 %prod_addr_7" [gemm.c:24]   --->   Operation 275 'load' 'prod_load_7' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln24_10 = bitcast i64 %add_2" [gemm.c:24]   --->   Operation 276 'bitcast' 'bitcast_ln24_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_10, i12 %prod_addr_2" [gemm.c:24]   --->   Operation 277 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 278 [1/5] (2.89ns)   --->   "%add_3 = dadd i64 %bitcast_ln24_3, i64 %mul_3" [gemm.c:24]   --->   Operation 278 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [2/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 279 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [3/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 280 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [4/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 281 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln24_7 = bitcast i64 %prod_load_7" [gemm.c:24]   --->   Operation 282 'bitcast' 'bitcast_ln24_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [5/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 283 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln24_11 = bitcast i64 %add_3" [gemm.c:24]   --->   Operation 284 'bitcast' 'bitcast_ln24_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_11, i12 %prod_addr_3" [gemm.c:24]   --->   Operation 285 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 286 [1/5] (2.89ns)   --->   "%add_4 = dadd i64 %bitcast_ln24_4, i64 %mul_4" [gemm.c:24]   --->   Operation 286 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [2/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 287 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [3/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 288 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [4/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 289 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln24_12 = bitcast i64 %add_4" [gemm.c:24]   --->   Operation 290 'bitcast' 'bitcast_ln24_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_12, i12 %prod_addr_4" [gemm.c:24]   --->   Operation 291 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 292 [1/5] (2.89ns)   --->   "%add_5 = dadd i64 %bitcast_ln24_5, i64 %mul_5" [gemm.c:24]   --->   Operation 292 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [2/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 293 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [3/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 294 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln24_13 = bitcast i64 %add_5" [gemm.c:24]   --->   Operation 295 'bitcast' 'bitcast_ln24_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_13, i12 %prod_addr_5" [gemm.c:24]   --->   Operation 296 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 297 [1/5] (2.89ns)   --->   "%add_6 = dadd i64 %bitcast_ln24_6, i64 %mul_6" [gemm.c:24]   --->   Operation 297 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 298 [2/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 298 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln24_14 = bitcast i64 %add_6" [gemm.c:24]   --->   Operation 299 'bitcast' 'bitcast_ln24_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_14, i12 %prod_addr_6" [gemm.c:24]   --->   Operation 300 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 301 [1/5] (2.89ns)   --->   "%add_7 = dadd i64 %bitcast_ln24_7, i64 %mul_7" [gemm.c:24]   --->   Operation 301 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.64>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopjj_loopi_loopk_str"   --->   Operation 302 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 303 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 304 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopkk_loopi_loopk_str"   --->   Operation 305 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 306 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopi_loopk_str"   --->   Operation 307 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 308 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gemm.c:11]   --->   Operation 309 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln24_15 = bitcast i64 %add_7" [gemm.c:24]   --->   Operation 310 'bitcast' 'bitcast_ln24_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (1.64ns)   --->   "%store_ln24 = store i64 %bitcast_ln24_15, i12 %prod_addr_7" [gemm.c:24]   --->   Operation 311 'store' 'store_ln24' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln18 = br void %loopj" [gemm.c:18]   --->   Operation 312 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ prod]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 0100000000000000000000]
i                      (alloca           ) [ 0110000000000000000000]
indvar_flatten         (alloca           ) [ 0110000000000000000000]
kk                     (alloca           ) [ 0100000000000000000000]
indvar_flatten61       (alloca           ) [ 0111111110000000000000]
jj                     (alloca           ) [ 0111111110000000000000]
indvar_flatten115      (alloca           ) [ 0100000000000000000000]
spectopmodule_ln10     (spectopmodule    ) [ 0000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
store_ln15             (store            ) [ 0000000000000000000000]
store_ln15             (store            ) [ 0000000000000000000000]
store_ln15             (store            ) [ 0000000000000000000000]
store_ln15             (store            ) [ 0000000000000000000000]
store_ln15             (store            ) [ 0000000000000000000000]
store_ln15             (store            ) [ 0000000000000000000000]
store_ln15             (store            ) [ 0000000000000000000000]
br_ln15                (br               ) [ 0000000000000000000000]
jj_1                   (load             ) [ 0011111110000000000000]
indvar_flatten115_load (load             ) [ 0000000000000000000000]
trunc_ln23             (trunc            ) [ 0010000000000000000000]
icmp_ln15              (icmp             ) [ 0111111111111100000000]
add_ln15               (add              ) [ 0000000000000000000000]
br_ln15                (br               ) [ 0000000000000000000000]
k_load                 (load             ) [ 0000000000000000000000]
indvar_flatten_load    (load             ) [ 0010000000000000000000]
kk_load                (load             ) [ 0000000000000000000000]
indvar_flatten61_load  (load             ) [ 0011111110000000000000]
icmp_ln16              (icmp             ) [ 0011111110000000000000]
select_ln11            (select           ) [ 0000000000000000000000]
add_ln15_1             (add              ) [ 0011111110000000000000]
trunc_ln23_1           (trunc            ) [ 0010000000000000000000]
select_ln11_1          (select           ) [ 0010000000000000000000]
xor_ln11               (xor              ) [ 0000000000000000000000]
icmp_ln18              (icmp             ) [ 0000000000000000000000]
and_ln11               (and              ) [ 0000000000000000000000]
icmp_ln17              (icmp             ) [ 0000000000000000000000]
and_ln11_1             (and              ) [ 0010000000000000000000]
add_ln16               (add              ) [ 0000000000000000000000]
xor_ln11_1             (xor              ) [ 0000000000000000000000]
or_ln11_1              (or               ) [ 0000000000000000000000]
and_ln11_2             (and              ) [ 0010000000000000000000]
select_ln16            (select           ) [ 0000000000000000000000]
or_ln11_2              (or               ) [ 0000000000000000000000]
or_ln11_10             (or               ) [ 0000000000000000000000]
select_ln11_5          (select           ) [ 0000000000000000000000]
trunc_ln20             (trunc            ) [ 0010000000000000000000]
tmp                    (partselect       ) [ 0010000000000000000000]
add_ln23_1             (bitconcatenate   ) [ 0011100000000000000000]
zext_ln23              (zext             ) [ 0000000000000000000000]
m2_addr                (getelementptr    ) [ 0010000000000000000000]
or_ln23                (or               ) [ 0000000000000000000000]
zext_ln23_1            (zext             ) [ 0000000000000000000000]
m2_addr_1              (getelementptr    ) [ 0010000000000000000000]
add_ln18               (add              ) [ 0000000000000000000000]
store_ln18             (store            ) [ 0000000000000000000000]
store_ln18             (store            ) [ 0000000000000000000000]
store_ln18             (store            ) [ 0000000000000000000000]
i_1                    (load             ) [ 0000000000000000000000]
empty                  (trunc            ) [ 0000000000000000000000]
add_ln                 (bitconcatenate   ) [ 0000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000]
add_ln_mid             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln11_8            (zext             ) [ 0000000000000000000000]
select_ln11_2          (select           ) [ 0000000000000000000000]
or_ln11                (or               ) [ 0000000000000000000000]
select_ln11_3          (select           ) [ 0000000000000000000000]
add_ln_mid2            (bitconcatenate   ) [ 0000000000000000000000]
zext_ln11_9            (zext             ) [ 0000000000000000000000]
select_ln11_4          (select           ) [ 0000000000000000000000]
add_ln17               (add              ) [ 0000000000000000000000]
empty_9                (trunc            ) [ 0000000000000000000000]
add_ln_mid1            (bitconcatenate   ) [ 0000000000000000000000]
select_ln11_6          (select           ) [ 0111111111111110000000]
select_ln17            (select           ) [ 0000000000000000000000]
trunc_ln21             (trunc            ) [ 0000000000000000000000]
add_ln21_1             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln21              (zext             ) [ 0000000000000000000000]
m1_addr                (getelementptr    ) [ 0001000000000000000000]
m2_load                (load             ) [ 0001100000000000000000]
m2_load_1              (load             ) [ 0001110000000000000000]
or_ln23_1              (or               ) [ 0000000000000000000000]
zext_ln23_2            (zext             ) [ 0000000000000000000000]
m2_addr_2              (getelementptr    ) [ 0001000000000000000000]
or_ln23_2              (or               ) [ 0000000000000000000000]
zext_ln23_3            (zext             ) [ 0000000000000000000000]
m2_addr_3              (getelementptr    ) [ 0001000000000000000000]
add_ln17_1             (add              ) [ 0000000000000000000000]
select_ln17_1          (select           ) [ 0000000000000000000000]
store_ln18             (store            ) [ 0000000000000000000000]
store_ln18             (store            ) [ 0000000000000000000000]
m1_load                (load             ) [ 0000100000000000000000]
m2_load_2              (load             ) [ 0000111000000000000000]
m2_load_3              (load             ) [ 0000111100000000000000]
or_ln23_3              (or               ) [ 0000000000000000000000]
zext_ln23_4            (zext             ) [ 0000000000000000000000]
m2_addr_4              (getelementptr    ) [ 0000100000000000000000]
or_ln23_4              (or               ) [ 0000000000000000000000]
zext_ln23_5            (zext             ) [ 0000000000000000000000]
m2_addr_5              (getelementptr    ) [ 0000100000000000000000]
temp_x                 (bitcast          ) [ 0111111111111111000000]
bitcast_ln23           (bitcast          ) [ 0000011110000000000000]
m2_load_4              (load             ) [ 0000011110000000000000]
m2_load_5              (load             ) [ 0100011111000000000000]
or_ln23_5              (or               ) [ 0000000000000000000000]
zext_ln23_6            (zext             ) [ 0000000000000000000000]
m2_addr_6              (getelementptr    ) [ 0000010000000000000000]
or_ln23_6              (or               ) [ 0000000000000000000000]
zext_ln23_7            (zext             ) [ 0000000000000000000000]
m2_addr_7              (getelementptr    ) [ 0000010000000000000000]
bitcast_ln23_1         (bitcast          ) [ 0100001111000000000000]
m2_load_6              (load             ) [ 0110001111100000000000]
m2_load_7              (load             ) [ 0111001111110000000000]
bitcast_ln23_2         (bitcast          ) [ 0110000111100000000000]
zext_ln11              (zext             ) [ 0000000000000000000000]
prod_addr              (getelementptr    ) [ 0111111011111110000000]
bitcast_ln23_3         (bitcast          ) [ 0111000011110000000000]
select_ln15            (select           ) [ 0000000000000000000000]
or_ln11_3              (or               ) [ 0000000000000000000000]
zext_ln11_1            (zext             ) [ 0000000000000000000000]
mul                    (dmul             ) [ 0111110001111100000000]
prod_load              (load             ) [ 0100000001000000000000]
prod_addr_1            (getelementptr    ) [ 0111111101111111000000]
bitcast_ln23_4         (bitcast          ) [ 0111100001111000000000]
add_ln16_1             (add              ) [ 0000000000000000000000]
select_ln16_1          (select           ) [ 0000000000000000000000]
store_ln18             (store            ) [ 0000000000000000000000]
store_ln18             (store            ) [ 0000000000000000000000]
or_ln11_4              (or               ) [ 0000000000000000000000]
zext_ln11_2            (zext             ) [ 0000000000000000000000]
bitcast_ln24           (bitcast          ) [ 0011110000111100000000]
mul_1                  (dmul             ) [ 0011111000111110000000]
prod_load_1            (load             ) [ 0010000000100000000000]
prod_addr_2            (getelementptr    ) [ 0011111110111111100000]
bitcast_ln23_5         (bitcast          ) [ 0011110000111100000000]
or_ln11_5              (or               ) [ 0000000000000000000000]
zext_ln11_3            (zext             ) [ 0000000000000000000000]
bitcast_ln24_8         (bitcast          ) [ 0001111000011110000000]
mul_2                  (dmul             ) [ 0001111100011111000000]
prod_load_2            (load             ) [ 0001000000010000000000]
prod_addr_3            (getelementptr    ) [ 0101111110011111110000]
bitcast_ln23_6         (bitcast          ) [ 0001111000011110000000]
or_ln11_6              (or               ) [ 0000000000000000000000]
zext_ln11_4            (zext             ) [ 0000000000000000000000]
bitcast_ln24_2         (bitcast          ) [ 0000111100001111000000]
mul_3                  (dmul             ) [ 0000111110001111100000]
prod_load_3            (load             ) [ 0000100000001000000000]
prod_addr_4            (getelementptr    ) [ 0110111110001111111000]
bitcast_ln23_7         (bitcast          ) [ 0000111100001111000000]
or_ln11_7              (or               ) [ 0000000000000000000000]
zext_ln11_5            (zext             ) [ 0000000000000000000000]
bitcast_ln24_3         (bitcast          ) [ 0000011110000111100000]
mul_4                  (dmul             ) [ 0100011110000111110000]
prod_load_4            (load             ) [ 0000010000000100000000]
prod_addr_5            (getelementptr    ) [ 0111011110000111111100]
or_ln11_8              (or               ) [ 0000000000000000000000]
zext_ln11_6            (zext             ) [ 0000000000000000000000]
add                    (dadd             ) [ 0000001000000010000000]
bitcast_ln24_4         (bitcast          ) [ 0100001110000011110000]
mul_5                  (dmul             ) [ 0110001110000011111000]
prod_load_5            (load             ) [ 0000001000000010000000]
prod_addr_6            (getelementptr    ) [ 0111101110000011111110]
or_ln11_9              (or               ) [ 0000000000000000000000]
zext_ln11_7            (zext             ) [ 0000000000000000000000]
bitcast_ln24_1         (bitcast          ) [ 0000000000000000000000]
store_ln24             (store            ) [ 0000000000000000000000]
add_1                  (dadd             ) [ 0000000100000001000000]
bitcast_ln24_5         (bitcast          ) [ 0110000110000001111000]
mul_6                  (dmul             ) [ 0111000110000001111100]
prod_load_6            (load             ) [ 0000000100000001000000]
prod_addr_7            (getelementptr    ) [ 0111110110000001111111]
bitcast_ln24_9         (bitcast          ) [ 0000000000000000000000]
store_ln24             (store            ) [ 0000000000000000000000]
add_2                  (dadd             ) [ 0000000010000000100000]
bitcast_ln24_6         (bitcast          ) [ 0111000010000000111100]
mul_7                  (dmul             ) [ 0111100010000000111110]
prod_load_7            (load             ) [ 0000000010000000100000]
bitcast_ln24_10        (bitcast          ) [ 0000000000000000000000]
store_ln24             (store            ) [ 0000000000000000000000]
add_3                  (dadd             ) [ 0100000000000000010000]
bitcast_ln24_7         (bitcast          ) [ 0111100000000000011110]
bitcast_ln24_11        (bitcast          ) [ 0000000000000000000000]
store_ln24             (store            ) [ 0000000000000000000000]
add_4                  (dadd             ) [ 0010000000000000001000]
bitcast_ln24_12        (bitcast          ) [ 0000000000000000000000]
store_ln24             (store            ) [ 0000000000000000000000]
add_5                  (dadd             ) [ 0001000000000000000100]
bitcast_ln24_13        (bitcast          ) [ 0000000000000000000000]
store_ln24             (store            ) [ 0000000000000000000000]
add_6                  (dadd             ) [ 0000100000000000000010]
bitcast_ln24_14        (bitcast          ) [ 0000000000000000000000]
store_ln24             (store            ) [ 0000000000000000000000]
add_7                  (dadd             ) [ 0000010000000000000001]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000]
empty_8                (speclooptripcount) [ 0000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000]
specloopname_ln11      (specloopname     ) [ 0000000000000000000000]
bitcast_ln24_15        (bitcast          ) [ 0000000000000000000000]
store_ln24             (store            ) [ 0000000000000000000000]
br_ln18                (br               ) [ 0000000000000000000000]
ret_ln30               (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prod">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopjj_loopi_loopk_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopkk_loopi_loopk_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopi_loopk_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="k_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kk_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kk/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten61_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten61/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="jj_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten115_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten115/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="m2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="64" slack="3"/>
<pin id="149" dir="1" index="7" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load/1 m2_load_1/1 m2_load_2/2 m2_load_3/2 m2_load_4/3 m2_load_5/3 m2_load_6/4 m2_load_7/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="m2_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="m1_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m1_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="m2_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="12" slack="0"/>
<pin id="176" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="m2_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_3/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="m2_addr_4_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="12" slack="0"/>
<pin id="192" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_4/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="m2_addr_5_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="12" slack="0"/>
<pin id="200" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_5/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="m2_addr_6_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="12" slack="0"/>
<pin id="208" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_6/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="m2_addr_7_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="12" slack="0"/>
<pin id="216" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_addr_7/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="prod_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="12" slack="0"/>
<pin id="224" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="7"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="0"/>
<pin id="232" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="233" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="234" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="235" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="prod_load/7 prod_load_1/8 prod_load_2/9 prod_load_3/10 prod_load_4/11 prod_load_5/12 prod_load_6/13 store_ln24/14 prod_load_7/14 store_ln24/15 store_ln24/16 store_ln24/17 store_ln24/18 store_ln24/19 store_ln24/20 store_ln24/21 "/>
</bind>
</comp>

<comp id="237" class="1004" name="prod_addr_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="12" slack="0"/>
<pin id="241" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_1/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="prod_addr_2_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="12" slack="0"/>
<pin id="249" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_2/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="prod_addr_3_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="12" slack="0"/>
<pin id="257" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_3/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="prod_addr_4_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="12" slack="0"/>
<pin id="265" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_4/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="prod_addr_5_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_5/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="prod_addr_6_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="12" slack="0"/>
<pin id="281" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_6/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="prod_addr_7_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="12" slack="0"/>
<pin id="289" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_7/14 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="1"/>
<pin id="296" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/9 add_1/10 add_2/11 add_3/12 add_4/13 add_5/14 add_6/15 add_7/16 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/4 mul_1/5 mul_2/6 mul_3/7 mul_4/8 mul_5/9 mul_6/10 mul_7/11 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="2"/>
<pin id="303" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="m2_load m2_load_4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="3"/>
<pin id="307" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="m2_load_1 m2_load_6 "/>
</bind>
</comp>

<comp id="310" class="1005" name="reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="prod_load prod_load_1 prod_load_2 prod_load_3 prod_load_4 prod_load_5 prod_load_6 prod_load_7 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add add_1 add_2 add_3 add_4 add_5 add_6 add_7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln15_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln15_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln15_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="14" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln15_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="7" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln15_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln15_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln15_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="jj_1_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="indvar_flatten115_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten115_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln23_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln15_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln15_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="k_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="indvar_flatten_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="kk_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kk_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="indvar_flatten61_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="0"/>
<pin id="386" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten61_load/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln16_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="0" index="1" bw="14" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln11_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="7" slack="0"/>
<pin id="396" dir="0" index="2" bw="7" slack="0"/>
<pin id="397" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln15_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln23_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_1/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln11_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln11_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln18_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln11_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln17_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="11" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln11_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_1/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln16_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln11_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_1/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="or_ln11_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_1/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="and_ln11_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_2/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln16_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="7" slack="0"/>
<pin id="476" dir="0" index="2" bw="7" slack="0"/>
<pin id="477" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln11_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_2/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln11_10_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_10/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln11_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_5/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln20_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="0" index="2" bw="3" slack="0"/>
<pin id="509" dir="0" index="3" bw="4" slack="0"/>
<pin id="510" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln23_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="0"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="0" index="2" bw="3" slack="0"/>
<pin id="519" dir="0" index="3" bw="6" slack="0"/>
<pin id="520" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln23_1/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln23_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln23_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="0" index="1" bw="12" slack="0"/>
<pin id="533" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln23_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln18_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln18_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln18_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="7" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln18_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="0"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="i_1_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="1"/>
<pin id="564" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="empty_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="0"/>
<pin id="571" dir="0" index="1" bw="6" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="1"/>
<pin id="573" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln_mid_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="1"/>
<pin id="580" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln_mid/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln11_8_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_8/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln11_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="12" slack="0"/>
<pin id="590" dir="0" index="2" bw="12" slack="0"/>
<pin id="591" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_ln11_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="1" slack="1"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln11_3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="7" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_3/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln_mid2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="1"/>
<pin id="610" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln_mid2/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln11_9_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="0"/>
<pin id="615" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_9/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln11_4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="0" index="1" bw="12" slack="0"/>
<pin id="620" dir="0" index="2" bw="12" slack="0"/>
<pin id="621" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_4/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln17_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="empty_9_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="0"/>
<pin id="632" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln_mid1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="12" slack="0"/>
<pin id="636" dir="0" index="1" bw="6" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="1"/>
<pin id="638" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln_mid1/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln11_6_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="0" index="1" bw="12" slack="0"/>
<pin id="644" dir="0" index="2" bw="12" slack="0"/>
<pin id="645" dir="1" index="3" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_6/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln17_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="0" index="1" bw="7" slack="0"/>
<pin id="651" dir="0" index="2" bw="7" slack="0"/>
<pin id="652" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="trunc_ln21_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="0"/>
<pin id="657" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln21_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="12" slack="0"/>
<pin id="661" dir="0" index="1" bw="6" slack="0"/>
<pin id="662" dir="0" index="2" bw="3" slack="1"/>
<pin id="663" dir="0" index="3" bw="3" slack="1"/>
<pin id="664" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln21_1/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln21_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="or_ln23_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="12" slack="1"/>
<pin id="674" dir="0" index="1" bw="12" slack="0"/>
<pin id="675" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_1/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln23_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="12" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="or_ln23_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="1"/>
<pin id="684" dir="0" index="1" bw="12" slack="0"/>
<pin id="685" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_2/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln23_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln17_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="11" slack="1"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln17_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="11" slack="0"/>
<pin id="700" dir="0" index="2" bw="11" slack="0"/>
<pin id="701" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln18_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="0"/>
<pin id="707" dir="0" index="1" bw="11" slack="1"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="store_ln18_store_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="0"/>
<pin id="712" dir="0" index="1" bw="7" slack="1"/>
<pin id="713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="or_ln23_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="12" slack="2"/>
<pin id="717" dir="0" index="1" bw="12" slack="0"/>
<pin id="718" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_3/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln23_4_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="or_ln23_4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="12" slack="2"/>
<pin id="727" dir="0" index="1" bw="12" slack="0"/>
<pin id="728" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_4/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln23_5_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="12" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="temp_x_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="1"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_x/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="bitcast_ln23_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="2"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="or_ln23_5_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="3"/>
<pin id="746" dir="0" index="1" bw="12" slack="0"/>
<pin id="747" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_5/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln23_6_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="12" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="or_ln23_6_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="3"/>
<pin id="756" dir="0" index="1" bw="12" slack="0"/>
<pin id="757" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_6/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln23_7_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="bitcast_ln23_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="3"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_1/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="bitcast_ln23_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="3"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_2/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln11_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="12" slack="5"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/7 "/>
</bind>
</comp>

<comp id="777" class="1004" name="bitcast_ln23_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="4"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_3/7 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln15_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="7"/>
<pin id="783" dir="0" index="1" bw="7" slack="7"/>
<pin id="784" dir="0" index="2" bw="7" slack="7"/>
<pin id="785" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/8 "/>
</bind>
</comp>

<comp id="786" class="1004" name="or_ln11_3_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="12" slack="6"/>
<pin id="788" dir="0" index="1" bw="12" slack="0"/>
<pin id="789" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_3/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln11_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="12" slack="0"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/8 "/>
</bind>
</comp>

<comp id="796" class="1004" name="bitcast_ln23_4_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="4"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_4/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln16_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="14" slack="7"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/8 "/>
</bind>
</comp>

<comp id="806" class="1004" name="select_ln16_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="7"/>
<pin id="808" dir="0" index="1" bw="14" slack="0"/>
<pin id="809" dir="0" index="2" bw="14" slack="0"/>
<pin id="810" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="store_ln18_store_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="7" slack="0"/>
<pin id="815" dir="0" index="1" bw="7" slack="7"/>
<pin id="816" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/8 "/>
</bind>
</comp>

<comp id="818" class="1004" name="store_ln18_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="14" slack="0"/>
<pin id="820" dir="0" index="1" bw="14" slack="7"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="or_ln11_4_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="12" slack="7"/>
<pin id="825" dir="0" index="1" bw="12" slack="0"/>
<pin id="826" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_4/9 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln11_2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/9 "/>
</bind>
</comp>

<comp id="833" class="1004" name="bitcast_ln24_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="1"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="bitcast_ln23_5_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="64" slack="5"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_5/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="or_ln11_5_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="8"/>
<pin id="844" dir="0" index="1" bw="12" slack="0"/>
<pin id="845" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_5/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln11_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="12" slack="0"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_3/10 "/>
</bind>
</comp>

<comp id="852" class="1004" name="bitcast_ln24_8_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_8/10 "/>
</bind>
</comp>

<comp id="857" class="1004" name="bitcast_ln23_6_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="5"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_6/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="or_ln11_6_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="12" slack="9"/>
<pin id="864" dir="0" index="1" bw="12" slack="0"/>
<pin id="865" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_6/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln11_4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="12" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_4/11 "/>
</bind>
</comp>

<comp id="872" class="1004" name="bitcast_ln24_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_2/11 "/>
</bind>
</comp>

<comp id="877" class="1004" name="bitcast_ln23_7_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="6"/>
<pin id="879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_7/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="or_ln11_7_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="12" slack="10"/>
<pin id="883" dir="0" index="1" bw="12" slack="0"/>
<pin id="884" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_7/12 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln11_5_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="12" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_5/12 "/>
</bind>
</comp>

<comp id="891" class="1004" name="bitcast_ln24_3_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_3/12 "/>
</bind>
</comp>

<comp id="896" class="1004" name="or_ln11_8_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="11"/>
<pin id="898" dir="0" index="1" bw="12" slack="0"/>
<pin id="899" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_8/13 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln11_6_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="12" slack="0"/>
<pin id="903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_6/13 "/>
</bind>
</comp>

<comp id="906" class="1004" name="bitcast_ln24_4_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="1"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_4/13 "/>
</bind>
</comp>

<comp id="911" class="1004" name="or_ln11_9_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="12" slack="12"/>
<pin id="913" dir="0" index="1" bw="12" slack="0"/>
<pin id="914" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_9/14 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln11_7_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="12" slack="0"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_7/14 "/>
</bind>
</comp>

<comp id="921" class="1004" name="bitcast_ln24_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="1"/>
<pin id="923" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_1/14 "/>
</bind>
</comp>

<comp id="926" class="1004" name="bitcast_ln24_5_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="1"/>
<pin id="928" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_5/14 "/>
</bind>
</comp>

<comp id="931" class="1004" name="bitcast_ln24_9_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="1"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_9/15 "/>
</bind>
</comp>

<comp id="936" class="1004" name="bitcast_ln24_6_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="1"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_6/15 "/>
</bind>
</comp>

<comp id="941" class="1004" name="bitcast_ln24_10_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="1"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_10/16 "/>
</bind>
</comp>

<comp id="946" class="1004" name="bitcast_ln24_7_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="64" slack="1"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_7/16 "/>
</bind>
</comp>

<comp id="951" class="1004" name="bitcast_ln24_11_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="1"/>
<pin id="953" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_11/17 "/>
</bind>
</comp>

<comp id="956" class="1004" name="bitcast_ln24_12_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="1"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_12/18 "/>
</bind>
</comp>

<comp id="961" class="1004" name="bitcast_ln24_13_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="64" slack="1"/>
<pin id="963" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_13/19 "/>
</bind>
</comp>

<comp id="966" class="1004" name="bitcast_ln24_14_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="1"/>
<pin id="968" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_14/20 "/>
</bind>
</comp>

<comp id="971" class="1004" name="bitcast_ln24_15_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="1"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_15/21 "/>
</bind>
</comp>

<comp id="976" class="1005" name="k_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="4" slack="0"/>
<pin id="978" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="983" class="1005" name="i_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="7" slack="0"/>
<pin id="985" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="990" class="1005" name="indvar_flatten_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="11" slack="0"/>
<pin id="992" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="997" class="1005" name="kk_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="7" slack="0"/>
<pin id="999" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="kk "/>
</bind>
</comp>

<comp id="1004" class="1005" name="indvar_flatten61_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="14" slack="0"/>
<pin id="1006" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten61 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="jj_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="0"/>
<pin id="1013" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="1018" class="1005" name="indvar_flatten115_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="0"/>
<pin id="1020" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten115 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="jj_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="7"/>
<pin id="1027" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="jj_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="trunc_ln23_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="6" slack="1"/>
<pin id="1032" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="icmp_ln15_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="indvar_flatten_load_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="11" slack="1"/>
<pin id="1041" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="1044" class="1005" name="indvar_flatten61_load_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="14" slack="7"/>
<pin id="1046" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="indvar_flatten61_load "/>
</bind>
</comp>

<comp id="1049" class="1005" name="icmp_ln16_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="1"/>
<pin id="1051" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="add_ln15_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="7" slack="7"/>
<pin id="1059" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="trunc_ln23_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="1"/>
<pin id="1064" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="select_ln11_1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="1"/>
<pin id="1069" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_1 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="and_ln11_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln11_1 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="and_ln11_2_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln11_2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="trunc_ln20_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="3" slack="1"/>
<pin id="1087" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="1"/>
<pin id="1092" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1095" class="1005" name="add_ln23_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="12" slack="1"/>
<pin id="1097" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="m2_addr_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="12" slack="1"/>
<pin id="1107" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr "/>
</bind>
</comp>

<comp id="1110" class="1005" name="m2_addr_1_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="12" slack="1"/>
<pin id="1112" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="select_ln11_6_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="12" slack="5"/>
<pin id="1117" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="select_ln11_6 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="m1_addr_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="12" slack="1"/>
<pin id="1129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m1_addr "/>
</bind>
</comp>

<comp id="1132" class="1005" name="m2_addr_2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="12" slack="1"/>
<pin id="1134" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="m2_addr_3_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="12" slack="1"/>
<pin id="1139" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_3 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="m1_load_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="1"/>
<pin id="1144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_load "/>
</bind>
</comp>

<comp id="1147" class="1005" name="m2_load_2_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="3"/>
<pin id="1149" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="m2_load_2 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="m2_load_3_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="64" slack="4"/>
<pin id="1154" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="m2_load_3 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="m2_addr_4_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="12" slack="1"/>
<pin id="1159" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_4 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="m2_addr_5_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="12" slack="1"/>
<pin id="1164" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_5 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="temp_x_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="64" slack="1"/>
<pin id="1169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_x "/>
</bind>
</comp>

<comp id="1172" class="1005" name="bitcast_ln23_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="64" slack="1"/>
<pin id="1174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="m2_load_5_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="64" slack="5"/>
<pin id="1179" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="m2_load_5 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="m2_addr_6_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="12" slack="1"/>
<pin id="1184" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_6 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="m2_addr_7_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="12" slack="1"/>
<pin id="1189" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m2_addr_7 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="bitcast_ln23_1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="64" slack="1"/>
<pin id="1194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="m2_load_7_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="64" slack="6"/>
<pin id="1199" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="m2_load_7 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="bitcast_ln23_2_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="64" slack="1"/>
<pin id="1204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_2 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="prod_addr_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="12" slack="1"/>
<pin id="1209" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="1213" class="1005" name="bitcast_ln23_3_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="64" slack="1"/>
<pin id="1215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_3 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="mul_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="64" slack="1"/>
<pin id="1220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1223" class="1005" name="prod_addr_1_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="12" slack="1"/>
<pin id="1225" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_1 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="bitcast_ln23_4_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="64" slack="1"/>
<pin id="1231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_4 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="bitcast_ln24_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="64" slack="1"/>
<pin id="1236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="mul_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="64" slack="1"/>
<pin id="1241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="prod_addr_2_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="12" slack="1"/>
<pin id="1246" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_2 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="bitcast_ln23_5_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="64" slack="1"/>
<pin id="1252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_5 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="bitcast_ln24_8_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="64" slack="1"/>
<pin id="1257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_8 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="mul_2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="64" slack="1"/>
<pin id="1262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="prod_addr_3_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="12" slack="1"/>
<pin id="1267" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_3 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="bitcast_ln23_6_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="64" slack="1"/>
<pin id="1273" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_6 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="bitcast_ln24_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="64" slack="1"/>
<pin id="1278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="mul_3_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="64" slack="1"/>
<pin id="1283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="prod_addr_4_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="12" slack="1"/>
<pin id="1288" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_4 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="bitcast_ln23_7_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="64" slack="1"/>
<pin id="1294" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_7 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="bitcast_ln24_3_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="64" slack="1"/>
<pin id="1299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_3 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="mul_4_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="64" slack="1"/>
<pin id="1304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="prod_addr_5_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="12" slack="1"/>
<pin id="1309" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_5 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="bitcast_ln24_4_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="64" slack="1"/>
<pin id="1315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_4 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="mul_5_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="64" slack="1"/>
<pin id="1320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="prod_addr_6_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="12" slack="1"/>
<pin id="1325" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_6 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="bitcast_ln24_5_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="64" slack="1"/>
<pin id="1331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_5 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="mul_6_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="64" slack="1"/>
<pin id="1336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="prod_addr_7_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="12" slack="1"/>
<pin id="1341" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_7 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="bitcast_ln24_6_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="64" slack="1"/>
<pin id="1347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_6 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="mul_7_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="64" slack="1"/>
<pin id="1352" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="bitcast_ln24_7_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="64" slack="1"/>
<pin id="1357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="134" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="236"><net_src comp="220" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="290"><net_src comp="4" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="304"><net_src comp="141" pin="7"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="141" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="141" pin="7"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="227" pin="7"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="293" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="356" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="356" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="381" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="353" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="40" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="387" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="359" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="387" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="375" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="419" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="378" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="419" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="393" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="40" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="437" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="42" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="387" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="431" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="443" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="449" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="393" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="467" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="443" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="387" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="32" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="375" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="48" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="473" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="50" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="52" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="505" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="501" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="411" pin="3"/><net_sink comp="515" pin=3"/></net>

<net id="528"><net_src comp="515" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="534"><net_src comp="515" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="58" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="545"><net_src comp="493" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="60" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="369" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="473" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="541" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="62" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="68" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="70" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="569" pin="3"/><net_sink comp="587" pin=2"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="26" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="562" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="68" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="70" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="587" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="598" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="62" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="646"><net_src comp="634" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="647"><net_src comp="617" pin="3"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="624" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="654"><net_src comp="598" pin="3"/><net_sink comp="648" pin=2"/></net>

<net id="658"><net_src comp="648" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="665"><net_src comp="74" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="659" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="676"><net_src comp="76" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="686"><net_src comp="78" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="682" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="696"><net_src comp="80" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="594" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="80" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="648" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="82" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="715" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="729"><net_src comp="84" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="738"><net_src comp="735" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="742"><net_src comp="301" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="748"><net_src comp="86" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="744" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="758"><net_src comp="88" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="754" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="767"><net_src comp="305" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="772"><net_src comp="769" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="776"><net_src comp="773" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="780"><net_src comp="777" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="790"><net_src comp="58" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="786" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="799"><net_src comp="301" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="805"><net_src comp="90" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="90" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="806" pin=2"/></net>

<net id="817"><net_src comp="781" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="822"><net_src comp="806" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="827"><net_src comp="76" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="823" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="836"><net_src comp="310" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="841"><net_src comp="838" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="846"><net_src comp="78" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="842" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="855"><net_src comp="310" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="860"><net_src comp="305" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="866"><net_src comp="82" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="875"><net_src comp="310" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="880"><net_src comp="877" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="885"><net_src comp="84" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="881" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="894"><net_src comp="310" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="900"><net_src comp="86" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="896" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="909"><net_src comp="310" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="915"><net_src comp="88" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="911" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="924"><net_src comp="314" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="929"><net_src comp="310" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="934"><net_src comp="314" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="939"><net_src comp="310" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="944"><net_src comp="314" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="949"><net_src comp="310" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="954"><net_src comp="314" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="959"><net_src comp="314" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="964"><net_src comp="314" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="969"><net_src comp="314" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="974"><net_src comp="314" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="979"><net_src comp="106" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="982"><net_src comp="976" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="986"><net_src comp="110" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="993"><net_src comp="114" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1000"><net_src comp="118" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1007"><net_src comp="122" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1010"><net_src comp="1004" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1014"><net_src comp="126" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1021"><net_src comp="130" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1024"><net_src comp="1018" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1028"><net_src comp="353" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="1033"><net_src comp="359" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="1038"><net_src comp="363" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="378" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1047"><net_src comp="384" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1052"><net_src comp="387" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1056"><net_src comp="1049" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1060"><net_src comp="401" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1065"><net_src comp="407" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1070"><net_src comp="411" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="1076"><net_src comp="443" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1082"><net_src comp="467" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1088"><net_src comp="501" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="659" pin=3"/></net>

<net id="1093"><net_src comp="505" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="1098"><net_src comp="515" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1101"><net_src comp="1095" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1102"><net_src comp="1095" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1103"><net_src comp="1095" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1104"><net_src comp="1095" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1108"><net_src comp="134" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="1113"><net_src comp="151" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1118"><net_src comp="641" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1121"><net_src comp="1115" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1122"><net_src comp="1115" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1123"><net_src comp="1115" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1124"><net_src comp="1115" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1125"><net_src comp="1115" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1126"><net_src comp="1115" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1130"><net_src comp="159" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1135"><net_src comp="172" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="1140"><net_src comp="180" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1145"><net_src comp="166" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1150"><net_src comp="141" pin="7"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1155"><net_src comp="141" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1160"><net_src comp="188" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="1165"><net_src comp="196" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1170"><net_src comp="735" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1175"><net_src comp="739" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1180"><net_src comp="141" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1185"><net_src comp="204" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="1190"><net_src comp="212" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1195"><net_src comp="764" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1200"><net_src comp="141" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1205"><net_src comp="769" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1210"><net_src comp="220" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1216"><net_src comp="777" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1221"><net_src comp="297" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1226"><net_src comp="237" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1232"><net_src comp="796" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1237"><net_src comp="833" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1242"><net_src comp="297" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1247"><net_src comp="245" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1253"><net_src comp="838" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1258"><net_src comp="852" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1263"><net_src comp="297" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1268"><net_src comp="253" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1274"><net_src comp="857" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1279"><net_src comp="872" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1284"><net_src comp="297" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1289"><net_src comp="261" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1295"><net_src comp="877" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1300"><net_src comp="891" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1305"><net_src comp="297" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1310"><net_src comp="269" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1316"><net_src comp="906" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1321"><net_src comp="297" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1326"><net_src comp="277" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1332"><net_src comp="926" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1337"><net_src comp="297" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1342"><net_src comp="285" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1348"><net_src comp="936" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1353"><net_src comp="297" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1358"><net_src comp="946" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="293" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prod | {14 15 16 17 18 19 20 21 }
 - Input state : 
	Port: bbgemm : m1 | {2 3 }
	Port: bbgemm : m2 | {1 2 3 4 5 }
	Port: bbgemm : prod | {7 8 9 10 11 12 13 14 15 }
  - Chain level:
	State 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln15 : 1
		jj_1 : 1
		indvar_flatten115_load : 1
		trunc_ln23 : 2
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		k_load : 1
		indvar_flatten_load : 1
		kk_load : 1
		indvar_flatten61_load : 1
		icmp_ln16 : 2
		select_ln11 : 3
		add_ln15_1 : 2
		trunc_ln23_1 : 3
		select_ln11_1 : 4
		xor_ln11 : 3
		icmp_ln18 : 2
		and_ln11 : 3
		icmp_ln17 : 2
		and_ln11_1 : 3
		add_ln16 : 4
		xor_ln11_1 : 3
		or_ln11_1 : 3
		and_ln11_2 : 3
		select_ln16 : 3
		or_ln11_2 : 3
		or_ln11_10 : 3
		select_ln11_5 : 3
		trunc_ln20 : 4
		tmp : 4
		add_ln23_1 : 5
		zext_ln23 : 6
		m2_addr : 7
		m2_load : 8
		or_ln23 : 6
		zext_ln23_1 : 6
		m2_addr_1 : 7
		m2_load_1 : 8
		add_ln18 : 4
		store_ln18 : 3
		store_ln18 : 4
		store_ln18 : 5
	State 2
		empty : 1
		add_ln : 2
		zext_ln11_8 : 1
		select_ln11_2 : 3
		zext_ln11_9 : 1
		select_ln11_4 : 4
		add_ln17 : 1
		empty_9 : 2
		add_ln_mid1 : 3
		select_ln11_6 : 4
		select_ln17 : 2
		trunc_ln21 : 3
		add_ln21_1 : 4
		zext_ln21 : 5
		m1_addr : 6
		m1_load : 7
		m2_addr_2 : 1
		m2_load_2 : 2
		m2_addr_3 : 1
		m2_load_3 : 2
		select_ln17_1 : 1
		store_ln18 : 2
		store_ln18 : 3
	State 3
		m2_addr_4 : 1
		m2_load_4 : 2
		m2_addr_5 : 1
		m2_load_5 : 2
	State 4
		mul : 1
		m2_addr_6 : 1
		m2_load_6 : 2
		m2_addr_7 : 1
		m2_load_7 : 2
	State 5
		mul_1 : 1
	State 6
		mul_2 : 1
	State 7
		prod_addr : 1
		prod_load : 2
		mul_3 : 1
	State 8
		prod_addr_1 : 1
		prod_load_1 : 2
		mul_4 : 1
		select_ln16_1 : 1
		store_ln18 : 1
		store_ln18 : 2
	State 9
		add : 1
		prod_addr_2 : 1
		prod_load_2 : 2
		mul_5 : 1
	State 10
		add_1 : 1
		prod_addr_3 : 1
		prod_load_3 : 2
		mul_6 : 1
	State 11
		add_2 : 1
		prod_addr_4 : 1
		prod_load_4 : 2
		mul_7 : 1
	State 12
		add_3 : 1
		prod_addr_5 : 1
		prod_load_5 : 2
	State 13
		add_4 : 1
		prod_addr_6 : 1
		prod_load_6 : 2
	State 14
		store_ln24 : 1
		add_5 : 1
		prod_addr_7 : 1
		prod_load_7 : 2
	State 15
		store_ln24 : 1
		add_6 : 1
	State 16
		store_ln24 : 1
		add_7 : 1
	State 17
		store_ln24 : 1
	State 18
		store_ln24 : 1
	State 19
		store_ln24 : 1
	State 20
		store_ln24 : 1
	State 21
		store_ln24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_293      |    3    |   457   |   698   |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_297      |    8    |   312   |   109   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln15_fu_369   |    0    |    0    |    23   |
|          |   add_ln15_1_fu_401  |    0    |    0    |    14   |
|          |    add_ln16_fu_449   |    0    |    0    |    14   |
|    add   |    add_ln18_fu_541   |    0    |    0    |    12   |
|          |    add_ln17_fu_624   |    0    |    0    |    14   |
|          |   add_ln17_1_fu_692  |    0    |    0    |    18   |
|          |   add_ln16_1_fu_801  |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln11_fu_393  |    0    |    0    |    7    |
|          | select_ln11_1_fu_411 |    0    |    0    |    6    |
|          |  select_ln16_fu_473  |    0    |    0    |    7    |
|          | select_ln11_5_fu_493 |    0    |    0    |    4    |
|          | select_ln11_2_fu_587 |    0    |    0    |    12   |
|  select  | select_ln11_3_fu_598 |    0    |    0    |    7    |
|          | select_ln11_4_fu_617 |    0    |    0    |    12   |
|          | select_ln11_6_fu_641 |    0    |    0    |    12   |
|          |  select_ln17_fu_648  |    0    |    0    |    7    |
|          | select_ln17_1_fu_697 |    0    |    0    |    11   |
|          |  select_ln15_fu_781  |    0    |    0    |    7    |
|          | select_ln16_1_fu_806 |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln15_fu_363   |    0    |    0    |    13   |
|   icmp   |   icmp_ln16_fu_387   |    0    |    0    |    12   |
|          |   icmp_ln18_fu_425   |    0    |    0    |    9    |
|          |   icmp_ln17_fu_437   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   or_ln11_1_fu_461   |    0    |    0    |    2    |
|          |   or_ln11_2_fu_481   |    0    |    0    |    2    |
|          |   or_ln11_10_fu_487  |    0    |    0    |    2    |
|          |    or_ln23_fu_530    |    0    |    0    |    0    |
|          |    or_ln11_fu_594    |    0    |    0    |    2    |
|          |   or_ln23_1_fu_672   |    0    |    0    |    0    |
|          |   or_ln23_2_fu_682   |    0    |    0    |    0    |
|          |   or_ln23_3_fu_715   |    0    |    0    |    0    |
|    or    |   or_ln23_4_fu_725   |    0    |    0    |    0    |
|          |   or_ln23_5_fu_744   |    0    |    0    |    0    |
|          |   or_ln23_6_fu_754   |    0    |    0    |    0    |
|          |   or_ln11_3_fu_786   |    0    |    0    |    0    |
|          |   or_ln11_4_fu_823   |    0    |    0    |    0    |
|          |   or_ln11_5_fu_842   |    0    |    0    |    0    |
|          |   or_ln11_6_fu_862   |    0    |    0    |    0    |
|          |   or_ln11_7_fu_881   |    0    |    0    |    0    |
|          |   or_ln11_8_fu_896   |    0    |    0    |    0    |
|          |   or_ln11_9_fu_911   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln11_fu_431   |    0    |    0    |    2    |
|    and   |   and_ln11_1_fu_443  |    0    |    0    |    2    |
|          |   and_ln11_2_fu_467  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln11_fu_419   |    0    |    0    |    2    |
|          |   xor_ln11_1_fu_455  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln23_fu_359  |    0    |    0    |    0    |
|          |  trunc_ln23_1_fu_407 |    0    |    0    |    0    |
|   trunc  |   trunc_ln20_fu_501  |    0    |    0    |    0    |
|          |     empty_fu_565     |    0    |    0    |    0    |
|          |    empty_9_fu_630    |    0    |    0    |    0    |
|          |   trunc_ln21_fu_655  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_505      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   add_ln23_1_fu_515  |    0    |    0    |    0    |
|          |     add_ln_fu_569    |    0    |    0    |    0    |
|bitconcatenate|   add_ln_mid_fu_576  |    0    |    0    |    0    |
|          |  add_ln_mid2_fu_606  |    0    |    0    |    0    |
|          |  add_ln_mid1_fu_634  |    0    |    0    |    0    |
|          |   add_ln21_1_fu_659  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln23_fu_525   |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_536  |    0    |    0    |    0    |
|          |  zext_ln11_8_fu_583  |    0    |    0    |    0    |
|          |  zext_ln11_9_fu_613  |    0    |    0    |    0    |
|          |   zext_ln21_fu_667   |    0    |    0    |    0    |
|          |  zext_ln23_2_fu_677  |    0    |    0    |    0    |
|          |  zext_ln23_3_fu_687  |    0    |    0    |    0    |
|          |  zext_ln23_4_fu_720  |    0    |    0    |    0    |
|          |  zext_ln23_5_fu_730  |    0    |    0    |    0    |
|   zext   |  zext_ln23_6_fu_749  |    0    |    0    |    0    |
|          |  zext_ln23_7_fu_759  |    0    |    0    |    0    |
|          |   zext_ln11_fu_773   |    0    |    0    |    0    |
|          |  zext_ln11_1_fu_791  |    0    |    0    |    0    |
|          |  zext_ln11_2_fu_828  |    0    |    0    |    0    |
|          |  zext_ln11_3_fu_847  |    0    |    0    |    0    |
|          |  zext_ln11_4_fu_867  |    0    |    0    |    0    |
|          |  zext_ln11_5_fu_886  |    0    |    0    |    0    |
|          |  zext_ln11_6_fu_901  |    0    |    0    |    0    |
|          |  zext_ln11_7_fu_916  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    11   |   769   |   1092  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln15_1_reg_1057     |    7   |
|      add_ln23_1_reg_1095     |   12   |
|      and_ln11_1_reg_1073     |    1   |
|      and_ln11_2_reg_1079     |    1   |
|    bitcast_ln23_1_reg_1192   |   64   |
|    bitcast_ln23_2_reg_1202   |   64   |
|    bitcast_ln23_3_reg_1213   |   64   |
|    bitcast_ln23_4_reg_1229   |   64   |
|    bitcast_ln23_5_reg_1250   |   64   |
|    bitcast_ln23_6_reg_1271   |   64   |
|    bitcast_ln23_7_reg_1292   |   64   |
|     bitcast_ln23_reg_1172    |   64   |
|    bitcast_ln24_2_reg_1276   |   64   |
|    bitcast_ln24_3_reg_1297   |   64   |
|    bitcast_ln24_4_reg_1313   |   64   |
|    bitcast_ln24_5_reg_1329   |   64   |
|    bitcast_ln24_6_reg_1345   |   64   |
|    bitcast_ln24_7_reg_1355   |   64   |
|    bitcast_ln24_8_reg_1255   |   64   |
|     bitcast_ln24_reg_1234    |   64   |
|           i_reg_983          |    7   |
|      icmp_ln15_reg_1035      |    1   |
|      icmp_ln16_reg_1049      |    1   |
|  indvar_flatten115_reg_1018  |   16   |
|indvar_flatten61_load_reg_1044|   14   |
|   indvar_flatten61_reg_1004  |   14   |
| indvar_flatten_load_reg_1039 |   11   |
|    indvar_flatten_reg_990    |   11   |
|         jj_1_reg_1025        |    7   |
|          jj_reg_1011         |    7   |
|           k_reg_976          |    4   |
|          kk_reg_997          |    7   |
|       m1_addr_reg_1127       |   12   |
|       m1_load_reg_1142       |   64   |
|      m2_addr_1_reg_1110      |   12   |
|      m2_addr_2_reg_1132      |   12   |
|      m2_addr_3_reg_1137      |   12   |
|      m2_addr_4_reg_1157      |   12   |
|      m2_addr_5_reg_1162      |   12   |
|      m2_addr_6_reg_1182      |   12   |
|      m2_addr_7_reg_1187      |   12   |
|       m2_addr_reg_1105       |   12   |
|      m2_load_2_reg_1147      |   64   |
|      m2_load_3_reg_1152      |   64   |
|      m2_load_5_reg_1177      |   64   |
|      m2_load_7_reg_1197      |   64   |
|        mul_1_reg_1239        |   64   |
|        mul_2_reg_1260        |   64   |
|        mul_3_reg_1281        |   64   |
|        mul_4_reg_1302        |   64   |
|        mul_5_reg_1318        |   64   |
|        mul_6_reg_1334        |   64   |
|        mul_7_reg_1350        |   64   |
|         mul_reg_1218         |   64   |
|     prod_addr_1_reg_1223     |   12   |
|     prod_addr_2_reg_1244     |   12   |
|     prod_addr_3_reg_1265     |   12   |
|     prod_addr_4_reg_1286     |   12   |
|     prod_addr_5_reg_1307     |   12   |
|     prod_addr_6_reg_1323     |   12   |
|     prod_addr_7_reg_1339     |   12   |
|      prod_addr_reg_1207      |   12   |
|            reg_301           |   64   |
|            reg_305           |   64   |
|            reg_310           |   64   |
|            reg_314           |   64   |
|    select_ln11_1_reg_1067    |    6   |
|    select_ln11_6_reg_1115    |   12   |
|        temp_x_reg_1167       |   64   |
|         tmp_reg_1090         |    3   |
|      trunc_ln20_reg_1085     |    3   |
|     trunc_ln23_1_reg_1062    |    6   |
|      trunc_ln23_reg_1030     |    6   |
+------------------------------+--------+
|             Total            |  2537  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   8  |  12  |   96   ||    43   |
| grp_access_fu_141 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_166 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_227 |  p0  |   8  |  12  |   96   ||    43   |
| grp_access_fu_227 |  p1  |   8  |  64  |   512  ||    43   |
| grp_access_fu_227 |  p2  |  16  |   0  |    0   ||    65   |
|     grp_fu_293    |  p0  |  16  |  64  |  1024  ||    65   |
|     grp_fu_293    |  p1  |   8  |  64  |   512  ||    43   |
|     grp_fu_297    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_297    |  p1  |  16  |  64  |  1024  ||    65   |
|      reg_305      |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3544  || 5.56071 ||   437   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |  1092  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   437  |
|  Register |    -   |    -   |  2537  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    5   |  3306  |  1529  |
+-----------+--------+--------+--------+--------+
