
*** Running vivado
    with args -log system_v_axi4s_vid_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_v_axi4s_vid_out_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_v_axi4s_vid_out_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 314.754 ; gain = 104.199
INFO: [Synth 8-638] synthesizing module 'system_v_axi4s_vid_out_0_0' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_v_axi4s_vid_out_0_0/synth/system_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:76]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5_coupler' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:311]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5_coupler' (31#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:311]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5_sync' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:822]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5_sync' (32#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:822]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5_formatter' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1453]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5_formatter' (33#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1453]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5' (34#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:76]
INFO: [Synth 8-256] done synthesizing module 'system_v_axi4s_vid_out_0_0' (35#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_v_axi4s_vid_out_0_0/synth/system_v_axi4s_vid_out_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 526.008 ; gain = 315.453
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 526.008 ; gain = 315.453
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 654.684 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:30 . Memory (MB): peak = 654.684 ; gain = 444.129
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:30 . Memory (MB): peak = 654.684 ; gain = 444.129
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:30 . Memory (MB): peak = 654.684 ; gain = 444.129
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:31 . Memory (MB): peak = 654.684 ; gain = 444.129
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 654.684 ; gain = 444.129
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:47 . Memory (MB): peak = 654.684 ; gain = 444.129
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:47 . Memory (MB): peak = 654.684 ; gain = 444.129
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:47 . Memory (MB): peak = 667.766 ; gain = 457.211
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 667.766 ; gain = 457.211
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 667.766 ; gain = 457.211
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 667.766 ; gain = 457.211
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 667.766 ; gain = 457.211
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 667.766 ; gain = 457.211
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 667.766 ; gain = 457.211

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |LUT1     |    62|
|3     |LUT2     |    61|
|4     |LUT3     |    22|
|5     |LUT4     |    63|
|6     |LUT5     |    37|
|7     |LUT6     |    58|
|8     |MUXCY    |    20|
|9     |RAMB36E1 |     1|
|10    |FDCE     |   139|
|11    |FDPE     |    27|
|12    |FDRE     |   180|
|13    |FDSE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 667.766 ; gain = 457.211
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1090.641 ; gain = 858.531
