0.6
2019.1
May 24 2019
15:06:07
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sim_1/new/tb_top.v,1730364574,verilog,,,,test,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/ALU.v,1730289338,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/BranchAdd.v,,ALU;AS_32;AS_4;MUXALU;SHIFTER,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/BranchAdd.v,1729082884,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/Control.v,,BranchAdd,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/Control.v,1734428496,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/DATAMEM.v,,Control,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/DATAMEM.v,1730477874,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/INSTMEM.v,,DATAMEM,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/INSTMEM.v,1734428669,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUX2X32.v,,INSTMEM,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUX2X32.v,1729144082,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXBranch.v,,MUX2X32,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXBranch.v,1729085984,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXWrAddr.v,,MUXBranch,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXWrAddr.v,1729147500,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXWrite.v,,MUXWrAddr,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXWrite.v,1729146180,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/PC.v,,MUXWrite,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/PC.v,1729153168,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/PC_ADD.v,,PC,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/PC_ADD.v,1729073206,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/RIGISTERS.v,,PCAddFour,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/RIGISTERS.v,1734426732,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/SLX2.v,,DEC5T32E;D_FFEC;D_FFEC32;D_Latch;MUX32X32;REG32;Registers,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/SLX2.v,1729079778,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/SignExtend.v,,SLX2,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/SignExtend.v,1728909176,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/top.v,,SignExtend,,,,,,,,
C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/top.v,1734428308,verilog,,C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sim_1/new/tb_top.v,,top,,,,,,,,
