{
  "name": "core_arch::x86::sse2::_mm_mfence",
  "safe": false,
  "callees": {
    "core_arch::x86::sse2::mfence": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {},
  "path": 11767,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse2.rs:68:1: 70:2",
  "src": "pub fn _mm_mfence() {\n    unsafe { mfence() }\n}",
  "mir": "fn core_arch::x86::sse2::_mm_mfence() -> () {\n    let mut _0: ();\n    bb0: {\n        _0 = core_arch::x86::sse2::mfence() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Performs a serializing operation on all load-from-memory and store-to-memory\n instructions that were issued prior to this instruction.\n\n Guarantees that every memory access that precedes, in program order, the\n memory fence instruction is globally visible before any memory instruction\n which follows the fence in program order.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_mfence)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}