#define AL arg_reg_8(0)
#define AX arg_reg_16(0)
#define EAX arg_reg_32(0)
#define RAX arg_reg_64(0)
#define ST0 arg_reg_x87(0)
#define MM0 arg_reg_mmx(0)
#define XMM0 arg_reg_xmm(0)
#define YMM0 arg_reg_ymm(0)
#define ES arg_reg_segment(0)
#define CR0 arg_reg_control(0)
#define DR0 arg_reg_debug(0)
#define CL arg_reg_8(1)
#define CX arg_reg_16(1)
#define ECX arg_reg_32(1)
#define RCX arg_reg_64(1)
#define ST1 arg_reg_x87(1)
#define MM1 arg_reg_mmx(1)
#define XMM1 arg_reg_xmm(1)
#define YMM1 arg_reg_ymm(1)
#define CS arg_reg_segment(1)
#define CR1 arg_reg_control(1)
#define DR1 arg_reg_debug(1)
#define DL arg_reg_8(2)
#define DX arg_reg_16(2)
#define EDX arg_reg_32(2)
#define RDX arg_reg_64(2)
#define ST2 arg_reg_x87(2)
#define MM2 arg_reg_mmx(2)
#define XMM2 arg_reg_xmm(2)
#define YMM2 arg_reg_ymm(2)
#define SS arg_reg_segment(2)
#define CR2 arg_reg_control(2)
#define DR2 arg_reg_debug(2)
#define BL arg_reg_8(3)
#define BX arg_reg_16(3)
#define EBX arg_reg_32(3)
#define RBX arg_reg_64(3)
#define ST3 arg_reg_x87(3)
#define MM3 arg_reg_mmx(3)
#define XMM3 arg_reg_xmm(3)
#define YMM3 arg_reg_ymm(3)
#define DS arg_reg_segment(3)
#define CR3 arg_reg_control(3)
#define DR3 arg_reg_debug(3)
#define AH arg_reg_8(4)
#define SP arg_reg_16(4)
#define ESP arg_reg_32(4)
#define RSP arg_reg_64(4)
#define ST4 arg_reg_x87(4)
#define MM4 arg_reg_mmx(4)
#define XMM4 arg_reg_xmm(4)
#define YMM4 arg_reg_ymm(4)
#define FS arg_reg_segment(4)
#define CR4 arg_reg_control(4)
#define DR4 arg_reg_debug(4)
#define CH arg_reg_8(5)
#define BP arg_reg_16(5)
#define EBP arg_reg_32(5)
#define RBP arg_reg_64(5)
#define ST5 arg_reg_x87(5)
#define MM5 arg_reg_mmx(5)
#define XMM5 arg_reg_xmm(5)
#define YMM5 arg_reg_ymm(5)
#define GS arg_reg_segment(5)
#define CR5 arg_reg_control(5)
#define DR5 arg_reg_debug(5)
#define DH arg_reg_8(6)
#define SI arg_reg_16(6)
#define ESI arg_reg_32(6)
#define RSI arg_reg_64(6)
#define ST6 arg_reg_x87(6)
#define MM6 arg_reg_mmx(6)
#define XMM6 arg_reg_xmm(6)
#define YMM6 arg_reg_ymm(6)
#define CR6 arg_reg_control(6)
#define DR6 arg_reg_debug(6)
#define BH arg_reg_8(7)
#define DI arg_reg_16(7)
#define EDI arg_reg_32(7)
#define RDI arg_reg_64(7)
#define ST7 arg_reg_x87(7)
#define MM7 arg_reg_mmx(7)
#define XMM7 arg_reg_xmm(7)
#define YMM7 arg_reg_ymm(7)
#define CR7 arg_reg_control(7)
#define DR7 arg_reg_debug(7)
#define R8L arg_reg_8(8)
#define R8W arg_reg_16(8)
#define R8D arg_reg_32(8)
#define R8 arg_reg_64(8)
#define MM0_ALT arg_reg_mmx(8)
#define XMM8 arg_reg_xmm(8)
#define YMM8 arg_reg_ymm(8)
#define ES_ALT arg_reg_segment(8)
#define CR8 arg_reg_control(8)
#define DR8 arg_reg_debug(8)
#define R9L arg_reg_8(9)
#define R9W arg_reg_16(9)
#define R9D arg_reg_32(9)
#define R9 arg_reg_64(9)
#define MM1_ALT arg_reg_mmx(9)
#define XMM9 arg_reg_xmm(9)
#define YMM9 arg_reg_ymm(9)
#define CS_ALT arg_reg_segment(9)
#define CR9 arg_reg_control(9)
#define DR9 arg_reg_debug(9)
#define R10L arg_reg_8(10)
#define R10W arg_reg_16(10)
#define R10D arg_reg_32(10)
#define R10 arg_reg_64(10)
#define MM2_ALT arg_reg_mmx(10)
#define XMM10 arg_reg_xmm(10)
#define YMM10 arg_reg_ymm(10)
#define SS_ALT arg_reg_segment(10)
#define CR10 arg_reg_control(10)
#define DR10 arg_reg_debug(10)
#define R11L arg_reg_8(11)
#define R11W arg_reg_16(11)
#define R11D arg_reg_32(11)
#define R11 arg_reg_64(11)
#define MM3_ALT arg_reg_mmx(11)
#define XMM11 arg_reg_xmm(11)
#define YMM11 arg_reg_ymm(11)
#define DS_ALT arg_reg_segment(11)
#define CR11 arg_reg_control(11)
#define DR11 arg_reg_debug(11)
#define R12L arg_reg_8(12)
#define R12W arg_reg_16(12)
#define R12D arg_reg_32(12)
#define R12 arg_reg_64(12)
#define MM4_ALT arg_reg_mmx(12)
#define XMM12 arg_reg_xmm(12)
#define YMM12 arg_reg_ymm(12)
#define FS_ALT arg_reg_segment(12)
#define CR12 arg_reg_control(12)
#define DR12 arg_reg_debug(12)
#define R13L arg_reg_8(13)
#define R13W arg_reg_16(13)
#define R13D arg_reg_32(13)
#define R13 arg_reg_64(13)
#define MM5_ALT arg_reg_mmx(13)
#define XMM13 arg_reg_xmm(13)
#define YMM13 arg_reg_ymm(13)
#define GS_ALT arg_reg_segment(13)
#define CR13 arg_reg_control(13)
#define DR13 arg_reg_debug(13)
#define R14L arg_reg_8(14)
#define R14W arg_reg_16(14)
#define R14D arg_reg_32(14)
#define R14 arg_reg_64(14)
#define MM6_ALT arg_reg_mmx(14)
#define XMM14 arg_reg_xmm(14)
#define YMM14 arg_reg_ymm(14)
#define CR14 arg_reg_control(14)
#define DR14 arg_reg_debug(14)
#define R15L arg_reg_8(15)
#define R15W arg_reg_16(15)
#define R15D arg_reg_32(15)
#define R15 arg_reg_64(15)
#define MM7_ALT arg_reg_mmx(15)
#define XMM15 arg_reg_xmm(15)
#define YMM15 arg_reg_ymm(15)
#define CR15 arg_reg_control(15)
#define DR15 arg_reg_debug(15)

#define SPL arg_reg_8_rex(4)
#define BPL arg_reg_8_rex(5)
#define SIL arg_reg_8_rex(6)
#define DIL arg_reg_8_rex(7)

#define EIP arg_reg_32_ip(0)
#define RIP arg_reg_64_ip(0)

#define R0L arg_reg_8(0)
#define R0W arg_reg_16(0)
#define R0D arg_reg_32(0)
#define R0 arg_reg_64(0)
#define R1L arg_reg_8(1)
#define R1W arg_reg_16(1)
#define R1D arg_reg_32(1)
#define R1 arg_reg_64(1)
#define R2L arg_reg_8(2)
#define R2W arg_reg_16(2)
#define R2D arg_reg_32(2)
#define R2 arg_reg_64(2)
#define R3L arg_reg_8(3)
#define R3W arg_reg_16(3)
#define R3D arg_reg_32(3)
#define R3 arg_reg_64(3)
#define R4L arg_reg_8(4)
#define R4W arg_reg_16(4)
#define R4D arg_reg_32(4)
#define R4 arg_reg_64(4)
#define R5L arg_reg_8(5)
#define R5W arg_reg_16(5)
#define R5D arg_reg_32(5)
#define R5 arg_reg_64(5)
#define R6L arg_reg_8(6)
#define R6W arg_reg_16(6)
#define R6D arg_reg_32(6)
#define R6 arg_reg_64(6)
#define R7L arg_reg_8(7)
#define R7W arg_reg_16(7)
#define R7D arg_reg_32(7)
#define R7 arg_reg_64(7)
