var NAVTREEINDEX1 =
{
"pcd__pcds_fixed_at_build_common__p_l011_uart_integer.html#PCDinformation":[0,4,3,1,27,0],
"pcd__pcds_fixed_at_build_common__p_l011_uart_interrupt.html":[0,4,3,1,28],
"pcd__pcds_fixed_at_build_common__p_l011_uart_interrupt.html#PCDinformation":[0,4,3,1,28,0],
"pcd__pcds_fixed_at_build_common__p_l011_uart_reg_offset_variant.html":[0,4,3,1,29],
"pcd__pcds_fixed_at_build_common__p_l011_uart_reg_offset_variant.html#PCDinformation":[0,4,3,1,29,0],
"pcd__pcds_fixed_at_build_common__pcd_arm_hd_lcd_base.html":[0,4,3,1,1],
"pcd__pcds_fixed_at_build_common__pcd_arm_hd_lcd_base.html#PCDinformation":[0,4,3,1,1,0],
"pcd__pcds_fixed_at_build_common__pcd_arm_hd_lcd_swap_blue_red_select.html":[0,4,3,1,2],
"pcd__pcds_fixed_at_build_common__pcd_arm_hd_lcd_swap_blue_red_select.html#PCDinformation":[0,4,3,1,2,0],
"pcd__pcds_fixed_at_build_common__pcd_arm_lcd_ddr_frame_buffer_base.html":[0,4,3,1,3],
"pcd__pcds_fixed_at_build_common__pcd_arm_lcd_ddr_frame_buffer_base.html#PCDinformation":[0,4,3,1,3,0],
"pcd__pcds_fixed_at_build_common__pcd_arm_lcd_ddr_frame_buffer_size.html":[0,4,3,1,4],
"pcd__pcds_fixed_at_build_common__pcd_arm_lcd_ddr_frame_buffer_size.html#PCDinformation":[0,4,3,1,4,0],
"pcd__pcds_fixed_at_build_common__pcd_arm_mali_dp_base.html":[0,4,3,1,5],
"pcd__pcds_fixed_at_build_common__pcd_arm_mali_dp_base.html#PCDinformation":[0,4,3,1,5,0],
"pcd__pcds_fixed_at_build_common__pcd_arm_mali_dp_memory_region_length.html":[0,4,3,1,6],
"pcd__pcds_fixed_at_build_common__pcd_arm_mali_dp_memory_region_length.html#PCDinformation":[0,4,3,1,6,0],
"pcd__pcds_fixed_at_build_common__pcd_c_p_u_core_primary_stack_size.html":[0,4,3,1,9],
"pcd__pcds_fixed_at_build_common__pcd_c_p_u_core_primary_stack_size.html#PCDinformation":[0,4,3,1,9,0],
"pcd__pcds_fixed_at_build_common__pcd_c_p_u_core_secondary_stack_size.html":[0,4,3,1,10],
"pcd__pcds_fixed_at_build_common__pcd_c_p_u_core_secondary_stack_size.html#PCDinformation":[0,4,3,1,10,0],
"pcd__pcds_fixed_at_build_common__pcd_c_p_u_cores_stack_base.html":[0,4,3,1,11],
"pcd__pcds_fixed_at_build_common__pcd_c_p_u_cores_stack_base.html#PCDinformation":[0,4,3,1,11,0],
"pcd__pcds_fixed_at_build_common__pcd_cluster_count.html":[0,4,3,1,7],
"pcd__pcds_fixed_at_build_common__pcd_cluster_count.html#PCDinformation":[0,4,3,1,7,0],
"pcd__pcds_fixed_at_build_common__pcd_core_count.html":[0,4,3,1,8],
"pcd__pcds_fixed_at_build_common__pcd_core_count.html#PCDinformation":[0,4,3,1,8,0],
"pcd__pcds_fixed_at_build_common__pcd_gop_pixel_format.html":[0,4,3,1,12],
"pcd__pcds_fixed_at_build_common__pcd_gop_pixel_format.html#PCDinformation":[0,4,3,1,12,0],
"pcd__pcds_fixed_at_build_common__pcd_p_l031_rtc_base.html":[0,4,3,1,13],
"pcd__pcds_fixed_at_build_common__pcd_p_l031_rtc_base.html#PCDinformation":[0,4,3,1,13,0],
"pcd__pcds_fixed_at_build_common__pcd_p_l031_rtc_ppm_accuracy.html":[0,4,3,1,14],
"pcd__pcds_fixed_at_build_common__pcd_p_l031_rtc_ppm_accuracy.html#PCDinformation":[0,4,3,1,14,0],
"pcd__pcds_fixed_at_build_common__pcd_p_l061_gpio_base.html":[0,4,3,1,15],
"pcd__pcds_fixed_at_build_common__pcd_p_l061_gpio_base.html#PCDinformation":[0,4,3,1,15,0],
"pcd__pcds_fixed_at_build_common__pcd_p_l111_lcd_base.html":[0,4,3,1,16],
"pcd__pcds_fixed_at_build_common__pcd_p_l111_lcd_base.html#PCDinformation":[0,4,3,1,16,0],
"pcd__pcds_fixed_at_build_common__pcd_s_p805_watchdog_base.html":[0,4,3,1,20],
"pcd__pcds_fixed_at_build_common__pcd_s_p805_watchdog_base.html#PCDinformation":[0,4,3,1,20,0],
"pcd__pcds_fixed_at_build_common__pcd_s_p805_watchdog_clock_frequency_in_hz.html":[0,4,3,1,21],
"pcd__pcds_fixed_at_build_common__pcd_s_p805_watchdog_clock_frequency_in_hz.html#PCDinformation":[0,4,3,1,21,0],
"pcd__pcds_fixed_at_build_common__pcd_s_p805_watchdog_interrupt.html":[0,4,3,1,22],
"pcd__pcds_fixed_at_build_common__pcd_s_p805_watchdog_interrupt.html#PCDinformation":[0,4,3,1,22,0],
"pcd__pcds_fixed_at_build_common__pcd_serial_dbg_register_base.html":[0,4,3,1,17],
"pcd__pcds_fixed_at_build_common__pcd_serial_dbg_register_base.html#PCDinformation":[0,4,3,1,17,0],
"pcd__pcds_fixed_at_build_common__pcd_serial_dbg_uart_baud_rate.html":[0,4,3,1,18],
"pcd__pcds_fixed_at_build_common__pcd_serial_dbg_uart_baud_rate.html#PCDinformation":[0,4,3,1,18,0],
"pcd__pcds_fixed_at_build_common__pcd_serial_dbg_uart_clk_in_hz.html":[0,4,3,1,19],
"pcd__pcds_fixed_at_build_common__pcd_serial_dbg_uart_clk_in_hz.html#PCDinformation":[0,4,3,1,19,0],
"pcd__pcds_fixed_at_build_common__pcd_system_memory_uefi_region_size.html":[0,4,3,1,23],
"pcd__pcds_fixed_at_build_common__pcd_system_memory_uefi_region_size.html#PCDinformation":[0,4,3,1,23,0],
"pcd__pcds_fixed_at_build_common__pcd_watchdog_count.html":[0,4,3,1,24],
"pcd__pcds_fixed_at_build_common__pcd_watchdog_count.html#PCDinformation":[0,4,3,1,24,0],
"pcd__pcds_fixed_at_build_common_root_page.html":[0,4,3,1],
"pcd__pcds_fixed_at_build_common_root_page.html#content_index":[0,4,3,1,0],
"pcd__pcds_fixed_at_build_root_page.html":[0,4,3],
"pcd__pcds_fixed_at_build_root_page.html#content_index":[0,4,3,0],
"pcd_root_page.html":[0,4],
"pcd_root_page.html#content_index":[0,4,0],
"struct_n_o_r___f_l_a_s_h___d_e_s_c_r_i_p_t_i_o_n.html":[1,0,0],
"struct_n_o_r___f_l_a_s_h___d_e_s_c_r_i_p_t_i_o_n.html#ab7393732dd655e49fba55132124ee908":[1,0,0,1],
"struct_n_o_r___f_l_a_s_h___d_e_s_c_r_i_p_t_i_o_n.html#adaa78cb8f0c6806bb700ef2f54b068e0":[1,0,0,2],
"struct_n_o_r___f_l_a_s_h___d_e_s_c_r_i_p_t_i_o_n.html#ae1a9f557a0c3b882dc24be7ed46ac9bb":[1,0,0,3],
"struct_n_o_r___f_l_a_s_h___d_e_s_c_r_i_p_t_i_o_n.html#ae391a99fee1cfb5d279b39ce7b712cfd":[1,0,0,0],
"struct_s_c_a_n___t_i_m_i_n_g_s.html":[1,0,1],
"struct_s_c_a_n___t_i_m_i_n_g_s.html#a068886fc0a257f0d2d0252260fc8b2fc":[1,0,1,2],
"struct_s_c_a_n___t_i_m_i_n_g_s.html#a451a19ea61933915787e33281c3ca5ed":[1,0,1,3],
"struct_s_c_a_n___t_i_m_i_n_g_s.html#a67aae3b8eeaf890c150aab6c20797367":[1,0,1,0],
"struct_s_c_a_n___t_i_m_i_n_g_s.html#ab3447151946df8073f1c9528832eedd7":[1,0,1,1]
};
