verilog work "Three_to_8_decoder.v"
verilog work "sixteen_bit_dff.v"
verilog work "sixteen_bit_8_to_1_MUX.v"
verilog work "full_adder.v"
verilog work "sixteen_bit_ALU.v"
verilog work "register_file.v"
verilog work "timing_generator.v"
verilog work "register_file_plus_alu.v"
verilog work "program_counter.v"
verilog work "Instruction_decoder.v"
verilog work "A_256_16_Memory.v"
verilog work "Datapath.v"
verilog work "Controller.v"
verilog work "CPU.v"
