// Seed: 589598714
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    output id_3
);
  assign id_1 = 1;
  logic id_4;
  logic id_5;
  type_12 id_6 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_4)
  );
endmodule
module module_1 (
    output id_0,
    input logic id_1
);
endmodule
