
gpib_004.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000026de  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000055c  00800060  000026de  00002752  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000173  008005bc  00002c3a  00002cae  2**0
                  ALLOC
  3 .stab         0000501c  00000000  00000000  00002cb0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000258a  00000000  00000000  00007ccc  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 53 00 	jmp	0xa6	; 0xa6 <__ctors_end>
       4:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
       8:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
       c:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      10:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      14:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      18:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      1c:	0c 94 1f 11 	jmp	0x223e	; 0x223e <__vector_7>
      20:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      24:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      28:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      2c:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      30:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      34:	0c 94 77 11 	jmp	0x22ee	; 0x22ee <__vector_13>
      38:	0c 94 fe 11 	jmp	0x23fc	; 0x23fc <__vector_14>
      3c:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      40:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      44:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      48:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      4c:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>
      50:	0c 94 70 00 	jmp	0xe0	; 0xe0 <__bad_interrupt>

00000054 <__c.2011>:
      54:	42 75 66 66 65 72 20 6f 76 65 72 66 6c 6f 77 20     Buffer overflow 
      64:	65 72 72 6f 72 3a 20 00                             error: .

0000006c <__c.2009>:
      6c:	55 41 52 54 20 4f 76 65 72 72 75 6e 20 45 72 72     UART Overrun Err
      7c:	6f 72 3a 20 00                                      or: .

00000081 <__c.2007>:
      81:	55 41 52 54 20 46 72 61 6d 65 20 45 72 72 6f 72     UART Frame Error
      91:	3a 20 00                                            : .

00000094 <__c.2033>:
      94:	43 6f 6d 6d 61 6e 64 20 6f 76 65 72 66 6c 6f 77     Command overflow
      a4:	2e 00                                               ..

000000a6 <__ctors_end>:
      a6:	11 24       	eor	r1, r1
      a8:	1f be       	out	0x3f, r1	; 63
      aa:	cf e5       	ldi	r28, 0x5F	; 95
      ac:	d8 e0       	ldi	r29, 0x08	; 8
      ae:	de bf       	out	0x3e, r29	; 62
      b0:	cd bf       	out	0x3d, r28	; 61

000000b2 <__do_copy_data>:
      b2:	15 e0       	ldi	r17, 0x05	; 5
      b4:	a0 e6       	ldi	r26, 0x60	; 96
      b6:	b0 e0       	ldi	r27, 0x00	; 0
      b8:	ee ed       	ldi	r30, 0xDE	; 222
      ba:	f6 e2       	ldi	r31, 0x26	; 38
      bc:	02 c0       	rjmp	.+4      	; 0xc2 <.do_copy_data_start>

000000be <.do_copy_data_loop>:
      be:	05 90       	lpm	r0, Z+
      c0:	0d 92       	st	X+, r0

000000c2 <.do_copy_data_start>:
      c2:	ac 3b       	cpi	r26, 0xBC	; 188
      c4:	b1 07       	cpc	r27, r17
      c6:	d9 f7       	brne	.-10     	; 0xbe <.do_copy_data_loop>

000000c8 <__do_clear_bss>:
      c8:	17 e0       	ldi	r17, 0x07	; 7
      ca:	ac eb       	ldi	r26, 0xBC	; 188
      cc:	b5 e0       	ldi	r27, 0x05	; 5
      ce:	01 c0       	rjmp	.+2      	; 0xd2 <.do_clear_bss_start>

000000d0 <.do_clear_bss_loop>:
      d0:	1d 92       	st	X+, r1

000000d2 <.do_clear_bss_start>:
      d2:	af 32       	cpi	r26, 0x2F	; 47
      d4:	b1 07       	cpc	r27, r17
      d6:	e1 f7       	brne	.-8      	; 0xd0 <.do_clear_bss_loop>
      d8:	0e 94 78 0f 	call	0x1ef0	; 0x1ef0 <main>
      dc:	0c 94 6d 13 	jmp	0x26da	; 0x26da <_exit>

000000e0 <__bad_interrupt>:
      e0:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

000000e4 <atoi>:
      e4:	fc 01       	movw	r30, r24
      e6:	88 27       	eor	r24, r24
      e8:	99 27       	eor	r25, r25
      ea:	e8 94       	clt
      ec:	21 91       	ld	r18, Z+
      ee:	20 32       	cpi	r18, 0x20	; 32
      f0:	e9 f3       	breq	.-6      	; 0xec <atoi+0x8>
      f2:	29 30       	cpi	r18, 0x09	; 9
      f4:	10 f0       	brcs	.+4      	; 0xfa <atoi+0x16>
      f6:	2e 30       	cpi	r18, 0x0E	; 14
      f8:	c8 f3       	brcs	.-14     	; 0xec <atoi+0x8>
      fa:	2b 32       	cpi	r18, 0x2B	; 43
      fc:	41 f0       	breq	.+16     	; 0x10e <atoi+0x2a>
      fe:	2d 32       	cpi	r18, 0x2D	; 45
     100:	39 f4       	brne	.+14     	; 0x110 <atoi+0x2c>
     102:	68 94       	set
     104:	04 c0       	rjmp	.+8      	; 0x10e <atoi+0x2a>
     106:	0e 94 db 00 	call	0x1b6	; 0x1b6 <__mulhi_const_10>
     10a:	82 0f       	add	r24, r18
     10c:	91 1d       	adc	r25, r1
     10e:	21 91       	ld	r18, Z+
     110:	20 53       	subi	r18, 0x30	; 48
     112:	2a 30       	cpi	r18, 0x0A	; 10
     114:	c0 f3       	brcs	.-16     	; 0x106 <atoi+0x22>
     116:	1e f4       	brtc	.+6      	; 0x11e <atoi+0x3a>
     118:	90 95       	com	r25
     11a:	81 95       	neg	r24
     11c:	9f 4f       	sbci	r25, 0xFF	; 255
     11e:	08 95       	ret

00000120 <strtok>:
     120:	4c eb       	ldi	r20, 0xBC	; 188
     122:	55 e0       	ldi	r21, 0x05	; 5
     124:	0e 94 a9 00 	call	0x152	; 0x152 <strtok_r>
     128:	08 95       	ret

0000012a <strchr>:
     12a:	fc 01       	movw	r30, r24
     12c:	81 91       	ld	r24, Z+
     12e:	86 17       	cp	r24, r22
     130:	21 f0       	breq	.+8      	; 0x13a <strchr+0x10>
     132:	88 23       	and	r24, r24
     134:	d9 f7       	brne	.-10     	; 0x12c <strchr+0x2>
     136:	99 27       	eor	r25, r25
     138:	08 95       	ret
     13a:	31 97       	sbiw	r30, 0x01	; 1
     13c:	cf 01       	movw	r24, r30
     13e:	08 95       	ret

00000140 <strlen>:
     140:	fc 01       	movw	r30, r24
     142:	01 90       	ld	r0, Z+
     144:	00 20       	and	r0, r0
     146:	e9 f7       	brne	.-6      	; 0x142 <strlen+0x2>
     148:	80 95       	com	r24
     14a:	90 95       	com	r25
     14c:	8e 0f       	add	r24, r30
     14e:	9f 1f       	adc	r25, r31
     150:	08 95       	ret

00000152 <strtok_r>:
     152:	00 97       	sbiw	r24, 0x00	; 0
     154:	31 f4       	brne	.+12     	; 0x162 <strtok_r+0x10>
     156:	da 01       	movw	r26, r20
     158:	8d 91       	ld	r24, X+
     15a:	9c 91       	ld	r25, X
     15c:	00 97       	sbiw	r24, 0x00	; 0
     15e:	09 f4       	brne	.+2      	; 0x162 <strtok_r+0x10>
     160:	0e c0       	rjmp	.+28     	; 0x17e <strtok_r+0x2c>
     162:	dc 01       	movw	r26, r24
     164:	fb 01       	movw	r30, r22
     166:	3d 91       	ld	r19, X+
     168:	21 91       	ld	r18, Z+
     16a:	22 23       	and	r18, r18
     16c:	19 f0       	breq	.+6      	; 0x174 <strtok_r+0x22>
     16e:	32 17       	cp	r19, r18
     170:	c9 f3       	breq	.-14     	; 0x164 <strtok_r+0x12>
     172:	fa cf       	rjmp	.-12     	; 0x168 <strtok_r+0x16>
     174:	33 23       	and	r19, r19
     176:	31 f4       	brne	.+12     	; 0x184 <strtok_r+0x32>
     178:	da 01       	movw	r26, r20
     17a:	1d 92       	st	X+, r1
     17c:	1c 92       	st	X, r1
     17e:	88 27       	eor	r24, r24
     180:	99 27       	eor	r25, r25
     182:	08 95       	ret
     184:	11 97       	sbiw	r26, 0x01	; 1
     186:	af 93       	push	r26
     188:	bf 93       	push	r27
     18a:	fb 01       	movw	r30, r22
     18c:	3d 91       	ld	r19, X+
     18e:	21 91       	ld	r18, Z+
     190:	32 17       	cp	r19, r18
     192:	71 f4       	brne	.+28     	; 0x1b0 <strtok_r+0x5e>
     194:	33 23       	and	r19, r19
     196:	21 f4       	brne	.+8      	; 0x1a0 <strtok_r+0x4e>
     198:	88 27       	eor	r24, r24
     19a:	99 27       	eor	r25, r25
     19c:	11 97       	sbiw	r26, 0x01	; 1
     19e:	02 c0       	rjmp	.+4      	; 0x1a4 <strtok_r+0x52>
     1a0:	1e 92       	st	-X, r1
     1a2:	11 96       	adiw	r26, 0x01	; 1
     1a4:	fa 01       	movw	r30, r20
     1a6:	a1 93       	st	Z+, r26
     1a8:	b0 83       	st	Z, r27
     1aa:	9f 91       	pop	r25
     1ac:	8f 91       	pop	r24
     1ae:	08 95       	ret
     1b0:	22 23       	and	r18, r18
     1b2:	69 f7       	brne	.-38     	; 0x18e <strtok_r+0x3c>
     1b4:	ea cf       	rjmp	.-44     	; 0x18a <strtok_r+0x38>

000001b6 <__mulhi_const_10>:
     1b6:	7a e0       	ldi	r23, 0x0A	; 10
     1b8:	97 9f       	mul	r25, r23
     1ba:	90 2d       	mov	r25, r0
     1bc:	87 9f       	mul	r24, r23
     1be:	80 2d       	mov	r24, r0
     1c0:	91 0d       	add	r25, r1
     1c2:	11 24       	eor	r1, r1
     1c4:	08 95       	ret

000001c6 <sprintf>:
     1c6:	ae e0       	ldi	r26, 0x0E	; 14
     1c8:	b0 e0       	ldi	r27, 0x00	; 0
     1ca:	e9 ee       	ldi	r30, 0xE9	; 233
     1cc:	f0 e0       	ldi	r31, 0x00	; 0
     1ce:	0c 94 44 13 	jmp	0x2688	; 0x2688 <__prologue_saves__+0x1c>
     1d2:	0d 89       	ldd	r16, Y+21	; 0x15
     1d4:	1e 89       	ldd	r17, Y+22	; 0x16
     1d6:	86 e0       	ldi	r24, 0x06	; 6
     1d8:	8c 83       	std	Y+4, r24	; 0x04
     1da:	1a 83       	std	Y+2, r17	; 0x02
     1dc:	09 83       	std	Y+1, r16	; 0x01
     1de:	8f ef       	ldi	r24, 0xFF	; 255
     1e0:	9f e7       	ldi	r25, 0x7F	; 127
     1e2:	9e 83       	std	Y+6, r25	; 0x06
     1e4:	8d 83       	std	Y+5, r24	; 0x05
     1e6:	9e 01       	movw	r18, r28
     1e8:	27 5e       	subi	r18, 0xE7	; 231
     1ea:	3f 4f       	sbci	r19, 0xFF	; 255
     1ec:	ce 01       	movw	r24, r28
     1ee:	01 96       	adiw	r24, 0x01	; 1
     1f0:	6f 89       	ldd	r22, Y+23	; 0x17
     1f2:	78 8d       	ldd	r23, Y+24	; 0x18
     1f4:	a9 01       	movw	r20, r18
     1f6:	0e 94 07 01 	call	0x20e	; 0x20e <vfprintf>
     1fa:	2f 81       	ldd	r18, Y+7	; 0x07
     1fc:	38 85       	ldd	r19, Y+8	; 0x08
     1fe:	02 0f       	add	r16, r18
     200:	13 1f       	adc	r17, r19
     202:	f8 01       	movw	r30, r16
     204:	10 82       	st	Z, r1
     206:	2e 96       	adiw	r28, 0x0e	; 14
     208:	e4 e0       	ldi	r30, 0x04	; 4
     20a:	0c 94 60 13 	jmp	0x26c0	; 0x26c0 <__epilogue_restores__+0x1c>

0000020e <vfprintf>:
     20e:	ab e0       	ldi	r26, 0x0B	; 11
     210:	b0 e0       	ldi	r27, 0x00	; 0
     212:	ed e0       	ldi	r30, 0x0D	; 13
     214:	f1 e0       	ldi	r31, 0x01	; 1
     216:	0c 94 36 13 	jmp	0x266c	; 0x266c <__prologue_saves__>
     21a:	3c 01       	movw	r6, r24
     21c:	2b 01       	movw	r4, r22
     21e:	5a 01       	movw	r10, r20
     220:	fc 01       	movw	r30, r24
     222:	17 82       	std	Z+7, r1	; 0x07
     224:	16 82       	std	Z+6, r1	; 0x06
     226:	83 81       	ldd	r24, Z+3	; 0x03
     228:	81 fd       	sbrc	r24, 1
     22a:	03 c0       	rjmp	.+6      	; 0x232 <vfprintf+0x24>
     22c:	6f ef       	ldi	r22, 0xFF	; 255
     22e:	7f ef       	ldi	r23, 0xFF	; 255
     230:	c6 c1       	rjmp	.+908    	; 0x5be <vfprintf+0x3b0>
     232:	9a e0       	ldi	r25, 0x0A	; 10
     234:	89 2e       	mov	r8, r25
     236:	1e 01       	movw	r2, r28
     238:	08 94       	sec
     23a:	21 1c       	adc	r2, r1
     23c:	31 1c       	adc	r3, r1
     23e:	f3 01       	movw	r30, r6
     240:	23 81       	ldd	r18, Z+3	; 0x03
     242:	f2 01       	movw	r30, r4
     244:	23 fd       	sbrc	r18, 3
     246:	85 91       	lpm	r24, Z+
     248:	23 ff       	sbrs	r18, 3
     24a:	81 91       	ld	r24, Z+
     24c:	2f 01       	movw	r4, r30
     24e:	88 23       	and	r24, r24
     250:	09 f4       	brne	.+2      	; 0x254 <vfprintf+0x46>
     252:	b2 c1       	rjmp	.+868    	; 0x5b8 <vfprintf+0x3aa>
     254:	85 32       	cpi	r24, 0x25	; 37
     256:	39 f4       	brne	.+14     	; 0x266 <vfprintf+0x58>
     258:	23 fd       	sbrc	r18, 3
     25a:	85 91       	lpm	r24, Z+
     25c:	23 ff       	sbrs	r18, 3
     25e:	81 91       	ld	r24, Z+
     260:	2f 01       	movw	r4, r30
     262:	85 32       	cpi	r24, 0x25	; 37
     264:	29 f4       	brne	.+10     	; 0x270 <vfprintf+0x62>
     266:	90 e0       	ldi	r25, 0x00	; 0
     268:	b3 01       	movw	r22, r6
     26a:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fputc>
     26e:	e7 cf       	rjmp	.-50     	; 0x23e <vfprintf+0x30>
     270:	98 2f       	mov	r25, r24
     272:	ff 24       	eor	r15, r15
     274:	ee 24       	eor	r14, r14
     276:	99 24       	eor	r9, r9
     278:	ff e1       	ldi	r31, 0x1F	; 31
     27a:	ff 15       	cp	r31, r15
     27c:	d0 f0       	brcs	.+52     	; 0x2b2 <vfprintf+0xa4>
     27e:	9b 32       	cpi	r25, 0x2B	; 43
     280:	69 f0       	breq	.+26     	; 0x29c <vfprintf+0x8e>
     282:	9c 32       	cpi	r25, 0x2C	; 44
     284:	28 f4       	brcc	.+10     	; 0x290 <vfprintf+0x82>
     286:	90 32       	cpi	r25, 0x20	; 32
     288:	59 f0       	breq	.+22     	; 0x2a0 <vfprintf+0x92>
     28a:	93 32       	cpi	r25, 0x23	; 35
     28c:	91 f4       	brne	.+36     	; 0x2b2 <vfprintf+0xa4>
     28e:	0e c0       	rjmp	.+28     	; 0x2ac <vfprintf+0x9e>
     290:	9d 32       	cpi	r25, 0x2D	; 45
     292:	49 f0       	breq	.+18     	; 0x2a6 <vfprintf+0x98>
     294:	90 33       	cpi	r25, 0x30	; 48
     296:	69 f4       	brne	.+26     	; 0x2b2 <vfprintf+0xa4>
     298:	41 e0       	ldi	r20, 0x01	; 1
     29a:	24 c0       	rjmp	.+72     	; 0x2e4 <vfprintf+0xd6>
     29c:	52 e0       	ldi	r21, 0x02	; 2
     29e:	f5 2a       	or	r15, r21
     2a0:	84 e0       	ldi	r24, 0x04	; 4
     2a2:	f8 2a       	or	r15, r24
     2a4:	28 c0       	rjmp	.+80     	; 0x2f6 <vfprintf+0xe8>
     2a6:	98 e0       	ldi	r25, 0x08	; 8
     2a8:	f9 2a       	or	r15, r25
     2aa:	25 c0       	rjmp	.+74     	; 0x2f6 <vfprintf+0xe8>
     2ac:	e0 e1       	ldi	r30, 0x10	; 16
     2ae:	fe 2a       	or	r15, r30
     2b0:	22 c0       	rjmp	.+68     	; 0x2f6 <vfprintf+0xe8>
     2b2:	f7 fc       	sbrc	r15, 7
     2b4:	29 c0       	rjmp	.+82     	; 0x308 <vfprintf+0xfa>
     2b6:	89 2f       	mov	r24, r25
     2b8:	80 53       	subi	r24, 0x30	; 48
     2ba:	8a 30       	cpi	r24, 0x0A	; 10
     2bc:	70 f4       	brcc	.+28     	; 0x2da <vfprintf+0xcc>
     2be:	f6 fe       	sbrs	r15, 6
     2c0:	05 c0       	rjmp	.+10     	; 0x2cc <vfprintf+0xbe>
     2c2:	98 9c       	mul	r9, r8
     2c4:	90 2c       	mov	r9, r0
     2c6:	11 24       	eor	r1, r1
     2c8:	98 0e       	add	r9, r24
     2ca:	15 c0       	rjmp	.+42     	; 0x2f6 <vfprintf+0xe8>
     2cc:	e8 9c       	mul	r14, r8
     2ce:	e0 2c       	mov	r14, r0
     2d0:	11 24       	eor	r1, r1
     2d2:	e8 0e       	add	r14, r24
     2d4:	f0 e2       	ldi	r31, 0x20	; 32
     2d6:	ff 2a       	or	r15, r31
     2d8:	0e c0       	rjmp	.+28     	; 0x2f6 <vfprintf+0xe8>
     2da:	9e 32       	cpi	r25, 0x2E	; 46
     2dc:	29 f4       	brne	.+10     	; 0x2e8 <vfprintf+0xda>
     2de:	f6 fc       	sbrc	r15, 6
     2e0:	6b c1       	rjmp	.+726    	; 0x5b8 <vfprintf+0x3aa>
     2e2:	40 e4       	ldi	r20, 0x40	; 64
     2e4:	f4 2a       	or	r15, r20
     2e6:	07 c0       	rjmp	.+14     	; 0x2f6 <vfprintf+0xe8>
     2e8:	9c 36       	cpi	r25, 0x6C	; 108
     2ea:	19 f4       	brne	.+6      	; 0x2f2 <vfprintf+0xe4>
     2ec:	50 e8       	ldi	r21, 0x80	; 128
     2ee:	f5 2a       	or	r15, r21
     2f0:	02 c0       	rjmp	.+4      	; 0x2f6 <vfprintf+0xe8>
     2f2:	98 36       	cpi	r25, 0x68	; 104
     2f4:	49 f4       	brne	.+18     	; 0x308 <vfprintf+0xfa>
     2f6:	f2 01       	movw	r30, r4
     2f8:	23 fd       	sbrc	r18, 3
     2fa:	95 91       	lpm	r25, Z+
     2fc:	23 ff       	sbrs	r18, 3
     2fe:	91 91       	ld	r25, Z+
     300:	2f 01       	movw	r4, r30
     302:	99 23       	and	r25, r25
     304:	09 f0       	breq	.+2      	; 0x308 <vfprintf+0xfa>
     306:	b8 cf       	rjmp	.-144    	; 0x278 <vfprintf+0x6a>
     308:	89 2f       	mov	r24, r25
     30a:	85 54       	subi	r24, 0x45	; 69
     30c:	83 30       	cpi	r24, 0x03	; 3
     30e:	18 f0       	brcs	.+6      	; 0x316 <vfprintf+0x108>
     310:	80 52       	subi	r24, 0x20	; 32
     312:	83 30       	cpi	r24, 0x03	; 3
     314:	38 f4       	brcc	.+14     	; 0x324 <vfprintf+0x116>
     316:	44 e0       	ldi	r20, 0x04	; 4
     318:	50 e0       	ldi	r21, 0x00	; 0
     31a:	a4 0e       	add	r10, r20
     31c:	b5 1e       	adc	r11, r21
     31e:	5f e3       	ldi	r21, 0x3F	; 63
     320:	59 83       	std	Y+1, r21	; 0x01
     322:	0f c0       	rjmp	.+30     	; 0x342 <vfprintf+0x134>
     324:	93 36       	cpi	r25, 0x63	; 99
     326:	31 f0       	breq	.+12     	; 0x334 <vfprintf+0x126>
     328:	93 37       	cpi	r25, 0x73	; 115
     32a:	79 f0       	breq	.+30     	; 0x34a <vfprintf+0x13c>
     32c:	93 35       	cpi	r25, 0x53	; 83
     32e:	09 f0       	breq	.+2      	; 0x332 <vfprintf+0x124>
     330:	56 c0       	rjmp	.+172    	; 0x3de <vfprintf+0x1d0>
     332:	20 c0       	rjmp	.+64     	; 0x374 <vfprintf+0x166>
     334:	f5 01       	movw	r30, r10
     336:	80 81       	ld	r24, Z
     338:	89 83       	std	Y+1, r24	; 0x01
     33a:	42 e0       	ldi	r20, 0x02	; 2
     33c:	50 e0       	ldi	r21, 0x00	; 0
     33e:	a4 0e       	add	r10, r20
     340:	b5 1e       	adc	r11, r21
     342:	61 01       	movw	r12, r2
     344:	01 e0       	ldi	r16, 0x01	; 1
     346:	10 e0       	ldi	r17, 0x00	; 0
     348:	12 c0       	rjmp	.+36     	; 0x36e <vfprintf+0x160>
     34a:	f5 01       	movw	r30, r10
     34c:	c0 80       	ld	r12, Z
     34e:	d1 80       	ldd	r13, Z+1	; 0x01
     350:	f6 fc       	sbrc	r15, 6
     352:	03 c0       	rjmp	.+6      	; 0x35a <vfprintf+0x14c>
     354:	6f ef       	ldi	r22, 0xFF	; 255
     356:	7f ef       	ldi	r23, 0xFF	; 255
     358:	02 c0       	rjmp	.+4      	; 0x35e <vfprintf+0x150>
     35a:	69 2d       	mov	r22, r9
     35c:	70 e0       	ldi	r23, 0x00	; 0
     35e:	42 e0       	ldi	r20, 0x02	; 2
     360:	50 e0       	ldi	r21, 0x00	; 0
     362:	a4 0e       	add	r10, r20
     364:	b5 1e       	adc	r11, r21
     366:	c6 01       	movw	r24, r12
     368:	0e 94 ef 02 	call	0x5de	; 0x5de <strnlen>
     36c:	8c 01       	movw	r16, r24
     36e:	5f e7       	ldi	r21, 0x7F	; 127
     370:	f5 22       	and	r15, r21
     372:	14 c0       	rjmp	.+40     	; 0x39c <vfprintf+0x18e>
     374:	f5 01       	movw	r30, r10
     376:	c0 80       	ld	r12, Z
     378:	d1 80       	ldd	r13, Z+1	; 0x01
     37a:	f6 fc       	sbrc	r15, 6
     37c:	03 c0       	rjmp	.+6      	; 0x384 <vfprintf+0x176>
     37e:	6f ef       	ldi	r22, 0xFF	; 255
     380:	7f ef       	ldi	r23, 0xFF	; 255
     382:	02 c0       	rjmp	.+4      	; 0x388 <vfprintf+0x17a>
     384:	69 2d       	mov	r22, r9
     386:	70 e0       	ldi	r23, 0x00	; 0
     388:	42 e0       	ldi	r20, 0x02	; 2
     38a:	50 e0       	ldi	r21, 0x00	; 0
     38c:	a4 0e       	add	r10, r20
     38e:	b5 1e       	adc	r11, r21
     390:	c6 01       	movw	r24, r12
     392:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <strnlen_P>
     396:	8c 01       	movw	r16, r24
     398:	50 e8       	ldi	r21, 0x80	; 128
     39a:	f5 2a       	or	r15, r21
     39c:	f3 fe       	sbrs	r15, 3
     39e:	07 c0       	rjmp	.+14     	; 0x3ae <vfprintf+0x1a0>
     3a0:	1a c0       	rjmp	.+52     	; 0x3d6 <vfprintf+0x1c8>
     3a2:	80 e2       	ldi	r24, 0x20	; 32
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	b3 01       	movw	r22, r6
     3a8:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fputc>
     3ac:	ea 94       	dec	r14
     3ae:	8e 2d       	mov	r24, r14
     3b0:	90 e0       	ldi	r25, 0x00	; 0
     3b2:	08 17       	cp	r16, r24
     3b4:	19 07       	cpc	r17, r25
     3b6:	a8 f3       	brcs	.-22     	; 0x3a2 <vfprintf+0x194>
     3b8:	0e c0       	rjmp	.+28     	; 0x3d6 <vfprintf+0x1c8>
     3ba:	f6 01       	movw	r30, r12
     3bc:	f7 fc       	sbrc	r15, 7
     3be:	85 91       	lpm	r24, Z+
     3c0:	f7 fe       	sbrs	r15, 7
     3c2:	81 91       	ld	r24, Z+
     3c4:	6f 01       	movw	r12, r30
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	b3 01       	movw	r22, r6
     3ca:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fputc>
     3ce:	e1 10       	cpse	r14, r1
     3d0:	ea 94       	dec	r14
     3d2:	01 50       	subi	r16, 0x01	; 1
     3d4:	10 40       	sbci	r17, 0x00	; 0
     3d6:	01 15       	cp	r16, r1
     3d8:	11 05       	cpc	r17, r1
     3da:	79 f7       	brne	.-34     	; 0x3ba <vfprintf+0x1ac>
     3dc:	ea c0       	rjmp	.+468    	; 0x5b2 <vfprintf+0x3a4>
     3de:	94 36       	cpi	r25, 0x64	; 100
     3e0:	11 f0       	breq	.+4      	; 0x3e6 <vfprintf+0x1d8>
     3e2:	99 36       	cpi	r25, 0x69	; 105
     3e4:	69 f5       	brne	.+90     	; 0x440 <vfprintf+0x232>
     3e6:	f7 fe       	sbrs	r15, 7
     3e8:	08 c0       	rjmp	.+16     	; 0x3fa <vfprintf+0x1ec>
     3ea:	f5 01       	movw	r30, r10
     3ec:	20 81       	ld	r18, Z
     3ee:	31 81       	ldd	r19, Z+1	; 0x01
     3f0:	42 81       	ldd	r20, Z+2	; 0x02
     3f2:	53 81       	ldd	r21, Z+3	; 0x03
     3f4:	84 e0       	ldi	r24, 0x04	; 4
     3f6:	90 e0       	ldi	r25, 0x00	; 0
     3f8:	0a c0       	rjmp	.+20     	; 0x40e <vfprintf+0x200>
     3fa:	f5 01       	movw	r30, r10
     3fc:	80 81       	ld	r24, Z
     3fe:	91 81       	ldd	r25, Z+1	; 0x01
     400:	9c 01       	movw	r18, r24
     402:	44 27       	eor	r20, r20
     404:	37 fd       	sbrc	r19, 7
     406:	40 95       	com	r20
     408:	54 2f       	mov	r21, r20
     40a:	82 e0       	ldi	r24, 0x02	; 2
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	a8 0e       	add	r10, r24
     410:	b9 1e       	adc	r11, r25
     412:	9f e6       	ldi	r25, 0x6F	; 111
     414:	f9 22       	and	r15, r25
     416:	57 ff       	sbrs	r21, 7
     418:	09 c0       	rjmp	.+18     	; 0x42c <vfprintf+0x21e>
     41a:	50 95       	com	r21
     41c:	40 95       	com	r20
     41e:	30 95       	com	r19
     420:	21 95       	neg	r18
     422:	3f 4f       	sbci	r19, 0xFF	; 255
     424:	4f 4f       	sbci	r20, 0xFF	; 255
     426:	5f 4f       	sbci	r21, 0xFF	; 255
     428:	e0 e8       	ldi	r30, 0x80	; 128
     42a:	fe 2a       	or	r15, r30
     42c:	ca 01       	movw	r24, r20
     42e:	b9 01       	movw	r22, r18
     430:	a1 01       	movw	r20, r2
     432:	2a e0       	ldi	r18, 0x0A	; 10
     434:	30 e0       	ldi	r19, 0x00	; 0
     436:	0e 94 26 03 	call	0x64c	; 0x64c <__ultoa_invert>
     43a:	d8 2e       	mov	r13, r24
     43c:	d2 18       	sub	r13, r2
     43e:	40 c0       	rjmp	.+128    	; 0x4c0 <vfprintf+0x2b2>
     440:	95 37       	cpi	r25, 0x75	; 117
     442:	29 f4       	brne	.+10     	; 0x44e <vfprintf+0x240>
     444:	1f 2d       	mov	r17, r15
     446:	1f 7e       	andi	r17, 0xEF	; 239
     448:	2a e0       	ldi	r18, 0x0A	; 10
     44a:	30 e0       	ldi	r19, 0x00	; 0
     44c:	1d c0       	rjmp	.+58     	; 0x488 <vfprintf+0x27a>
     44e:	1f 2d       	mov	r17, r15
     450:	19 7f       	andi	r17, 0xF9	; 249
     452:	9f 36       	cpi	r25, 0x6F	; 111
     454:	61 f0       	breq	.+24     	; 0x46e <vfprintf+0x260>
     456:	90 37       	cpi	r25, 0x70	; 112
     458:	20 f4       	brcc	.+8      	; 0x462 <vfprintf+0x254>
     45a:	98 35       	cpi	r25, 0x58	; 88
     45c:	09 f0       	breq	.+2      	; 0x460 <vfprintf+0x252>
     45e:	ac c0       	rjmp	.+344    	; 0x5b8 <vfprintf+0x3aa>
     460:	0f c0       	rjmp	.+30     	; 0x480 <vfprintf+0x272>
     462:	90 37       	cpi	r25, 0x70	; 112
     464:	39 f0       	breq	.+14     	; 0x474 <vfprintf+0x266>
     466:	98 37       	cpi	r25, 0x78	; 120
     468:	09 f0       	breq	.+2      	; 0x46c <vfprintf+0x25e>
     46a:	a6 c0       	rjmp	.+332    	; 0x5b8 <vfprintf+0x3aa>
     46c:	04 c0       	rjmp	.+8      	; 0x476 <vfprintf+0x268>
     46e:	28 e0       	ldi	r18, 0x08	; 8
     470:	30 e0       	ldi	r19, 0x00	; 0
     472:	0a c0       	rjmp	.+20     	; 0x488 <vfprintf+0x27a>
     474:	10 61       	ori	r17, 0x10	; 16
     476:	14 fd       	sbrc	r17, 4
     478:	14 60       	ori	r17, 0x04	; 4
     47a:	20 e1       	ldi	r18, 0x10	; 16
     47c:	30 e0       	ldi	r19, 0x00	; 0
     47e:	04 c0       	rjmp	.+8      	; 0x488 <vfprintf+0x27a>
     480:	14 fd       	sbrc	r17, 4
     482:	16 60       	ori	r17, 0x06	; 6
     484:	20 e1       	ldi	r18, 0x10	; 16
     486:	32 e0       	ldi	r19, 0x02	; 2
     488:	17 ff       	sbrs	r17, 7
     48a:	08 c0       	rjmp	.+16     	; 0x49c <vfprintf+0x28e>
     48c:	f5 01       	movw	r30, r10
     48e:	60 81       	ld	r22, Z
     490:	71 81       	ldd	r23, Z+1	; 0x01
     492:	82 81       	ldd	r24, Z+2	; 0x02
     494:	93 81       	ldd	r25, Z+3	; 0x03
     496:	44 e0       	ldi	r20, 0x04	; 4
     498:	50 e0       	ldi	r21, 0x00	; 0
     49a:	08 c0       	rjmp	.+16     	; 0x4ac <vfprintf+0x29e>
     49c:	f5 01       	movw	r30, r10
     49e:	80 81       	ld	r24, Z
     4a0:	91 81       	ldd	r25, Z+1	; 0x01
     4a2:	bc 01       	movw	r22, r24
     4a4:	80 e0       	ldi	r24, 0x00	; 0
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	42 e0       	ldi	r20, 0x02	; 2
     4aa:	50 e0       	ldi	r21, 0x00	; 0
     4ac:	a4 0e       	add	r10, r20
     4ae:	b5 1e       	adc	r11, r21
     4b0:	a1 01       	movw	r20, r2
     4b2:	0e 94 26 03 	call	0x64c	; 0x64c <__ultoa_invert>
     4b6:	d8 2e       	mov	r13, r24
     4b8:	d2 18       	sub	r13, r2
     4ba:	8f e7       	ldi	r24, 0x7F	; 127
     4bc:	f8 2e       	mov	r15, r24
     4be:	f1 22       	and	r15, r17
     4c0:	f6 fe       	sbrs	r15, 6
     4c2:	0b c0       	rjmp	.+22     	; 0x4da <vfprintf+0x2cc>
     4c4:	5e ef       	ldi	r21, 0xFE	; 254
     4c6:	f5 22       	and	r15, r21
     4c8:	d9 14       	cp	r13, r9
     4ca:	38 f4       	brcc	.+14     	; 0x4da <vfprintf+0x2cc>
     4cc:	f4 fe       	sbrs	r15, 4
     4ce:	07 c0       	rjmp	.+14     	; 0x4de <vfprintf+0x2d0>
     4d0:	f2 fc       	sbrc	r15, 2
     4d2:	05 c0       	rjmp	.+10     	; 0x4de <vfprintf+0x2d0>
     4d4:	8f ee       	ldi	r24, 0xEF	; 239
     4d6:	f8 22       	and	r15, r24
     4d8:	02 c0       	rjmp	.+4      	; 0x4de <vfprintf+0x2d0>
     4da:	1d 2d       	mov	r17, r13
     4dc:	01 c0       	rjmp	.+2      	; 0x4e0 <vfprintf+0x2d2>
     4de:	19 2d       	mov	r17, r9
     4e0:	f4 fe       	sbrs	r15, 4
     4e2:	0d c0       	rjmp	.+26     	; 0x4fe <vfprintf+0x2f0>
     4e4:	fe 01       	movw	r30, r28
     4e6:	ed 0d       	add	r30, r13
     4e8:	f1 1d       	adc	r31, r1
     4ea:	80 81       	ld	r24, Z
     4ec:	80 33       	cpi	r24, 0x30	; 48
     4ee:	19 f4       	brne	.+6      	; 0x4f6 <vfprintf+0x2e8>
     4f0:	99 ee       	ldi	r25, 0xE9	; 233
     4f2:	f9 22       	and	r15, r25
     4f4:	08 c0       	rjmp	.+16     	; 0x506 <vfprintf+0x2f8>
     4f6:	1f 5f       	subi	r17, 0xFF	; 255
     4f8:	f2 fe       	sbrs	r15, 2
     4fa:	05 c0       	rjmp	.+10     	; 0x506 <vfprintf+0x2f8>
     4fc:	03 c0       	rjmp	.+6      	; 0x504 <vfprintf+0x2f6>
     4fe:	8f 2d       	mov	r24, r15
     500:	86 78       	andi	r24, 0x86	; 134
     502:	09 f0       	breq	.+2      	; 0x506 <vfprintf+0x2f8>
     504:	1f 5f       	subi	r17, 0xFF	; 255
     506:	0f 2d       	mov	r16, r15
     508:	f3 fc       	sbrc	r15, 3
     50a:	14 c0       	rjmp	.+40     	; 0x534 <vfprintf+0x326>
     50c:	f0 fe       	sbrs	r15, 0
     50e:	0f c0       	rjmp	.+30     	; 0x52e <vfprintf+0x320>
     510:	1e 15       	cp	r17, r14
     512:	10 f0       	brcs	.+4      	; 0x518 <vfprintf+0x30a>
     514:	9d 2c       	mov	r9, r13
     516:	0b c0       	rjmp	.+22     	; 0x52e <vfprintf+0x320>
     518:	9d 2c       	mov	r9, r13
     51a:	9e 0c       	add	r9, r14
     51c:	91 1a       	sub	r9, r17
     51e:	1e 2d       	mov	r17, r14
     520:	06 c0       	rjmp	.+12     	; 0x52e <vfprintf+0x320>
     522:	80 e2       	ldi	r24, 0x20	; 32
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	b3 01       	movw	r22, r6
     528:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fputc>
     52c:	1f 5f       	subi	r17, 0xFF	; 255
     52e:	1e 15       	cp	r17, r14
     530:	c0 f3       	brcs	.-16     	; 0x522 <vfprintf+0x314>
     532:	04 c0       	rjmp	.+8      	; 0x53c <vfprintf+0x32e>
     534:	1e 15       	cp	r17, r14
     536:	10 f4       	brcc	.+4      	; 0x53c <vfprintf+0x32e>
     538:	e1 1a       	sub	r14, r17
     53a:	01 c0       	rjmp	.+2      	; 0x53e <vfprintf+0x330>
     53c:	ee 24       	eor	r14, r14
     53e:	04 ff       	sbrs	r16, 4
     540:	0f c0       	rjmp	.+30     	; 0x560 <vfprintf+0x352>
     542:	80 e3       	ldi	r24, 0x30	; 48
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	b3 01       	movw	r22, r6
     548:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fputc>
     54c:	02 ff       	sbrs	r16, 2
     54e:	1d c0       	rjmp	.+58     	; 0x58a <vfprintf+0x37c>
     550:	01 fd       	sbrc	r16, 1
     552:	03 c0       	rjmp	.+6      	; 0x55a <vfprintf+0x34c>
     554:	88 e7       	ldi	r24, 0x78	; 120
     556:	90 e0       	ldi	r25, 0x00	; 0
     558:	0e c0       	rjmp	.+28     	; 0x576 <vfprintf+0x368>
     55a:	88 e5       	ldi	r24, 0x58	; 88
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	0b c0       	rjmp	.+22     	; 0x576 <vfprintf+0x368>
     560:	80 2f       	mov	r24, r16
     562:	86 78       	andi	r24, 0x86	; 134
     564:	91 f0       	breq	.+36     	; 0x58a <vfprintf+0x37c>
     566:	01 ff       	sbrs	r16, 1
     568:	02 c0       	rjmp	.+4      	; 0x56e <vfprintf+0x360>
     56a:	8b e2       	ldi	r24, 0x2B	; 43
     56c:	01 c0       	rjmp	.+2      	; 0x570 <vfprintf+0x362>
     56e:	80 e2       	ldi	r24, 0x20	; 32
     570:	f7 fc       	sbrc	r15, 7
     572:	8d e2       	ldi	r24, 0x2D	; 45
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	b3 01       	movw	r22, r6
     578:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fputc>
     57c:	06 c0       	rjmp	.+12     	; 0x58a <vfprintf+0x37c>
     57e:	80 e3       	ldi	r24, 0x30	; 48
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	b3 01       	movw	r22, r6
     584:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fputc>
     588:	9a 94       	dec	r9
     58a:	d9 14       	cp	r13, r9
     58c:	c0 f3       	brcs	.-16     	; 0x57e <vfprintf+0x370>
     58e:	da 94       	dec	r13
     590:	f1 01       	movw	r30, r2
     592:	ed 0d       	add	r30, r13
     594:	f1 1d       	adc	r31, r1
     596:	80 81       	ld	r24, Z
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	b3 01       	movw	r22, r6
     59c:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fputc>
     5a0:	dd 20       	and	r13, r13
     5a2:	a9 f7       	brne	.-22     	; 0x58e <vfprintf+0x380>
     5a4:	06 c0       	rjmp	.+12     	; 0x5b2 <vfprintf+0x3a4>
     5a6:	80 e2       	ldi	r24, 0x20	; 32
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	b3 01       	movw	r22, r6
     5ac:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fputc>
     5b0:	ea 94       	dec	r14
     5b2:	ee 20       	and	r14, r14
     5b4:	c1 f7       	brne	.-16     	; 0x5a6 <vfprintf+0x398>
     5b6:	43 ce       	rjmp	.-890    	; 0x23e <vfprintf+0x30>
     5b8:	f3 01       	movw	r30, r6
     5ba:	66 81       	ldd	r22, Z+6	; 0x06
     5bc:	77 81       	ldd	r23, Z+7	; 0x07
     5be:	cb 01       	movw	r24, r22
     5c0:	2b 96       	adiw	r28, 0x0b	; 11
     5c2:	e2 e1       	ldi	r30, 0x12	; 18
     5c4:	0c 94 52 13 	jmp	0x26a4	; 0x26a4 <__epilogue_restores__>

000005c8 <strnlen_P>:
     5c8:	fc 01       	movw	r30, r24
     5ca:	05 90       	lpm	r0, Z+
     5cc:	61 50       	subi	r22, 0x01	; 1
     5ce:	70 40       	sbci	r23, 0x00	; 0
     5d0:	01 10       	cpse	r0, r1
     5d2:	d8 f7       	brcc	.-10     	; 0x5ca <strnlen_P+0x2>
     5d4:	80 95       	com	r24
     5d6:	90 95       	com	r25
     5d8:	8e 0f       	add	r24, r30
     5da:	9f 1f       	adc	r25, r31
     5dc:	08 95       	ret

000005de <strnlen>:
     5de:	fc 01       	movw	r30, r24
     5e0:	61 50       	subi	r22, 0x01	; 1
     5e2:	70 40       	sbci	r23, 0x00	; 0
     5e4:	01 90       	ld	r0, Z+
     5e6:	01 10       	cpse	r0, r1
     5e8:	d8 f7       	brcc	.-10     	; 0x5e0 <strnlen+0x2>
     5ea:	80 95       	com	r24
     5ec:	90 95       	com	r25
     5ee:	8e 0f       	add	r24, r30
     5f0:	9f 1f       	adc	r25, r31
     5f2:	08 95       	ret

000005f4 <fputc>:
     5f4:	0f 93       	push	r16
     5f6:	1f 93       	push	r17
     5f8:	cf 93       	push	r28
     5fa:	df 93       	push	r29
     5fc:	8c 01       	movw	r16, r24
     5fe:	eb 01       	movw	r28, r22
     600:	8b 81       	ldd	r24, Y+3	; 0x03
     602:	81 ff       	sbrs	r24, 1
     604:	1b c0       	rjmp	.+54     	; 0x63c <fputc+0x48>
     606:	82 ff       	sbrs	r24, 2
     608:	0d c0       	rjmp	.+26     	; 0x624 <fputc+0x30>
     60a:	2e 81       	ldd	r18, Y+6	; 0x06
     60c:	3f 81       	ldd	r19, Y+7	; 0x07
     60e:	8c 81       	ldd	r24, Y+4	; 0x04
     610:	9d 81       	ldd	r25, Y+5	; 0x05
     612:	28 17       	cp	r18, r24
     614:	39 07       	cpc	r19, r25
     616:	64 f4       	brge	.+24     	; 0x630 <fputc+0x3c>
     618:	e8 81       	ld	r30, Y
     61a:	f9 81       	ldd	r31, Y+1	; 0x01
     61c:	01 93       	st	Z+, r16
     61e:	f9 83       	std	Y+1, r31	; 0x01
     620:	e8 83       	st	Y, r30
     622:	06 c0       	rjmp	.+12     	; 0x630 <fputc+0x3c>
     624:	e8 85       	ldd	r30, Y+8	; 0x08
     626:	f9 85       	ldd	r31, Y+9	; 0x09
     628:	80 2f       	mov	r24, r16
     62a:	09 95       	icall
     62c:	89 2b       	or	r24, r25
     62e:	31 f4       	brne	.+12     	; 0x63c <fputc+0x48>
     630:	8e 81       	ldd	r24, Y+6	; 0x06
     632:	9f 81       	ldd	r25, Y+7	; 0x07
     634:	01 96       	adiw	r24, 0x01	; 1
     636:	9f 83       	std	Y+7, r25	; 0x07
     638:	8e 83       	std	Y+6, r24	; 0x06
     63a:	02 c0       	rjmp	.+4      	; 0x640 <fputc+0x4c>
     63c:	0f ef       	ldi	r16, 0xFF	; 255
     63e:	1f ef       	ldi	r17, 0xFF	; 255
     640:	c8 01       	movw	r24, r16
     642:	df 91       	pop	r29
     644:	cf 91       	pop	r28
     646:	1f 91       	pop	r17
     648:	0f 91       	pop	r16
     64a:	08 95       	ret

0000064c <__ultoa_invert>:
     64c:	fa 01       	movw	r30, r20
     64e:	aa 27       	eor	r26, r26
     650:	28 30       	cpi	r18, 0x08	; 8
     652:	51 f1       	breq	.+84     	; 0x6a8 <__ultoa_invert+0x5c>
     654:	20 31       	cpi	r18, 0x10	; 16
     656:	81 f1       	breq	.+96     	; 0x6b8 <__ultoa_invert+0x6c>
     658:	e8 94       	clt
     65a:	6f 93       	push	r22
     65c:	6e 7f       	andi	r22, 0xFE	; 254
     65e:	6e 5f       	subi	r22, 0xFE	; 254
     660:	7f 4f       	sbci	r23, 0xFF	; 255
     662:	8f 4f       	sbci	r24, 0xFF	; 255
     664:	9f 4f       	sbci	r25, 0xFF	; 255
     666:	af 4f       	sbci	r26, 0xFF	; 255
     668:	b1 e0       	ldi	r27, 0x01	; 1
     66a:	3e d0       	rcall	.+124    	; 0x6e8 <__ultoa_invert+0x9c>
     66c:	b4 e0       	ldi	r27, 0x04	; 4
     66e:	3c d0       	rcall	.+120    	; 0x6e8 <__ultoa_invert+0x9c>
     670:	67 0f       	add	r22, r23
     672:	78 1f       	adc	r23, r24
     674:	89 1f       	adc	r24, r25
     676:	9a 1f       	adc	r25, r26
     678:	a1 1d       	adc	r26, r1
     67a:	68 0f       	add	r22, r24
     67c:	79 1f       	adc	r23, r25
     67e:	8a 1f       	adc	r24, r26
     680:	91 1d       	adc	r25, r1
     682:	a1 1d       	adc	r26, r1
     684:	6a 0f       	add	r22, r26
     686:	71 1d       	adc	r23, r1
     688:	81 1d       	adc	r24, r1
     68a:	91 1d       	adc	r25, r1
     68c:	a1 1d       	adc	r26, r1
     68e:	20 d0       	rcall	.+64     	; 0x6d0 <__ultoa_invert+0x84>
     690:	09 f4       	brne	.+2      	; 0x694 <__ultoa_invert+0x48>
     692:	68 94       	set
     694:	3f 91       	pop	r19
     696:	2a e0       	ldi	r18, 0x0A	; 10
     698:	26 9f       	mul	r18, r22
     69a:	11 24       	eor	r1, r1
     69c:	30 19       	sub	r19, r0
     69e:	30 5d       	subi	r19, 0xD0	; 208
     6a0:	31 93       	st	Z+, r19
     6a2:	de f6       	brtc	.-74     	; 0x65a <__ultoa_invert+0xe>
     6a4:	cf 01       	movw	r24, r30
     6a6:	08 95       	ret
     6a8:	46 2f       	mov	r20, r22
     6aa:	47 70       	andi	r20, 0x07	; 7
     6ac:	40 5d       	subi	r20, 0xD0	; 208
     6ae:	41 93       	st	Z+, r20
     6b0:	b3 e0       	ldi	r27, 0x03	; 3
     6b2:	0f d0       	rcall	.+30     	; 0x6d2 <__ultoa_invert+0x86>
     6b4:	c9 f7       	brne	.-14     	; 0x6a8 <__ultoa_invert+0x5c>
     6b6:	f6 cf       	rjmp	.-20     	; 0x6a4 <__ultoa_invert+0x58>
     6b8:	46 2f       	mov	r20, r22
     6ba:	4f 70       	andi	r20, 0x0F	; 15
     6bc:	40 5d       	subi	r20, 0xD0	; 208
     6be:	4a 33       	cpi	r20, 0x3A	; 58
     6c0:	18 f0       	brcs	.+6      	; 0x6c8 <__ultoa_invert+0x7c>
     6c2:	49 5d       	subi	r20, 0xD9	; 217
     6c4:	31 fd       	sbrc	r19, 1
     6c6:	40 52       	subi	r20, 0x20	; 32
     6c8:	41 93       	st	Z+, r20
     6ca:	02 d0       	rcall	.+4      	; 0x6d0 <__ultoa_invert+0x84>
     6cc:	a9 f7       	brne	.-22     	; 0x6b8 <__ultoa_invert+0x6c>
     6ce:	ea cf       	rjmp	.-44     	; 0x6a4 <__ultoa_invert+0x58>
     6d0:	b4 e0       	ldi	r27, 0x04	; 4
     6d2:	a6 95       	lsr	r26
     6d4:	97 95       	ror	r25
     6d6:	87 95       	ror	r24
     6d8:	77 95       	ror	r23
     6da:	67 95       	ror	r22
     6dc:	ba 95       	dec	r27
     6de:	c9 f7       	brne	.-14     	; 0x6d2 <__ultoa_invert+0x86>
     6e0:	00 97       	sbiw	r24, 0x00	; 0
     6e2:	61 05       	cpc	r22, r1
     6e4:	71 05       	cpc	r23, r1
     6e6:	08 95       	ret
     6e8:	9b 01       	movw	r18, r22
     6ea:	ac 01       	movw	r20, r24
     6ec:	0a 2e       	mov	r0, r26
     6ee:	06 94       	lsr	r0
     6f0:	57 95       	ror	r21
     6f2:	47 95       	ror	r20
     6f4:	37 95       	ror	r19
     6f6:	27 95       	ror	r18
     6f8:	ba 95       	dec	r27
     6fa:	c9 f7       	brne	.-14     	; 0x6ee <__ultoa_invert+0xa2>
     6fc:	62 0f       	add	r22, r18
     6fe:	73 1f       	adc	r23, r19
     700:	84 1f       	adc	r24, r20
     702:	95 1f       	adc	r25, r21
     704:	a0 1d       	adc	r26, r0
     706:	08 95       	ret

00000708 <delay_ms>:
uchar cmd_buf[100];

/**
 * Some basic delay function
 */
void delay_ms(unsigned short ms) {
     708:	df 93       	push	r29
     70a:	cf 93       	push	r28
     70c:	00 d0       	rcall	.+0      	; 0x70e <delay_ms+0x6>
     70e:	00 d0       	rcall	.+0      	; 0x710 <delay_ms+0x8>
     710:	00 d0       	rcall	.+0      	; 0x712 <delay_ms+0xa>
     712:	cd b7       	in	r28, 0x3d	; 61
     714:	de b7       	in	r29, 0x3e	; 62
     716:	9e 83       	std	Y+6, r25	; 0x06
     718:	8d 83       	std	Y+5, r24	; 0x05
	unsigned short outer1, outer2;
	outer1 = 200 * 12;
     71a:	80 e6       	ldi	r24, 0x60	; 96
     71c:	99 e0       	ldi	r25, 0x09	; 9
     71e:	9c 83       	std	Y+4, r25	; 0x04
     720:	8b 83       	std	Y+3, r24	; 0x03
     722:	1c c0       	rjmp	.+56     	; 0x75c <delay_ms+0x54>

	while (outer1) {
		outer2 = 100;
     724:	84 e6       	ldi	r24, 0x64	; 100
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	9a 83       	std	Y+2, r25	; 0x02
     72a:	89 83       	std	Y+1, r24	; 0x01
     72c:	0e c0       	rjmp	.+28     	; 0x74a <delay_ms+0x42>
		while (outer2) {
			while (ms)
				ms--;
     72e:	8d 81       	ldd	r24, Y+5	; 0x05
     730:	9e 81       	ldd	r25, Y+6	; 0x06
     732:	01 97       	sbiw	r24, 0x01	; 1
     734:	9e 83       	std	Y+6, r25	; 0x06
     736:	8d 83       	std	Y+5, r24	; 0x05
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
			while (ms)
     738:	8d 81       	ldd	r24, Y+5	; 0x05
     73a:	9e 81       	ldd	r25, Y+6	; 0x06
     73c:	00 97       	sbiw	r24, 0x00	; 0
     73e:	b9 f7       	brne	.-18     	; 0x72e <delay_ms+0x26>
				ms--;
			outer2--;
     740:	89 81       	ldd	r24, Y+1	; 0x01
     742:	9a 81       	ldd	r25, Y+2	; 0x02
     744:	01 97       	sbiw	r24, 0x01	; 1
     746:	9a 83       	std	Y+2, r25	; 0x02
     748:	89 83       	std	Y+1, r24	; 0x01
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
     74a:	89 81       	ldd	r24, Y+1	; 0x01
     74c:	9a 81       	ldd	r25, Y+2	; 0x02
     74e:	00 97       	sbiw	r24, 0x00	; 0
     750:	99 f7       	brne	.-26     	; 0x738 <delay_ms+0x30>
			while (ms)
				ms--;
			outer2--;
		}
		outer1--;
     752:	8b 81       	ldd	r24, Y+3	; 0x03
     754:	9c 81       	ldd	r25, Y+4	; 0x04
     756:	01 97       	sbiw	r24, 0x01	; 1
     758:	9c 83       	std	Y+4, r25	; 0x04
     75a:	8b 83       	std	Y+3, r24	; 0x03
 */
void delay_ms(unsigned short ms) {
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
     75c:	8b 81       	ldd	r24, Y+3	; 0x03
     75e:	9c 81       	ldd	r25, Y+4	; 0x04
     760:	00 97       	sbiw	r24, 0x00	; 0
     762:	01 f7       	brne	.-64     	; 0x724 <delay_ms+0x1c>
				ms--;
			outer2--;
		}
		outer1--;
	}
}
     764:	26 96       	adiw	r28, 0x06	; 6
     766:	0f b6       	in	r0, 0x3f	; 63
     768:	f8 94       	cli
     76a:	de bf       	out	0x3e, r29	; 62
     76c:	0f be       	out	0x3f, r0	; 63
     76e:	cd bf       	out	0x3d, r28	; 61
     770:	cf 91       	pop	r28
     772:	df 91       	pop	r29
     774:	08 95       	ret

00000776 <gpib_init>:
 * Init GPIB pins and variables.
 * \brief All signal lines not related to the controller part
 * 		are initialized with useful values.
 *		(The controller part initialization is done on gpib_controller_assert())
 */
void gpib_init(void) {
     776:	df 93       	push	r29
     778:	cf 93       	push	r28
     77a:	cd b7       	in	r28, 0x3d	; 61
     77c:	de b7       	in	r29, 0x3e	; 62
	// data lines - complete port A as input
	DDRA = 0x00;
     77e:	ea e3       	ldi	r30, 0x3A	; 58
     780:	f0 e0       	ldi	r31, 0x00	; 0
     782:	10 82       	st	Z, r1

	// handshake lines - on port D , everything as input
	DDRD &= ~_BV(G_DAV); // DAV 
     784:	a1 e3       	ldi	r26, 0x31	; 49
     786:	b0 e0       	ldi	r27, 0x00	; 0
     788:	e1 e3       	ldi	r30, 0x31	; 49
     78a:	f0 e0       	ldi	r31, 0x00	; 0
     78c:	80 81       	ld	r24, Z
     78e:	8b 7f       	andi	r24, 0xFB	; 251
     790:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_EOI); // EOI 
     792:	a1 e3       	ldi	r26, 0x31	; 49
     794:	b0 e0       	ldi	r27, 0x00	; 0
     796:	e1 e3       	ldi	r30, 0x31	; 49
     798:	f0 e0       	ldi	r31, 0x00	; 0
     79a:	80 81       	ld	r24, Z
     79c:	8f 7e       	andi	r24, 0xEF	; 239
     79e:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_SRQ); // SRQ 
     7a0:	a1 e3       	ldi	r26, 0x31	; 49
     7a2:	b0 e0       	ldi	r27, 0x00	; 0
     7a4:	e1 e3       	ldi	r30, 0x31	; 49
     7a6:	f0 e0       	ldi	r31, 0x00	; 0
     7a8:	80 81       	ld	r24, Z
     7aa:	8f 7b       	andi	r24, 0xBF	; 191
     7ac:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_ATN); // ATN  
     7ae:	a1 e3       	ldi	r26, 0x31	; 49
     7b0:	b0 e0       	ldi	r27, 0x00	; 0
     7b2:	e1 e3       	ldi	r30, 0x31	; 49
     7b4:	f0 e0       	ldi	r31, 0x00	; 0
     7b6:	80 81       	ld	r24, Z
     7b8:	8f 77       	andi	r24, 0x7F	; 127
     7ba:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_REN); // REN  
     7bc:	a7 e3       	ldi	r26, 0x37	; 55
     7be:	b0 e0       	ldi	r27, 0x00	; 0
     7c0:	e7 e3       	ldi	r30, 0x37	; 55
     7c2:	f0 e0       	ldi	r31, 0x00	; 0
     7c4:	80 81       	ld	r24, Z
     7c6:	8d 7f       	andi	r24, 0xFD	; 253
     7c8:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_IFC); // IFC  
     7ca:	a7 e3       	ldi	r26, 0x37	; 55
     7cc:	b0 e0       	ldi	r27, 0x00	; 0
     7ce:	e7 e3       	ldi	r30, 0x37	; 55
     7d0:	f0 e0       	ldi	r31, 0x00	; 0
     7d2:	80 81       	ld	r24, Z
     7d4:	8e 7f       	andi	r24, 0xFE	; 254
     7d6:	8c 93       	st	X, r24

	// init handshake lines
	assign_bit(DDRD, PORTD, G_NRFD);
     7d8:	a2 e3       	ldi	r26, 0x32	; 50
     7da:	b0 e0       	ldi	r27, 0x00	; 0
     7dc:	e2 e3       	ldi	r30, 0x32	; 50
     7de:	f0 e0       	ldi	r31, 0x00	; 0
     7e0:	80 81       	ld	r24, Z
     7e2:	87 7f       	andi	r24, 0xF7	; 247
     7e4:	8c 93       	st	X, r24
     7e6:	a1 e3       	ldi	r26, 0x31	; 49
     7e8:	b0 e0       	ldi	r27, 0x00	; 0
     7ea:	e1 e3       	ldi	r30, 0x31	; 49
     7ec:	f0 e0       	ldi	r31, 0x00	; 0
     7ee:	80 81       	ld	r24, Z
     7f0:	88 60       	ori	r24, 0x08	; 8
     7f2:	8c 93       	st	X, r24
     7f4:	a2 e3       	ldi	r26, 0x32	; 50
     7f6:	b0 e0       	ldi	r27, 0x00	; 0
     7f8:	e2 e3       	ldi	r30, 0x32	; 50
     7fa:	f0 e0       	ldi	r31, 0x00	; 0
     7fc:	80 81       	ld	r24, Z
     7fe:	87 7f       	andi	r24, 0xF7	; 247
     800:	8c 93       	st	X, r24
	// not ready for data now
	release_bit(DDRD, PORTD, G_NDAC);
     802:	a1 e3       	ldi	r26, 0x31	; 49
     804:	b0 e0       	ldi	r27, 0x00	; 0
     806:	e1 e3       	ldi	r30, 0x31	; 49
     808:	f0 e0       	ldi	r31, 0x00	; 0
     80a:	80 81       	ld	r24, Z
     80c:	8f 7d       	andi	r24, 0xDF	; 223
     80e:	8c 93       	st	X, r24
     810:	a2 e3       	ldi	r26, 0x32	; 50
     812:	b0 e0       	ldi	r27, 0x00	; 0
     814:	e2 e3       	ldi	r30, 0x32	; 50
     816:	f0 e0       	ldi	r31, 0x00	; 0
     818:	80 81       	ld	r24, Z
     81a:	80 62       	ori	r24, 0x20	; 32
     81c:	8c 93       	st	X, r24
	// initially: ok so far
}
     81e:	cf 91       	pop	r28
     820:	df 91       	pop	r29
     822:	08 95       	ret

00000824 <gpib_receive>:
 *  \returns		On any error, 0xff is returned. in this case, the value of parameter *_byte is undefined.
 * 		Otherwise the value of the EOI signal line during read is returned. If EOI was assigned, a 0x01 is
 * 		returned. If EOI was not assigned, a 0x00 is returned. Assignment of EOI means that the talker
 * 		is sending the last character for this transmission.
 */
uchar gpib_receive(uchar* _byte) {
     824:	df 93       	push	r29
     826:	cf 93       	push	r28
     828:	cd b7       	in	r28, 0x3d	; 61
     82a:	de b7       	in	r29, 0x3e	; 62
     82c:	27 97       	sbiw	r28, 0x07	; 7
     82e:	0f b6       	in	r0, 0x3f	; 63
     830:	f8 94       	cli
     832:	de bf       	out	0x3e, r29	; 62
     834:	0f be       	out	0x3f, r0	; 63
     836:	cd bf       	out	0x3d, r28	; 61
     838:	9e 83       	std	Y+6, r25	; 0x06
     83a:	8d 83       	std	Y+5, r24	; 0x05
	int timeout;
	uchar byte, eoi;

	//uart_puts("\n\rgpib_receive()\n\r");

	if (controller.talks == 1) {
     83c:	80 91 c1 05 	lds	r24, 0x05C1
     840:	81 30       	cpi	r24, 0x01	; 1
     842:	39 f4       	brne	.+14     	; 0x852 <gpib_receive+0x2e>
		*_byte = 0xff;
     844:	ed 81       	ldd	r30, Y+5	; 0x05
     846:	fe 81       	ldd	r31, Y+6	; 0x06
     848:	8f ef       	ldi	r24, 0xFF	; 255
     84a:	80 83       	st	Z, r24
		return 0xff;
     84c:	8f ef       	ldi	r24, 0xFF	; 255
     84e:	8f 83       	std	Y+7, r24	; 0x07
     850:	c6 c0       	rjmp	.+396    	; 0x9de <__stack+0x17f>
	}

	// handshake: set nrfd, means i am ready to receive some data
	release_bit(DDRD, PORTD, G_NRFD);
     852:	a1 e3       	ldi	r26, 0x31	; 49
     854:	b0 e0       	ldi	r27, 0x00	; 0
     856:	e1 e3       	ldi	r30, 0x31	; 49
     858:	f0 e0       	ldi	r31, 0x00	; 0
     85a:	80 81       	ld	r24, Z
     85c:	87 7f       	andi	r24, 0xF7	; 247
     85e:	8c 93       	st	X, r24
     860:	a2 e3       	ldi	r26, 0x32	; 50
     862:	b0 e0       	ldi	r27, 0x00	; 0
     864:	e2 e3       	ldi	r30, 0x32	; 50
     866:	f0 e0       	ldi	r31, 0x00	; 0
     868:	80 81       	ld	r24, Z
     86a:	88 60       	ori	r24, 0x08	; 8
     86c:	8c 93       	st	X, r24
	assign_bit(DDRD, PORTD, G_NDAC);
     86e:	a2 e3       	ldi	r26, 0x32	; 50
     870:	b0 e0       	ldi	r27, 0x00	; 0
     872:	e2 e3       	ldi	r30, 0x32	; 50
     874:	f0 e0       	ldi	r31, 0x00	; 0
     876:	80 81       	ld	r24, Z
     878:	8f 7d       	andi	r24, 0xDF	; 223
     87a:	8c 93       	st	X, r24
     87c:	a1 e3       	ldi	r26, 0x31	; 49
     87e:	b0 e0       	ldi	r27, 0x00	; 0
     880:	e1 e3       	ldi	r30, 0x31	; 49
     882:	f0 e0       	ldi	r31, 0x00	; 0
     884:	80 81       	ld	r24, Z
     886:	80 62       	ori	r24, 0x20	; 32
     888:	8c 93       	st	X, r24
     88a:	a2 e3       	ldi	r26, 0x32	; 50
     88c:	b0 e0       	ldi	r27, 0x00	; 0
     88e:	e2 e3       	ldi	r30, 0x32	; 50
     890:	f0 e0       	ldi	r31, 0x00	; 0
     892:	80 81       	ld	r24, Z
     894:	8f 7d       	andi	r24, 0xDF	; 223
     896:	8c 93       	st	X, r24

	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     898:	80 91 2e 07 	lds	r24, 0x072E
     89c:	88 2f       	mov	r24, r24
     89e:	90 e0       	ldi	r25, 0x00	; 0
     8a0:	05 96       	adiw	r24, 0x05	; 5
     8a2:	9c 83       	std	Y+4, r25	; 0x04
     8a4:	8b 83       	std	Y+3, r24	; 0x03
     8a6:	10 c0       	rjmp	.+32     	; 0x8c8 <__stack+0x69>
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     8a8:	80 91 2e 07 	lds	r24, 0x072E
     8ac:	28 2f       	mov	r18, r24
     8ae:	30 e0       	ldi	r19, 0x00	; 0
     8b0:	8b 81       	ldd	r24, Y+3	; 0x03
     8b2:	9c 81       	ldd	r25, Y+4	; 0x04
     8b4:	28 17       	cp	r18, r24
     8b6:	39 07       	cpc	r19, r25
     8b8:	39 f4       	brne	.+14     	; 0x8c8 <__stack+0x69>
			uart_puts("\n\rError: DAV timeout (1)\n\r");
     8ba:	80 e6       	ldi	r24, 0x60	; 96
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
			return 0xff;
     8c2:	8f ef       	ldi	r24, 0xFF	; 255
     8c4:	8f 83       	std	Y+7, r24	; 0x07
     8c6:	8b c0       	rjmp	.+278    	; 0x9de <__stack+0x17f>
	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
     8c8:	e0 e3       	ldi	r30, 0x30	; 48
     8ca:	f0 e0       	ldi	r31, 0x00	; 0
     8cc:	80 81       	ld	r24, Z
     8ce:	88 2f       	mov	r24, r24
     8d0:	90 e0       	ldi	r25, 0x00	; 0
     8d2:	84 70       	andi	r24, 0x04	; 4
     8d4:	90 70       	andi	r25, 0x00	; 0
     8d6:	00 97       	sbiw	r24, 0x00	; 0
     8d8:	49 f0       	breq	.+18     	; 0x8ec <__stack+0x8d>
     8da:	80 91 2e 07 	lds	r24, 0x072E
     8de:	28 2f       	mov	r18, r24
     8e0:	30 e0       	ldi	r19, 0x00	; 0
     8e2:	8b 81       	ldd	r24, Y+3	; 0x03
     8e4:	9c 81       	ldd	r25, Y+4	; 0x04
     8e6:	82 17       	cp	r24, r18
     8e8:	93 07       	cpc	r25, r19
     8ea:	f4 f6       	brge	.-68     	; 0x8a8 <__stack+0x49>
#else
	loop_until_bit_is_clear(PIND,G_DAV);
#endif

	// handshake: clear NRFD, means i am busy now to read data
	assign_bit(DDRD, PORTD, G_NRFD);
     8ec:	a2 e3       	ldi	r26, 0x32	; 50
     8ee:	b0 e0       	ldi	r27, 0x00	; 0
     8f0:	e2 e3       	ldi	r30, 0x32	; 50
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	80 81       	ld	r24, Z
     8f6:	87 7f       	andi	r24, 0xF7	; 247
     8f8:	8c 93       	st	X, r24
     8fa:	a1 e3       	ldi	r26, 0x31	; 49
     8fc:	b0 e0       	ldi	r27, 0x00	; 0
     8fe:	e1 e3       	ldi	r30, 0x31	; 49
     900:	f0 e0       	ldi	r31, 0x00	; 0
     902:	80 81       	ld	r24, Z
     904:	88 60       	ori	r24, 0x08	; 8
     906:	8c 93       	st	X, r24
     908:	a2 e3       	ldi	r26, 0x32	; 50
     90a:	b0 e0       	ldi	r27, 0x00	; 0
     90c:	e2 e3       	ldi	r30, 0x32	; 50
     90e:	f0 e0       	ldi	r31, 0x00	; 0
     910:	80 81       	ld	r24, Z
     912:	87 7f       	andi	r24, 0xF7	; 247
     914:	8c 93       	st	X, r24
	// read data
	byte = PINA ^ 0xff;
     916:	e9 e3       	ldi	r30, 0x39	; 57
     918:	f0 e0       	ldi	r31, 0x00	; 0
     91a:	80 81       	ld	r24, Z
     91c:	80 95       	com	r24
     91e:	8a 83       	std	Y+2, r24	; 0x02

	// handshake: set ndac, means i have completed/accepted the read
	release_bit(DDRD, PORTD, G_NDAC);
     920:	a1 e3       	ldi	r26, 0x31	; 49
     922:	b0 e0       	ldi	r27, 0x00	; 0
     924:	e1 e3       	ldi	r30, 0x31	; 49
     926:	f0 e0       	ldi	r31, 0x00	; 0
     928:	80 81       	ld	r24, Z
     92a:	8f 7d       	andi	r24, 0xDF	; 223
     92c:	8c 93       	st	X, r24
     92e:	a2 e3       	ldi	r26, 0x32	; 50
     930:	b0 e0       	ldi	r27, 0x00	; 0
     932:	e2 e3       	ldi	r30, 0x32	; 50
     934:	f0 e0       	ldi	r31, 0x00	; 0
     936:	80 81       	ld	r24, Z
     938:	80 62       	ori	r24, 0x20	; 32
     93a:	8c 93       	st	X, r24

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     93c:	80 91 2e 07 	lds	r24, 0x072E
     940:	88 2f       	mov	r24, r24
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	05 96       	adiw	r24, 0x05	; 5
     946:	9c 83       	std	Y+4, r25	; 0x04
     948:	8b 83       	std	Y+3, r24	; 0x03
     94a:	10 c0       	rjmp	.+32     	; 0x96c <__stack+0x10d>
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     94c:	80 91 2e 07 	lds	r24, 0x072E
     950:	28 2f       	mov	r18, r24
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	8b 81       	ldd	r24, Y+3	; 0x03
     956:	9c 81       	ldd	r25, Y+4	; 0x04
     958:	28 17       	cp	r18, r24
     95a:	39 07       	cpc	r19, r25
     95c:	39 f4       	brne	.+14     	; 0x96c <__stack+0x10d>
			uart_puts("\n\rError: DAV timeout (2)\n\r");
     95e:	8b e7       	ldi	r24, 0x7B	; 123
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
			return 0xff;
     966:	8f ef       	ldi	r24, 0xFF	; 255
     968:	8f 83       	std	Y+7, r24	; 0x07
     96a:	39 c0       	rjmp	.+114    	; 0x9de <__stack+0x17f>
	release_bit(DDRD, PORTD, G_NDAC);

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
     96c:	e0 e3       	ldi	r30, 0x30	; 48
     96e:	f0 e0       	ldi	r31, 0x00	; 0
     970:	80 81       	ld	r24, Z
     972:	88 2f       	mov	r24, r24
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	84 70       	andi	r24, 0x04	; 4
     978:	90 70       	andi	r25, 0x00	; 0
     97a:	00 97       	sbiw	r24, 0x00	; 0
     97c:	49 f4       	brne	.+18     	; 0x990 <__stack+0x131>
     97e:	80 91 2e 07 	lds	r24, 0x072E
     982:	28 2f       	mov	r18, r24
     984:	30 e0       	ldi	r19, 0x00	; 0
     986:	8b 81       	ldd	r24, Y+3	; 0x03
     988:	9c 81       	ldd	r25, Y+4	; 0x04
     98a:	82 17       	cp	r24, r18
     98c:	93 07       	cpc	r25, r19
     98e:	f4 f6       	brge	.-68     	; 0x94c <__stack+0xed>
	}
#else
	loop_until_bit_is_set(PIND,G_DAV);
#endif
	// handshake: clear ndac (this is a prerequisite for receive next byte)
	assign_bit(DDRD, PORTD, G_NDAC);
     990:	a2 e3       	ldi	r26, 0x32	; 50
     992:	b0 e0       	ldi	r27, 0x00	; 0
     994:	e2 e3       	ldi	r30, 0x32	; 50
     996:	f0 e0       	ldi	r31, 0x00	; 0
     998:	80 81       	ld	r24, Z
     99a:	8f 7d       	andi	r24, 0xDF	; 223
     99c:	8c 93       	st	X, r24
     99e:	a1 e3       	ldi	r26, 0x31	; 49
     9a0:	b0 e0       	ldi	r27, 0x00	; 0
     9a2:	e1 e3       	ldi	r30, 0x31	; 49
     9a4:	f0 e0       	ldi	r31, 0x00	; 0
     9a6:	80 81       	ld	r24, Z
     9a8:	80 62       	ori	r24, 0x20	; 32
     9aa:	8c 93       	st	X, r24
     9ac:	a2 e3       	ldi	r26, 0x32	; 50
     9ae:	b0 e0       	ldi	r27, 0x00	; 0
     9b0:	e2 e3       	ldi	r30, 0x32	; 50
     9b2:	f0 e0       	ldi	r31, 0x00	; 0
     9b4:	80 81       	ld	r24, Z
     9b6:	8f 7d       	andi	r24, 0xDF	; 223
     9b8:	8c 93       	st	X, r24

	// check if last byte of transmission
	eoi = bit_is_clear(PIND, G_EOI);
     9ba:	e0 e3       	ldi	r30, 0x30	; 48
     9bc:	f0 e0       	ldi	r31, 0x00	; 0
     9be:	80 81       	ld	r24, Z
     9c0:	88 2f       	mov	r24, r24
     9c2:	90 e0       	ldi	r25, 0x00	; 0
     9c4:	80 71       	andi	r24, 0x10	; 16
     9c6:	90 70       	andi	r25, 0x00	; 0
     9c8:	19 82       	std	Y+1, r1	; 0x01
     9ca:	00 97       	sbiw	r24, 0x00	; 0
     9cc:	11 f4       	brne	.+4      	; 0x9d2 <__stack+0x173>
     9ce:	81 e0       	ldi	r24, 0x01	; 1
     9d0:	89 83       	std	Y+1, r24	; 0x01

	*_byte = byte;
     9d2:	ed 81       	ldd	r30, Y+5	; 0x05
     9d4:	fe 81       	ldd	r31, Y+6	; 0x06
     9d6:	8a 81       	ldd	r24, Y+2	; 0x02
     9d8:	80 83       	st	Z, r24

	return eoi;
     9da:	89 81       	ldd	r24, Y+1	; 0x01
     9dc:	8f 83       	std	Y+7, r24	; 0x07
     9de:	8f 81       	ldd	r24, Y+7	; 0x07
}
     9e0:	27 96       	adiw	r28, 0x07	; 7
     9e2:	0f b6       	in	r0, 0x3f	; 63
     9e4:	f8 94       	cli
     9e6:	de bf       	out	0x3e, r29	; 62
     9e8:	0f be       	out	0x3f, r0	; 63
     9ea:	cd bf       	out	0x3d, r28	; 61
     9ec:	cf 91       	pop	r28
     9ee:	df 91       	pop	r29
     9f0:	08 95       	ret

000009f2 <gpib_controller_assign>:
 * You have to change the initialization of the partner array according to your environment.
 * The partners-array is used by gpib_serial_poll() for looping over all existing devices.
 * 
 * \param address the address to be used by the controller. Usually 0x00.
 */
void gpib_controller_assign(uchar address) {
     9f2:	df 93       	push	r29
     9f4:	cf 93       	push	r28
     9f6:	0f 92       	push	r0
     9f8:	cd b7       	in	r28, 0x3d	; 61
     9fa:	de b7       	in	r29, 0x3e	; 62
     9fc:	89 83       	std	Y+1, r24	; 0x01
	controller.myaddress = address;
     9fe:	89 81       	ldd	r24, Y+1	; 0x01
     a00:	80 93 be 05 	sts	0x05BE, r24
	controller.talks = 0;
     a04:	10 92 c1 05 	sts	0x05C1, r1
	controller.partner.primary = ADDRESS_NOT_SET; // init default active partner
     a08:	8f ef       	ldi	r24, 0xFF	; 255
     a0a:	80 93 bf 05 	sts	0x05BF, r24
	controller.partner.secondary = ADDRESS_NOT_SET;
     a0e:	8f ef       	ldi	r24, 0xFF	; 255
     a10:	80 93 c0 05 	sts	0x05C0, r24
	controller.flavour = FLAVOUR_NONE;
     a14:	10 92 c2 05 	sts	0x05C2, r1
	/** clear list of partners */
	gpib_clear_partners();
     a18:	0e 94 5f 0b 	call	0x16be	; 0x16be <gpib_clear_partners>
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     a1c:	a8 e3       	ldi	r26, 0x38	; 56
     a1e:	b0 e0       	ldi	r27, 0x00	; 0
     a20:	e8 e3       	ldi	r30, 0x38	; 56
     a22:	f0 e0       	ldi	r31, 0x00	; 0
     a24:	80 81       	ld	r24, Z
     a26:	8e 7f       	andi	r24, 0xFE	; 254
     a28:	8c 93       	st	X, r24
     a2a:	a7 e3       	ldi	r26, 0x37	; 55
     a2c:	b0 e0       	ldi	r27, 0x00	; 0
     a2e:	e7 e3       	ldi	r30, 0x37	; 55
     a30:	f0 e0       	ldi	r31, 0x00	; 0
     a32:	80 81       	ld	r24, Z
     a34:	81 60       	ori	r24, 0x01	; 1
     a36:	8c 93       	st	X, r24
     a38:	a8 e3       	ldi	r26, 0x38	; 56
     a3a:	b0 e0       	ldi	r27, 0x00	; 0
     a3c:	e8 e3       	ldi	r30, 0x38	; 56
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	80 81       	ld	r24, Z
     a42:	8e 7f       	andi	r24, 0xFE	; 254
     a44:	8c 93       	st	X, r24
	delay_ms(200);
     a46:	88 ec       	ldi	r24, 0xC8	; 200
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	0e 94 84 03 	call	0x708	; 0x708 <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     a4e:	a7 e3       	ldi	r26, 0x37	; 55
     a50:	b0 e0       	ldi	r27, 0x00	; 0
     a52:	e7 e3       	ldi	r30, 0x37	; 55
     a54:	f0 e0       	ldi	r31, 0x00	; 0
     a56:	80 81       	ld	r24, Z
     a58:	8e 7f       	andi	r24, 0xFE	; 254
     a5a:	8c 93       	st	X, r24
     a5c:	a8 e3       	ldi	r26, 0x38	; 56
     a5e:	b0 e0       	ldi	r27, 0x00	; 0
     a60:	e8 e3       	ldi	r30, 0x38	; 56
     a62:	f0 e0       	ldi	r31, 0x00	; 0
     a64:	80 81       	ld	r24, Z
     a66:	81 60       	ori	r24, 0x01	; 1
     a68:	8c 93       	st	X, r24
	// set up all devices for remote control
	assign_bit(DDRB, PORTB, G_REN);
     a6a:	a8 e3       	ldi	r26, 0x38	; 56
     a6c:	b0 e0       	ldi	r27, 0x00	; 0
     a6e:	e8 e3       	ldi	r30, 0x38	; 56
     a70:	f0 e0       	ldi	r31, 0x00	; 0
     a72:	80 81       	ld	r24, Z
     a74:	8d 7f       	andi	r24, 0xFD	; 253
     a76:	8c 93       	st	X, r24
     a78:	a7 e3       	ldi	r26, 0x37	; 55
     a7a:	b0 e0       	ldi	r27, 0x00	; 0
     a7c:	e7 e3       	ldi	r30, 0x37	; 55
     a7e:	f0 e0       	ldi	r31, 0x00	; 0
     a80:	80 81       	ld	r24, Z
     a82:	82 60       	ori	r24, 0x02	; 2
     a84:	8c 93       	st	X, r24
     a86:	a8 e3       	ldi	r26, 0x38	; 56
     a88:	b0 e0       	ldi	r27, 0x00	; 0
     a8a:	e8 e3       	ldi	r30, 0x38	; 56
     a8c:	f0 e0       	ldi	r31, 0x00	; 0
     a8e:	80 81       	ld	r24, Z
     a90:	8d 7f       	andi	r24, 0xFD	; 253
     a92:	8c 93       	st	X, r24

	// DCL - device clear for all devices on bus
	cmd_buf[0] = G_CMD_DCL;
     a94:	84 e1       	ldi	r24, 0x14	; 20
     a96:	80 93 79 06 	sts	0x0679, r24
	gpib_cmd(cmd_buf, 1);
     a9a:	89 e7       	ldi	r24, 0x79	; 121
     a9c:	96 e0       	ldi	r25, 0x06	; 6
     a9e:	61 e0       	ldi	r22, 0x01	; 1
     aa0:	70 e0       	ldi	r23, 0x00	; 0
     aa2:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
}
     aa6:	0f 90       	pop	r0
     aa8:	cf 91       	pop	r28
     aaa:	df 91       	pop	r29
     aac:	08 95       	ret

00000aae <gpib_controller_release>:

/**
 * Release bus 
 */
void gpib_controller_release(void) {
     aae:	df 93       	push	r29
     ab0:	cf 93       	push	r28
     ab2:	cd b7       	in	r28, 0x3d	; 61
     ab4:	de b7       	in	r29, 0x3e	; 62
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     ab6:	a8 e3       	ldi	r26, 0x38	; 56
     ab8:	b0 e0       	ldi	r27, 0x00	; 0
     aba:	e8 e3       	ldi	r30, 0x38	; 56
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	80 81       	ld	r24, Z
     ac0:	8e 7f       	andi	r24, 0xFE	; 254
     ac2:	8c 93       	st	X, r24
     ac4:	a7 e3       	ldi	r26, 0x37	; 55
     ac6:	b0 e0       	ldi	r27, 0x00	; 0
     ac8:	e7 e3       	ldi	r30, 0x37	; 55
     aca:	f0 e0       	ldi	r31, 0x00	; 0
     acc:	80 81       	ld	r24, Z
     ace:	81 60       	ori	r24, 0x01	; 1
     ad0:	8c 93       	st	X, r24
     ad2:	a8 e3       	ldi	r26, 0x38	; 56
     ad4:	b0 e0       	ldi	r27, 0x00	; 0
     ad6:	e8 e3       	ldi	r30, 0x38	; 56
     ad8:	f0 e0       	ldi	r31, 0x00	; 0
     ada:	80 81       	ld	r24, Z
     adc:	8e 7f       	andi	r24, 0xFE	; 254
     ade:	8c 93       	st	X, r24
	delay_ms(200);
     ae0:	88 ec       	ldi	r24, 0xC8	; 200
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	0e 94 84 03 	call	0x708	; 0x708 <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     ae8:	a7 e3       	ldi	r26, 0x37	; 55
     aea:	b0 e0       	ldi	r27, 0x00	; 0
     aec:	e7 e3       	ldi	r30, 0x37	; 55
     aee:	f0 e0       	ldi	r31, 0x00	; 0
     af0:	80 81       	ld	r24, Z
     af2:	8e 7f       	andi	r24, 0xFE	; 254
     af4:	8c 93       	st	X, r24
     af6:	a8 e3       	ldi	r26, 0x38	; 56
     af8:	b0 e0       	ldi	r27, 0x00	; 0
     afa:	e8 e3       	ldi	r30, 0x38	; 56
     afc:	f0 e0       	ldi	r31, 0x00	; 0
     afe:	80 81       	ld	r24, Z
     b00:	81 60       	ori	r24, 0x01	; 1
     b02:	8c 93       	st	X, r24
	// set up all devices for local control
	release_bit(DDRB, PORTB, G_REN);
     b04:	a7 e3       	ldi	r26, 0x37	; 55
     b06:	b0 e0       	ldi	r27, 0x00	; 0
     b08:	e7 e3       	ldi	r30, 0x37	; 55
     b0a:	f0 e0       	ldi	r31, 0x00	; 0
     b0c:	80 81       	ld	r24, Z
     b0e:	8d 7f       	andi	r24, 0xFD	; 253
     b10:	8c 93       	st	X, r24
     b12:	a8 e3       	ldi	r26, 0x38	; 56
     b14:	b0 e0       	ldi	r27, 0x00	; 0
     b16:	e8 e3       	ldi	r30, 0x38	; 56
     b18:	f0 e0       	ldi	r31, 0x00	; 0
     b1a:	80 81       	ld	r24, Z
     b1c:	82 60       	ori	r24, 0x02	; 2
     b1e:	8c 93       	st	X, r24
}
     b20:	cf 91       	pop	r28
     b22:	df 91       	pop	r29
     b24:	08 95       	ret

00000b26 <gpib_write>:

/**
 * Write GPIB string to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_write(uchar *bytes, int length) {
     b26:	df 93       	push	r29
     b28:	cf 93       	push	r28
     b2a:	00 d0       	rcall	.+0      	; 0xb2c <gpib_write+0x6>
     b2c:	00 d0       	rcall	.+0      	; 0xb2e <gpib_write+0x8>
     b2e:	cd b7       	in	r28, 0x3d	; 61
     b30:	de b7       	in	r29, 0x3e	; 62
     b32:	9a 83       	std	Y+2, r25	; 0x02
     b34:	89 83       	std	Y+1, r24	; 0x01
     b36:	7c 83       	std	Y+4, r23	; 0x04
     b38:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg false for ordinary strings
	return _gpib_write(bytes, length, (uchar) 0);
     b3a:	89 81       	ldd	r24, Y+1	; 0x01
     b3c:	9a 81       	ldd	r25, Y+2	; 0x02
     b3e:	2b 81       	ldd	r18, Y+3	; 0x03
     b40:	3c 81       	ldd	r19, Y+4	; 0x04
     b42:	b9 01       	movw	r22, r18
     b44:	40 e0       	ldi	r20, 0x00	; 0
     b46:	0e 94 c5 05 	call	0xb8a	; 0xb8a <_gpib_write>
}
     b4a:	0f 90       	pop	r0
     b4c:	0f 90       	pop	r0
     b4e:	0f 90       	pop	r0
     b50:	0f 90       	pop	r0
     b52:	cf 91       	pop	r28
     b54:	df 91       	pop	r29
     b56:	08 95       	ret

00000b58 <gpib_cmd>:

/**
 * Write GPIB command to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_cmd(uchar *bytes, int length) {
     b58:	df 93       	push	r29
     b5a:	cf 93       	push	r28
     b5c:	00 d0       	rcall	.+0      	; 0xb5e <gpib_cmd+0x6>
     b5e:	00 d0       	rcall	.+0      	; 0xb60 <gpib_cmd+0x8>
     b60:	cd b7       	in	r28, 0x3d	; 61
     b62:	de b7       	in	r29, 0x3e	; 62
     b64:	9a 83       	std	Y+2, r25	; 0x02
     b66:	89 83       	std	Y+1, r24	; 0x01
     b68:	7c 83       	std	Y+4, r23	; 0x04
     b6a:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg true for commands
	return _gpib_write(bytes, length, (uchar) 1);
     b6c:	89 81       	ldd	r24, Y+1	; 0x01
     b6e:	9a 81       	ldd	r25, Y+2	; 0x02
     b70:	2b 81       	ldd	r18, Y+3	; 0x03
     b72:	3c 81       	ldd	r19, Y+4	; 0x04
     b74:	b9 01       	movw	r22, r18
     b76:	41 e0       	ldi	r20, 0x01	; 1
     b78:	0e 94 c5 05 	call	0xb8a	; 0xb8a <_gpib_write>
}
     b7c:	0f 90       	pop	r0
     b7e:	0f 90       	pop	r0
     b80:	0f 90       	pop	r0
     b82:	0f 90       	pop	r0
     b84:	cf 91       	pop	r28
     b86:	df 91       	pop	r29
     b88:	08 95       	ret

00000b8a <_gpib_write>:
 * \param length length of valid bytes in byte array or zero.
 * for binary data, lenght must be defined. For strings, length can be set to zero. Then the length of
 * the string is calculated internally.
 * \param attention attention tur means assign ATN signal line during write.
 */
uchar _gpib_write(uchar *bytes, int length, uchar attention) {
     b8a:	df 93       	push	r29
     b8c:	cf 93       	push	r28
     b8e:	cd b7       	in	r28, 0x3d	; 61
     b90:	de b7       	in	r29, 0x3e	; 62
     b92:	2b 97       	sbiw	r28, 0x0b	; 11
     b94:	0f b6       	in	r0, 0x3f	; 63
     b96:	f8 94       	cli
     b98:	de bf       	out	0x3e, r29	; 62
     b9a:	0f be       	out	0x3f, r0	; 63
     b9c:	cd bf       	out	0x3d, r28	; 61
     b9e:	9f 83       	std	Y+7, r25	; 0x07
     ba0:	8e 83       	std	Y+6, r24	; 0x06
     ba2:	79 87       	std	Y+9, r23	; 0x09
     ba4:	68 87       	std	Y+8, r22	; 0x08
     ba6:	4a 87       	std	Y+10, r20	; 0x0a
	int timeout;
	//uchar buf[64];

	// set talks state. This is used by ISR to recognize own talk
	// (controller must not talk to itself and must not take part in listener handshake when talking)
	controller.talks = 1;
     ba8:	81 e0       	ldi	r24, 0x01	; 1
     baa:	80 93 c1 05 	sts	0x05C1, r24

	if (attention) {
     bae:	8a 85       	ldd	r24, Y+10	; 0x0a
     bb0:	88 23       	and	r24, r24
     bb2:	a9 f0       	breq	.+42     	; 0xbde <_gpib_write+0x54>
		//uart_puts("\n\rgpib_controller_write()\n\r");
		// assign ATN for commands
		assign_bit(DDRD, PORTD, G_ATN);
     bb4:	a2 e3       	ldi	r26, 0x32	; 50
     bb6:	b0 e0       	ldi	r27, 0x00	; 0
     bb8:	e2 e3       	ldi	r30, 0x32	; 50
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	8f 77       	andi	r24, 0x7F	; 127
     bc0:	8c 93       	st	X, r24
     bc2:	a1 e3       	ldi	r26, 0x31	; 49
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	e1 e3       	ldi	r30, 0x31	; 49
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	80 81       	ld	r24, Z
     bcc:	80 68       	ori	r24, 0x80	; 128
     bce:	8c 93       	st	X, r24
     bd0:	a2 e3       	ldi	r26, 0x32	; 50
     bd2:	b0 e0       	ldi	r27, 0x00	; 0
     bd4:	e2 e3       	ldi	r30, 0x32	; 50
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	80 81       	ld	r24, Z
     bda:	8f 77       	andi	r24, 0x7F	; 127
     bdc:	8c 93       	st	X, r24
	}

	if (length == 0) {
     bde:	88 85       	ldd	r24, Y+8	; 0x08
     be0:	99 85       	ldd	r25, Y+9	; 0x09
     be2:	00 97       	sbiw	r24, 0x00	; 0
     be4:	31 f4       	brne	.+12     	; 0xbf2 <_gpib_write+0x68>
		// length==0 means this is a common C string, null-terminated.
		// then, length can be easily calculated
		length = strlen((char*) bytes);
     be6:	8e 81       	ldd	r24, Y+6	; 0x06
     be8:	9f 81       	ldd	r25, Y+7	; 0x07
     bea:	0e 94 a0 00 	call	0x140	; 0x140 <strlen>
     bee:	99 87       	std	Y+9, r25	; 0x09
     bf0:	88 87       	std	Y+8, r24	; 0x08
	//	else 
	//		sprintf( buf, "gpib_write: 0x%02x\n\r", bytes[0] );
	//	uart_puts((char*)buf);

	// release EOI during transmission
	release_bit(DDRD, PORTD, G_EOI);
     bf2:	a1 e3       	ldi	r26, 0x31	; 49
     bf4:	b0 e0       	ldi	r27, 0x00	; 0
     bf6:	e1 e3       	ldi	r30, 0x31	; 49
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	8f 7e       	andi	r24, 0xEF	; 239
     bfe:	8c 93       	st	X, r24
     c00:	a2 e3       	ldi	r26, 0x32	; 50
     c02:	b0 e0       	ldi	r27, 0x00	; 0
     c04:	e2 e3       	ldi	r30, 0x32	; 50
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	80 81       	ld	r24, Z
     c0a:	80 61       	ori	r24, 0x10	; 16
     c0c:	8c 93       	st	X, r24
	// release DAV, data not valid anymore
	release_bit(DDRD, PORTD, G_DAV);
     c0e:	a1 e3       	ldi	r26, 0x31	; 49
     c10:	b0 e0       	ldi	r27, 0x00	; 0
     c12:	e1 e3       	ldi	r30, 0x31	; 49
     c14:	f0 e0       	ldi	r31, 0x00	; 0
     c16:	80 81       	ld	r24, Z
     c18:	8b 7f       	andi	r24, 0xFB	; 251
     c1a:	8c 93       	st	X, r24
     c1c:	a2 e3       	ldi	r26, 0x32	; 50
     c1e:	b0 e0       	ldi	r27, 0x00	; 0
     c20:	e2 e3       	ldi	r30, 0x32	; 50
     c22:	f0 e0       	ldi	r31, 0x00	; 0
     c24:	80 81       	ld	r24, Z
     c26:	84 60       	ori	r24, 0x04	; 4
     c28:	8c 93       	st	X, r24
	// release NRFD (just to be sure)
	release_bit(DDRD, PORTD, G_NRFD);
     c2a:	a1 e3       	ldi	r26, 0x31	; 49
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e1 e3       	ldi	r30, 0x31	; 49
     c30:	f0 e0       	ldi	r31, 0x00	; 0
     c32:	80 81       	ld	r24, Z
     c34:	87 7f       	andi	r24, 0xF7	; 247
     c36:	8c 93       	st	X, r24
     c38:	a2 e3       	ldi	r26, 0x32	; 50
     c3a:	b0 e0       	ldi	r27, 0x00	; 0
     c3c:	e2 e3       	ldi	r30, 0x32	; 50
     c3e:	f0 e0       	ldi	r31, 0x00	; 0
     c40:	80 81       	ld	r24, Z
     c42:	88 60       	ori	r24, 0x08	; 8
     c44:	8c 93       	st	X, r24

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
     c46:	1c 82       	std	Y+4, r1	; 0x04
     c48:	1b 82       	std	Y+3, r1	; 0x03
     c4a:	34 c2       	rjmp	.+1128   	; 0x10b4 <_gpib_write+0x52a>

		// put data on bus
		c = bytes[i];
     c4c:	2b 81       	ldd	r18, Y+3	; 0x03
     c4e:	3c 81       	ldd	r19, Y+4	; 0x04
     c50:	8e 81       	ldd	r24, Y+6	; 0x06
     c52:	9f 81       	ldd	r25, Y+7	; 0x07
     c54:	fc 01       	movw	r30, r24
     c56:	e2 0f       	add	r30, r18
     c58:	f3 1f       	adc	r31, r19
     c5a:	80 81       	ld	r24, Z
     c5c:	8d 83       	std	Y+5, r24	; 0x05
		//sprintf( buf, "char: %c\n\r", c );
		//uart_puts(buf);		

		release_bit(DDRD, PORTD, G_NDAC);
     c5e:	a1 e3       	ldi	r26, 0x31	; 49
     c60:	b0 e0       	ldi	r27, 0x00	; 0
     c62:	e1 e3       	ldi	r30, 0x31	; 49
     c64:	f0 e0       	ldi	r31, 0x00	; 0
     c66:	80 81       	ld	r24, Z
     c68:	8f 7d       	andi	r24, 0xDF	; 223
     c6a:	8c 93       	st	X, r24
     c6c:	a2 e3       	ldi	r26, 0x32	; 50
     c6e:	b0 e0       	ldi	r27, 0x00	; 0
     c70:	e2 e3       	ldi	r30, 0x32	; 50
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	80 81       	ld	r24, Z
     c76:	80 62       	ori	r24, 0x20	; 32
     c78:	8c 93       	st	X, r24
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
     c7a:	80 91 2e 07 	lds	r24, 0x072E
     c7e:	88 2f       	mov	r24, r24
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	05 96       	adiw	r24, 0x05	; 5
     c84:	9a 83       	std	Y+2, r25	; 0x02
     c86:	89 83       	std	Y+1, r24	; 0x01
     c88:	10 c0       	rjmp	.+32     	; 0xcaa <_gpib_write+0x120>
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
			if (s == timeout) {
     c8a:	80 91 2e 07 	lds	r24, 0x072E
     c8e:	28 2f       	mov	r18, r24
     c90:	30 e0       	ldi	r19, 0x00	; 0
     c92:	89 81       	ldd	r24, Y+1	; 0x01
     c94:	9a 81       	ldd	r25, Y+2	; 0x02
     c96:	28 17       	cp	r18, r24
     c98:	39 07       	cpc	r19, r25
     c9a:	39 f4       	brne	.+14     	; 0xcaa <_gpib_write+0x120>
				uart_puts("\n\rError: NDAC timeout\n\r");
     c9c:	86 e9       	ldi	r24, 0x96	; 150
     c9e:	90 e0       	ldi	r25, 0x00	; 0
     ca0:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
				return 0xff;
     ca4:	8f ef       	ldi	r24, 0xFF	; 255
     ca6:	8b 87       	std	Y+11, r24	; 0x0b
     ca8:	21 c2       	rjmp	.+1090   	; 0x10ec <_gpib_write+0x562>
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
     caa:	e0 e3       	ldi	r30, 0x30	; 48
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	88 2f       	mov	r24, r24
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	80 72       	andi	r24, 0x20	; 32
     cb6:	90 70       	andi	r25, 0x00	; 0
     cb8:	00 97       	sbiw	r24, 0x00	; 0
     cba:	49 f0       	breq	.+18     	; 0xcce <_gpib_write+0x144>
     cbc:	80 91 2e 07 	lds	r24, 0x072E
     cc0:	28 2f       	mov	r18, r24
     cc2:	30 e0       	ldi	r19, 0x00	; 0
     cc4:	89 81       	ldd	r24, Y+1	; 0x01
     cc6:	9a 81       	ldd	r25, Y+2	; 0x02
     cc8:	82 17       	cp	r24, r18
     cca:	93 07       	cpc	r25, r19
     ccc:	f4 f6       	brge	.-68     	; 0xc8a <_gpib_write+0x100>
		}
#else
		loop_until_bit_is_clear(PIND,G_NDAC);
#endif

		DDRA = 0x00;
     cce:	ea e3       	ldi	r30, 0x3A	; 58
     cd0:	f0 e0       	ldi	r31, 0x00	; 0
     cd2:	10 82       	st	Z, r1
		if (c & 0x01) {
     cd4:	8d 81       	ldd	r24, Y+5	; 0x05
     cd6:	88 2f       	mov	r24, r24
     cd8:	90 e0       	ldi	r25, 0x00	; 0
     cda:	81 70       	andi	r24, 0x01	; 1
     cdc:	90 70       	andi	r25, 0x00	; 0
     cde:	88 23       	and	r24, r24
     ce0:	b1 f0       	breq	.+44     	; 0xd0e <_gpib_write+0x184>
			assign_bit(DDRA, PORTA, PA0);
     ce2:	ab e3       	ldi	r26, 0x3B	; 59
     ce4:	b0 e0       	ldi	r27, 0x00	; 0
     ce6:	eb e3       	ldi	r30, 0x3B	; 59
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	80 81       	ld	r24, Z
     cec:	8e 7f       	andi	r24, 0xFE	; 254
     cee:	8c 93       	st	X, r24
     cf0:	aa e3       	ldi	r26, 0x3A	; 58
     cf2:	b0 e0       	ldi	r27, 0x00	; 0
     cf4:	ea e3       	ldi	r30, 0x3A	; 58
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	80 81       	ld	r24, Z
     cfa:	81 60       	ori	r24, 0x01	; 1
     cfc:	8c 93       	st	X, r24
     cfe:	ab e3       	ldi	r26, 0x3B	; 59
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	eb e3       	ldi	r30, 0x3B	; 59
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	8e 7f       	andi	r24, 0xFE	; 254
     d0a:	8c 93       	st	X, r24
     d0c:	0e c0       	rjmp	.+28     	; 0xd2a <_gpib_write+0x1a0>
		} else {
			release_bit(DDRA, PORTA, PA0)
     d0e:	aa e3       	ldi	r26, 0x3A	; 58
     d10:	b0 e0       	ldi	r27, 0x00	; 0
     d12:	ea e3       	ldi	r30, 0x3A	; 58
     d14:	f0 e0       	ldi	r31, 0x00	; 0
     d16:	80 81       	ld	r24, Z
     d18:	8e 7f       	andi	r24, 0xFE	; 254
     d1a:	8c 93       	st	X, r24
     d1c:	ab e3       	ldi	r26, 0x3B	; 59
     d1e:	b0 e0       	ldi	r27, 0x00	; 0
     d20:	eb e3       	ldi	r30, 0x3B	; 59
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	81 60       	ori	r24, 0x01	; 1
     d28:	8c 93       	st	X, r24
		}

		if (c & 0x02) {
     d2a:	8d 81       	ldd	r24, Y+5	; 0x05
     d2c:	88 2f       	mov	r24, r24
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	82 70       	andi	r24, 0x02	; 2
     d32:	90 70       	andi	r25, 0x00	; 0
     d34:	00 97       	sbiw	r24, 0x00	; 0
     d36:	b1 f0       	breq	.+44     	; 0xd64 <_gpib_write+0x1da>
			assign_bit(DDRA, PORTA, PA1)
     d38:	ab e3       	ldi	r26, 0x3B	; 59
     d3a:	b0 e0       	ldi	r27, 0x00	; 0
     d3c:	eb e3       	ldi	r30, 0x3B	; 59
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	80 81       	ld	r24, Z
     d42:	8d 7f       	andi	r24, 0xFD	; 253
     d44:	8c 93       	st	X, r24
     d46:	aa e3       	ldi	r26, 0x3A	; 58
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	ea e3       	ldi	r30, 0x3A	; 58
     d4c:	f0 e0       	ldi	r31, 0x00	; 0
     d4e:	80 81       	ld	r24, Z
     d50:	82 60       	ori	r24, 0x02	; 2
     d52:	8c 93       	st	X, r24
     d54:	ab e3       	ldi	r26, 0x3B	; 59
     d56:	b0 e0       	ldi	r27, 0x00	; 0
     d58:	eb e3       	ldi	r30, 0x3B	; 59
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	80 81       	ld	r24, Z
     d5e:	8d 7f       	andi	r24, 0xFD	; 253
     d60:	8c 93       	st	X, r24
     d62:	0e c0       	rjmp	.+28     	; 0xd80 <_gpib_write+0x1f6>
		} else {
			release_bit(DDRA, PORTA, PA1);
     d64:	aa e3       	ldi	r26, 0x3A	; 58
     d66:	b0 e0       	ldi	r27, 0x00	; 0
     d68:	ea e3       	ldi	r30, 0x3A	; 58
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	80 81       	ld	r24, Z
     d6e:	8d 7f       	andi	r24, 0xFD	; 253
     d70:	8c 93       	st	X, r24
     d72:	ab e3       	ldi	r26, 0x3B	; 59
     d74:	b0 e0       	ldi	r27, 0x00	; 0
     d76:	eb e3       	ldi	r30, 0x3B	; 59
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	80 81       	ld	r24, Z
     d7c:	82 60       	ori	r24, 0x02	; 2
     d7e:	8c 93       	st	X, r24
		}

		if (c & 0x04) {
     d80:	8d 81       	ldd	r24, Y+5	; 0x05
     d82:	88 2f       	mov	r24, r24
     d84:	90 e0       	ldi	r25, 0x00	; 0
     d86:	84 70       	andi	r24, 0x04	; 4
     d88:	90 70       	andi	r25, 0x00	; 0
     d8a:	00 97       	sbiw	r24, 0x00	; 0
     d8c:	b1 f0       	breq	.+44     	; 0xdba <_gpib_write+0x230>
			assign_bit(DDRA, PORTA, PA2);
     d8e:	ab e3       	ldi	r26, 0x3B	; 59
     d90:	b0 e0       	ldi	r27, 0x00	; 0
     d92:	eb e3       	ldi	r30, 0x3B	; 59
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	80 81       	ld	r24, Z
     d98:	8b 7f       	andi	r24, 0xFB	; 251
     d9a:	8c 93       	st	X, r24
     d9c:	aa e3       	ldi	r26, 0x3A	; 58
     d9e:	b0 e0       	ldi	r27, 0x00	; 0
     da0:	ea e3       	ldi	r30, 0x3A	; 58
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
     da6:	84 60       	ori	r24, 0x04	; 4
     da8:	8c 93       	st	X, r24
     daa:	ab e3       	ldi	r26, 0x3B	; 59
     dac:	b0 e0       	ldi	r27, 0x00	; 0
     dae:	eb e3       	ldi	r30, 0x3B	; 59
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	8b 7f       	andi	r24, 0xFB	; 251
     db6:	8c 93       	st	X, r24
     db8:	0e c0       	rjmp	.+28     	; 0xdd6 <_gpib_write+0x24c>
		} else {
			release_bit(DDRA, PORTA, PA2);
     dba:	aa e3       	ldi	r26, 0x3A	; 58
     dbc:	b0 e0       	ldi	r27, 0x00	; 0
     dbe:	ea e3       	ldi	r30, 0x3A	; 58
     dc0:	f0 e0       	ldi	r31, 0x00	; 0
     dc2:	80 81       	ld	r24, Z
     dc4:	8b 7f       	andi	r24, 0xFB	; 251
     dc6:	8c 93       	st	X, r24
     dc8:	ab e3       	ldi	r26, 0x3B	; 59
     dca:	b0 e0       	ldi	r27, 0x00	; 0
     dcc:	eb e3       	ldi	r30, 0x3B	; 59
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	80 81       	ld	r24, Z
     dd2:	84 60       	ori	r24, 0x04	; 4
     dd4:	8c 93       	st	X, r24
		}

		if (c & 0x08) {
     dd6:	8d 81       	ldd	r24, Y+5	; 0x05
     dd8:	88 2f       	mov	r24, r24
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	88 70       	andi	r24, 0x08	; 8
     dde:	90 70       	andi	r25, 0x00	; 0
     de0:	00 97       	sbiw	r24, 0x00	; 0
     de2:	b1 f0       	breq	.+44     	; 0xe10 <_gpib_write+0x286>
			assign_bit(DDRA, PORTA, PA3);
     de4:	ab e3       	ldi	r26, 0x3B	; 59
     de6:	b0 e0       	ldi	r27, 0x00	; 0
     de8:	eb e3       	ldi	r30, 0x3B	; 59
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	80 81       	ld	r24, Z
     dee:	87 7f       	andi	r24, 0xF7	; 247
     df0:	8c 93       	st	X, r24
     df2:	aa e3       	ldi	r26, 0x3A	; 58
     df4:	b0 e0       	ldi	r27, 0x00	; 0
     df6:	ea e3       	ldi	r30, 0x3A	; 58
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	80 81       	ld	r24, Z
     dfc:	88 60       	ori	r24, 0x08	; 8
     dfe:	8c 93       	st	X, r24
     e00:	ab e3       	ldi	r26, 0x3B	; 59
     e02:	b0 e0       	ldi	r27, 0x00	; 0
     e04:	eb e3       	ldi	r30, 0x3B	; 59
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
     e0a:	87 7f       	andi	r24, 0xF7	; 247
     e0c:	8c 93       	st	X, r24
     e0e:	0e c0       	rjmp	.+28     	; 0xe2c <_gpib_write+0x2a2>
		} else {
			release_bit(DDRA, PORTA, PA3);
     e10:	aa e3       	ldi	r26, 0x3A	; 58
     e12:	b0 e0       	ldi	r27, 0x00	; 0
     e14:	ea e3       	ldi	r30, 0x3A	; 58
     e16:	f0 e0       	ldi	r31, 0x00	; 0
     e18:	80 81       	ld	r24, Z
     e1a:	87 7f       	andi	r24, 0xF7	; 247
     e1c:	8c 93       	st	X, r24
     e1e:	ab e3       	ldi	r26, 0x3B	; 59
     e20:	b0 e0       	ldi	r27, 0x00	; 0
     e22:	eb e3       	ldi	r30, 0x3B	; 59
     e24:	f0 e0       	ldi	r31, 0x00	; 0
     e26:	80 81       	ld	r24, Z
     e28:	88 60       	ori	r24, 0x08	; 8
     e2a:	8c 93       	st	X, r24
		}

		if (c & 0x10) {
     e2c:	8d 81       	ldd	r24, Y+5	; 0x05
     e2e:	88 2f       	mov	r24, r24
     e30:	90 e0       	ldi	r25, 0x00	; 0
     e32:	80 71       	andi	r24, 0x10	; 16
     e34:	90 70       	andi	r25, 0x00	; 0
     e36:	00 97       	sbiw	r24, 0x00	; 0
     e38:	b1 f0       	breq	.+44     	; 0xe66 <_gpib_write+0x2dc>
			assign_bit(DDRA, PORTA, PA4);
     e3a:	ab e3       	ldi	r26, 0x3B	; 59
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	eb e3       	ldi	r30, 0x3B	; 59
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	8f 7e       	andi	r24, 0xEF	; 239
     e46:	8c 93       	st	X, r24
     e48:	aa e3       	ldi	r26, 0x3A	; 58
     e4a:	b0 e0       	ldi	r27, 0x00	; 0
     e4c:	ea e3       	ldi	r30, 0x3A	; 58
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	80 81       	ld	r24, Z
     e52:	80 61       	ori	r24, 0x10	; 16
     e54:	8c 93       	st	X, r24
     e56:	ab e3       	ldi	r26, 0x3B	; 59
     e58:	b0 e0       	ldi	r27, 0x00	; 0
     e5a:	eb e3       	ldi	r30, 0x3B	; 59
     e5c:	f0 e0       	ldi	r31, 0x00	; 0
     e5e:	80 81       	ld	r24, Z
     e60:	8f 7e       	andi	r24, 0xEF	; 239
     e62:	8c 93       	st	X, r24
     e64:	0e c0       	rjmp	.+28     	; 0xe82 <_gpib_write+0x2f8>
		} else {
			release_bit(DDRA, PORTA, PA4);
     e66:	aa e3       	ldi	r26, 0x3A	; 58
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	ea e3       	ldi	r30, 0x3A	; 58
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	8f 7e       	andi	r24, 0xEF	; 239
     e72:	8c 93       	st	X, r24
     e74:	ab e3       	ldi	r26, 0x3B	; 59
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	eb e3       	ldi	r30, 0x3B	; 59
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	80 61       	ori	r24, 0x10	; 16
     e80:	8c 93       	st	X, r24
		}

		if (c & 0x20) {
     e82:	8d 81       	ldd	r24, Y+5	; 0x05
     e84:	88 2f       	mov	r24, r24
     e86:	90 e0       	ldi	r25, 0x00	; 0
     e88:	80 72       	andi	r24, 0x20	; 32
     e8a:	90 70       	andi	r25, 0x00	; 0
     e8c:	00 97       	sbiw	r24, 0x00	; 0
     e8e:	b1 f0       	breq	.+44     	; 0xebc <_gpib_write+0x332>
			assign_bit(DDRA, PORTA, PA5);
     e90:	ab e3       	ldi	r26, 0x3B	; 59
     e92:	b0 e0       	ldi	r27, 0x00	; 0
     e94:	eb e3       	ldi	r30, 0x3B	; 59
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	80 81       	ld	r24, Z
     e9a:	8f 7d       	andi	r24, 0xDF	; 223
     e9c:	8c 93       	st	X, r24
     e9e:	aa e3       	ldi	r26, 0x3A	; 58
     ea0:	b0 e0       	ldi	r27, 0x00	; 0
     ea2:	ea e3       	ldi	r30, 0x3A	; 58
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	80 81       	ld	r24, Z
     ea8:	80 62       	ori	r24, 0x20	; 32
     eaa:	8c 93       	st	X, r24
     eac:	ab e3       	ldi	r26, 0x3B	; 59
     eae:	b0 e0       	ldi	r27, 0x00	; 0
     eb0:	eb e3       	ldi	r30, 0x3B	; 59
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	8f 7d       	andi	r24, 0xDF	; 223
     eb8:	8c 93       	st	X, r24
     eba:	0e c0       	rjmp	.+28     	; 0xed8 <_gpib_write+0x34e>
		} else {
			release_bit(DDRA, PORTA, PA5);
     ebc:	aa e3       	ldi	r26, 0x3A	; 58
     ebe:	b0 e0       	ldi	r27, 0x00	; 0
     ec0:	ea e3       	ldi	r30, 0x3A	; 58
     ec2:	f0 e0       	ldi	r31, 0x00	; 0
     ec4:	80 81       	ld	r24, Z
     ec6:	8f 7d       	andi	r24, 0xDF	; 223
     ec8:	8c 93       	st	X, r24
     eca:	ab e3       	ldi	r26, 0x3B	; 59
     ecc:	b0 e0       	ldi	r27, 0x00	; 0
     ece:	eb e3       	ldi	r30, 0x3B	; 59
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	80 81       	ld	r24, Z
     ed4:	80 62       	ori	r24, 0x20	; 32
     ed6:	8c 93       	st	X, r24
		}

		if (c & 0x40) {
     ed8:	8d 81       	ldd	r24, Y+5	; 0x05
     eda:	88 2f       	mov	r24, r24
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	80 74       	andi	r24, 0x40	; 64
     ee0:	90 70       	andi	r25, 0x00	; 0
     ee2:	00 97       	sbiw	r24, 0x00	; 0
     ee4:	b1 f0       	breq	.+44     	; 0xf12 <_gpib_write+0x388>
			assign_bit(DDRA, PORTA, PA6);
     ee6:	ab e3       	ldi	r26, 0x3B	; 59
     ee8:	b0 e0       	ldi	r27, 0x00	; 0
     eea:	eb e3       	ldi	r30, 0x3B	; 59
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	80 81       	ld	r24, Z
     ef0:	8f 7b       	andi	r24, 0xBF	; 191
     ef2:	8c 93       	st	X, r24
     ef4:	aa e3       	ldi	r26, 0x3A	; 58
     ef6:	b0 e0       	ldi	r27, 0x00	; 0
     ef8:	ea e3       	ldi	r30, 0x3A	; 58
     efa:	f0 e0       	ldi	r31, 0x00	; 0
     efc:	80 81       	ld	r24, Z
     efe:	80 64       	ori	r24, 0x40	; 64
     f00:	8c 93       	st	X, r24
     f02:	ab e3       	ldi	r26, 0x3B	; 59
     f04:	b0 e0       	ldi	r27, 0x00	; 0
     f06:	eb e3       	ldi	r30, 0x3B	; 59
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	80 81       	ld	r24, Z
     f0c:	8f 7b       	andi	r24, 0xBF	; 191
     f0e:	8c 93       	st	X, r24
     f10:	0e c0       	rjmp	.+28     	; 0xf2e <_gpib_write+0x3a4>
		} else {
			release_bit(DDRA, PORTA, PA6);
     f12:	aa e3       	ldi	r26, 0x3A	; 58
     f14:	b0 e0       	ldi	r27, 0x00	; 0
     f16:	ea e3       	ldi	r30, 0x3A	; 58
     f18:	f0 e0       	ldi	r31, 0x00	; 0
     f1a:	80 81       	ld	r24, Z
     f1c:	8f 7b       	andi	r24, 0xBF	; 191
     f1e:	8c 93       	st	X, r24
     f20:	ab e3       	ldi	r26, 0x3B	; 59
     f22:	b0 e0       	ldi	r27, 0x00	; 0
     f24:	eb e3       	ldi	r30, 0x3B	; 59
     f26:	f0 e0       	ldi	r31, 0x00	; 0
     f28:	80 81       	ld	r24, Z
     f2a:	80 64       	ori	r24, 0x40	; 64
     f2c:	8c 93       	st	X, r24
		}

		if (c & 0x80) {
     f2e:	8d 81       	ldd	r24, Y+5	; 0x05
     f30:	88 23       	and	r24, r24
     f32:	b4 f4       	brge	.+44     	; 0xf60 <_gpib_write+0x3d6>
			assign_bit(DDRA, PORTA, PA7);
     f34:	ab e3       	ldi	r26, 0x3B	; 59
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	eb e3       	ldi	r30, 0x3B	; 59
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	8f 77       	andi	r24, 0x7F	; 127
     f40:	8c 93       	st	X, r24
     f42:	aa e3       	ldi	r26, 0x3A	; 58
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	ea e3       	ldi	r30, 0x3A	; 58
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	80 68       	ori	r24, 0x80	; 128
     f4e:	8c 93       	st	X, r24
     f50:	ab e3       	ldi	r26, 0x3B	; 59
     f52:	b0 e0       	ldi	r27, 0x00	; 0
     f54:	eb e3       	ldi	r30, 0x3B	; 59
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	8f 77       	andi	r24, 0x7F	; 127
     f5c:	8c 93       	st	X, r24
     f5e:	0e c0       	rjmp	.+28     	; 0xf7c <_gpib_write+0x3f2>
		} else {
			release_bit(DDRA, PORTA, PA7);
     f60:	aa e3       	ldi	r26, 0x3A	; 58
     f62:	b0 e0       	ldi	r27, 0x00	; 0
     f64:	ea e3       	ldi	r30, 0x3A	; 58
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	80 81       	ld	r24, Z
     f6a:	8f 77       	andi	r24, 0x7F	; 127
     f6c:	8c 93       	st	X, r24
     f6e:	ab e3       	ldi	r26, 0x3B	; 59
     f70:	b0 e0       	ldi	r27, 0x00	; 0
     f72:	eb e3       	ldi	r30, 0x3B	; 59
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	80 68       	ori	r24, 0x80	; 128
     f7a:	8c 93       	st	X, r24
		}

		// wait until listeners release NRFD
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
     f7c:	a1 e3       	ldi	r26, 0x31	; 49
     f7e:	b0 e0       	ldi	r27, 0x00	; 0
     f80:	e1 e3       	ldi	r30, 0x31	; 49
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	80 81       	ld	r24, Z
     f86:	87 7f       	andi	r24, 0xF7	; 247
     f88:	8c 93       	st	X, r24
     f8a:	a2 e3       	ldi	r26, 0x32	; 50
     f8c:	b0 e0       	ldi	r27, 0x00	; 0
     f8e:	e2 e3       	ldi	r30, 0x32	; 50
     f90:	f0 e0       	ldi	r31, 0x00	; 0
     f92:	80 81       	ld	r24, Z
     f94:	88 60       	ori	r24, 0x08	; 8
     f96:	8c 93       	st	X, r24
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
     f98:	80 91 2e 07 	lds	r24, 0x072E
     f9c:	88 2f       	mov	r24, r24
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	05 96       	adiw	r24, 0x05	; 5
     fa2:	9a 83       	std	Y+2, r25	; 0x02
     fa4:	89 83       	std	Y+1, r24	; 0x01
     fa6:	10 c0       	rjmp	.+32     	; 0xfc8 <_gpib_write+0x43e>
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
			if (s == timeout) {
     fa8:	80 91 2e 07 	lds	r24, 0x072E
     fac:	28 2f       	mov	r18, r24
     fae:	30 e0       	ldi	r19, 0x00	; 0
     fb0:	89 81       	ldd	r24, Y+1	; 0x01
     fb2:	9a 81       	ldd	r25, Y+2	; 0x02
     fb4:	28 17       	cp	r18, r24
     fb6:	39 07       	cpc	r19, r25
     fb8:	39 f4       	brne	.+14     	; 0xfc8 <_gpib_write+0x43e>
				uart_puts("\n\rError: NRFD timeout\n\r");
     fba:	8e ea       	ldi	r24, 0xAE	; 174
     fbc:	90 e0       	ldi	r25, 0x00	; 0
     fbe:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
				return 0xff;
     fc2:	8f ef       	ldi	r24, 0xFF	; 255
     fc4:	8b 87       	std	Y+11, r24	; 0x0b
     fc6:	92 c0       	rjmp	.+292    	; 0x10ec <_gpib_write+0x562>
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
     fc8:	e0 e3       	ldi	r30, 0x30	; 48
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	80 81       	ld	r24, Z
     fce:	88 2f       	mov	r24, r24
     fd0:	90 e0       	ldi	r25, 0x00	; 0
     fd2:	88 70       	andi	r24, 0x08	; 8
     fd4:	90 70       	andi	r25, 0x00	; 0
     fd6:	00 97       	sbiw	r24, 0x00	; 0
     fd8:	49 f4       	brne	.+18     	; 0xfec <_gpib_write+0x462>
     fda:	80 91 2e 07 	lds	r24, 0x072E
     fde:	28 2f       	mov	r18, r24
     fe0:	30 e0       	ldi	r19, 0x00	; 0
     fe2:	89 81       	ldd	r24, Y+1	; 0x01
     fe4:	9a 81       	ldd	r25, Y+2	; 0x02
     fe6:	82 17       	cp	r24, r18
     fe8:	93 07       	cpc	r25, r19
     fea:	f4 f6       	brge	.-68     	; 0xfa8 <_gpib_write+0x41e>
#else
		loop_until_bit_is_set(PIND,G_NRFD);
#endif

		// assign EOI during transmission of only last byte
		if ((i == length - 1) && !attention) {
     fec:	88 85       	ldd	r24, Y+8	; 0x08
     fee:	99 85       	ldd	r25, Y+9	; 0x09
     ff0:	9c 01       	movw	r18, r24
     ff2:	21 50       	subi	r18, 0x01	; 1
     ff4:	30 40       	sbci	r19, 0x00	; 0
     ff6:	8b 81       	ldd	r24, Y+3	; 0x03
     ff8:	9c 81       	ldd	r25, Y+4	; 0x04
     ffa:	28 17       	cp	r18, r24
     ffc:	39 07       	cpc	r19, r25
     ffe:	c1 f4       	brne	.+48     	; 0x1030 <_gpib_write+0x4a6>
    1000:	8a 85       	ldd	r24, Y+10	; 0x0a
    1002:	88 23       	and	r24, r24
    1004:	a9 f4       	brne	.+42     	; 0x1030 <_gpib_write+0x4a6>
			//uart_puts("\n\rE\n\r");
			assign_bit(DDRD, PORTD, G_EOI);
    1006:	a2 e3       	ldi	r26, 0x32	; 50
    1008:	b0 e0       	ldi	r27, 0x00	; 0
    100a:	e2 e3       	ldi	r30, 0x32	; 50
    100c:	f0 e0       	ldi	r31, 0x00	; 0
    100e:	80 81       	ld	r24, Z
    1010:	8f 7e       	andi	r24, 0xEF	; 239
    1012:	8c 93       	st	X, r24
    1014:	a1 e3       	ldi	r26, 0x31	; 49
    1016:	b0 e0       	ldi	r27, 0x00	; 0
    1018:	e1 e3       	ldi	r30, 0x31	; 49
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	80 81       	ld	r24, Z
    101e:	80 61       	ori	r24, 0x10	; 16
    1020:	8c 93       	st	X, r24
    1022:	a2 e3       	ldi	r26, 0x32	; 50
    1024:	b0 e0       	ldi	r27, 0x00	; 0
    1026:	e2 e3       	ldi	r30, 0x32	; 50
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	80 81       	ld	r24, Z
    102c:	8f 7e       	andi	r24, 0xEF	; 239
    102e:	8c 93       	st	X, r24
		}

		// assign DAV, data valid for listeners
		assign_bit(DDRD, PORTD, G_DAV);
    1030:	a2 e3       	ldi	r26, 0x32	; 50
    1032:	b0 e0       	ldi	r27, 0x00	; 0
    1034:	e2 e3       	ldi	r30, 0x32	; 50
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	8b 7f       	andi	r24, 0xFB	; 251
    103c:	8c 93       	st	X, r24
    103e:	a1 e3       	ldi	r26, 0x31	; 49
    1040:	b0 e0       	ldi	r27, 0x00	; 0
    1042:	e1 e3       	ldi	r30, 0x31	; 49
    1044:	f0 e0       	ldi	r31, 0x00	; 0
    1046:	80 81       	ld	r24, Z
    1048:	84 60       	ori	r24, 0x04	; 4
    104a:	8c 93       	st	X, r24
    104c:	a2 e3       	ldi	r26, 0x32	; 50
    104e:	b0 e0       	ldi	r27, 0x00	; 0
    1050:	e2 e3       	ldi	r30, 0x32	; 50
    1052:	f0 e0       	ldi	r31, 0x00	; 0
    1054:	80 81       	ld	r24, Z
    1056:	8b 7f       	andi	r24, 0xFB	; 251
    1058:	8c 93       	st	X, r24

		// wait for NDAC release
		//uart_puts("2");
		release_bit(DDRD, PORTD, G_NDAC);
    105a:	a1 e3       	ldi	r26, 0x31	; 49
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	e1 e3       	ldi	r30, 0x31	; 49
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	80 81       	ld	r24, Z
    1064:	8f 7d       	andi	r24, 0xDF	; 223
    1066:	8c 93       	st	X, r24
    1068:	a2 e3       	ldi	r26, 0x32	; 50
    106a:	b0 e0       	ldi	r27, 0x00	; 0
    106c:	e2 e3       	ldi	r30, 0x32	; 50
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	80 81       	ld	r24, Z
    1072:	80 62       	ori	r24, 0x20	; 32
    1074:	8c 93       	st	X, r24
		loop_until_bit_is_set(PIND, G_NDAC);
    1076:	e0 e3       	ldi	r30, 0x30	; 48
    1078:	f0 e0       	ldi	r31, 0x00	; 0
    107a:	80 81       	ld	r24, Z
    107c:	88 2f       	mov	r24, r24
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	80 72       	andi	r24, 0x20	; 32
    1082:	90 70       	andi	r25, 0x00	; 0
    1084:	00 97       	sbiw	r24, 0x00	; 0
    1086:	b9 f3       	breq	.-18     	; 0x1076 <_gpib_write+0x4ec>

		// release DAV, data not valid anymore
		release_bit(DDRD, PORTD, G_DAV);
    1088:	a1 e3       	ldi	r26, 0x31	; 49
    108a:	b0 e0       	ldi	r27, 0x00	; 0
    108c:	e1 e3       	ldi	r30, 0x31	; 49
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	80 81       	ld	r24, Z
    1092:	8b 7f       	andi	r24, 0xFB	; 251
    1094:	8c 93       	st	X, r24
    1096:	a2 e3       	ldi	r26, 0x32	; 50
    1098:	b0 e0       	ldi	r27, 0x00	; 0
    109a:	e2 e3       	ldi	r30, 0x32	; 50
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	84 60       	ori	r24, 0x04	; 4
    10a2:	8c 93       	st	X, r24

		// reset Port to all input
		DDRA = 0x00;
    10a4:	ea e3       	ldi	r30, 0x3A	; 58
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	10 82       	st	Z, r1
	release_bit(DDRD, PORTD, G_NRFD);

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
    10aa:	8b 81       	ldd	r24, Y+3	; 0x03
    10ac:	9c 81       	ldd	r25, Y+4	; 0x04
    10ae:	01 96       	adiw	r24, 0x01	; 1
    10b0:	9c 83       	std	Y+4, r25	; 0x04
    10b2:	8b 83       	std	Y+3, r24	; 0x03
    10b4:	2b 81       	ldd	r18, Y+3	; 0x03
    10b6:	3c 81       	ldd	r19, Y+4	; 0x04
    10b8:	88 85       	ldd	r24, Y+8	; 0x08
    10ba:	99 85       	ldd	r25, Y+9	; 0x09
    10bc:	28 17       	cp	r18, r24
    10be:	39 07       	cpc	r19, r25
    10c0:	0c f4       	brge	.+2      	; 0x10c4 <_gpib_write+0x53a>
    10c2:	c4 cd       	rjmp	.-1144   	; 0xc4c <_gpib_write+0xc2>
		DDRA = 0x00;

		//uart_puts("3\r\n");
	}

	if (attention) {
    10c4:	8a 85       	ldd	r24, Y+10	; 0x0a
    10c6:	88 23       	and	r24, r24
    10c8:	71 f0       	breq	.+28     	; 0x10e6 <_gpib_write+0x55c>
		// assign ATN for commands
		release_bit(DDRD, PORTD, G_ATN);
    10ca:	a1 e3       	ldi	r26, 0x31	; 49
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	e1 e3       	ldi	r30, 0x31	; 49
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	8f 77       	andi	r24, 0x7F	; 127
    10d6:	8c 93       	st	X, r24
    10d8:	a2 e3       	ldi	r26, 0x32	; 50
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	e2 e3       	ldi	r30, 0x32	; 50
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	80 68       	ori	r24, 0x80	; 128
    10e4:	8c 93       	st	X, r24
	}

	// clear talk state.Controller does not talk anymore.
	controller.talks = 0;
    10e6:	10 92 c1 05 	sts	0x05C1, r1

	return 0x00;
    10ea:	1b 86       	std	Y+11, r1	; 0x0b
    10ec:	8b 85       	ldd	r24, Y+11	; 0x0b
}
    10ee:	2b 96       	adiw	r28, 0x0b	; 11
    10f0:	0f b6       	in	r0, 0x3f	; 63
    10f2:	f8 94       	cli
    10f4:	de bf       	out	0x3e, r29	; 62
    10f6:	0f be       	out	0x3f, r0	; 63
    10f8:	cd bf       	out	0x3d, r28	; 61
    10fa:	cf 91       	pop	r28
    10fc:	df 91       	pop	r29
    10fe:	08 95       	ret

00001100 <gpib_info>:

/**
 * print some useful info about bus state (for example value of handshake pins)
 */
void gpib_info(void) {
    1100:	af 92       	push	r10
    1102:	bf 92       	push	r11
    1104:	cf 92       	push	r12
    1106:	df 92       	push	r13
    1108:	ef 92       	push	r14
    110a:	ff 92       	push	r15
    110c:	0f 93       	push	r16
    110e:	1f 93       	push	r17
    1110:	df 93       	push	r29
    1112:	cf 93       	push	r28
    1114:	cd b7       	in	r28, 0x3d	; 61
    1116:	de b7       	in	r29, 0x3e	; 62
    1118:	2a 97       	sbiw	r28, 0x0a	; 10
    111a:	0f b6       	in	r0, 0x3f	; 63
    111c:	f8 94       	cli
    111e:	de bf       	out	0x3e, r29	; 62
    1120:	0f be       	out	0x3f, r0	; 63
    1122:	cd bf       	out	0x3d, r28	; 61
	uchar dav, nrfd, ndac, eoi, atn, srq, ifc, ren;
	extern uchar buf[80];

	sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    1124:	0e 94 2e 0b 	call	0x165c	; 0x165c <gpib_get_partner_pad>
    1128:	08 2f       	mov	r16, r24
    112a:	10 e0       	ldi	r17, 0x00	; 0
    112c:	0e 94 37 0b 	call	0x166e	; 0x166e <gpib_get_partner_sad>
    1130:	28 2f       	mov	r18, r24
    1132:	30 e0       	ldi	r19, 0x00	; 0
    1134:	8d b7       	in	r24, 0x3d	; 61
    1136:	9e b7       	in	r25, 0x3e	; 62
    1138:	08 97       	sbiw	r24, 0x08	; 8
    113a:	0f b6       	in	r0, 0x3f	; 63
    113c:	f8 94       	cli
    113e:	9e bf       	out	0x3e, r25	; 62
    1140:	0f be       	out	0x3f, r0	; 63
    1142:	8d bf       	out	0x3d, r24	; 61
    1144:	ed b7       	in	r30, 0x3d	; 61
    1146:	fe b7       	in	r31, 0x3e	; 62
    1148:	31 96       	adiw	r30, 0x01	; 1
    114a:	8d ed       	ldi	r24, 0xDD	; 221
    114c:	96 e0       	ldi	r25, 0x06	; 6
    114e:	91 83       	std	Z+1, r25	; 0x01
    1150:	80 83       	st	Z, r24
    1152:	86 ec       	ldi	r24, 0xC6	; 198
    1154:	90 e0       	ldi	r25, 0x00	; 0
    1156:	93 83       	std	Z+3, r25	; 0x03
    1158:	82 83       	std	Z+2, r24	; 0x02
    115a:	15 83       	std	Z+5, r17	; 0x05
    115c:	04 83       	std	Z+4, r16	; 0x04
    115e:	37 83       	std	Z+7, r19	; 0x07
    1160:	26 83       	std	Z+6, r18	; 0x06
    1162:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    1166:	8d b7       	in	r24, 0x3d	; 61
    1168:	9e b7       	in	r25, 0x3e	; 62
    116a:	08 96       	adiw	r24, 0x08	; 8
    116c:	0f b6       	in	r0, 0x3f	; 63
    116e:	f8 94       	cli
    1170:	9e bf       	out	0x3e, r25	; 62
    1172:	0f be       	out	0x3f, r0	; 63
    1174:	8d bf       	out	0x3d, r24	; 61
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);
    1176:	8d ed       	ldi	r24, 0xDD	; 221
    1178:	96 e0       	ldi	r25, 0x06	; 6
    117a:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>

	uart_puts("Partner list\n\r");
    117e:	84 ef       	ldi	r24, 0xF4	; 244
    1180:	90 e0       	ldi	r25, 0x00	; 0
    1182:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
	for (int i = 0; i < MAX_PARTNER; i++) {
    1186:	1a 82       	std	Y+2, r1	; 0x02
    1188:	19 82       	std	Y+1, r1	; 0x01
    118a:	49 c0       	rjmp	.+146    	; 0x121e <gpib_info+0x11e>
		if (controller.partners[i].primary != ADDRESS_NOT_SET) {
    118c:	89 81       	ldd	r24, Y+1	; 0x01
    118e:	9a 81       	ldd	r25, Y+2	; 0x02
    1190:	88 0f       	add	r24, r24
    1192:	99 1f       	adc	r25, r25
    1194:	fc 01       	movw	r30, r24
    1196:	ed 53       	subi	r30, 0x3D	; 61
    1198:	fa 4f       	sbci	r31, 0xFA	; 250
    119a:	80 81       	ld	r24, Z
    119c:	8f 3f       	cpi	r24, 0xFF	; 255
    119e:	d1 f1       	breq	.+116    	; 0x1214 <gpib_info+0x114>
			sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    11a0:	89 81       	ldd	r24, Y+1	; 0x01
    11a2:	9a 81       	ldd	r25, Y+2	; 0x02
    11a4:	88 0f       	add	r24, r24
    11a6:	99 1f       	adc	r25, r25
    11a8:	fc 01       	movw	r30, r24
    11aa:	ed 53       	subi	r30, 0x3D	; 61
    11ac:	fa 4f       	sbci	r31, 0xFA	; 250
    11ae:	80 81       	ld	r24, Z
    11b0:	48 2f       	mov	r20, r24
    11b2:	50 e0       	ldi	r21, 0x00	; 0
    11b4:	89 81       	ldd	r24, Y+1	; 0x01
    11b6:	9a 81       	ldd	r25, Y+2	; 0x02
    11b8:	03 96       	adiw	r24, 0x03	; 3
    11ba:	88 0f       	add	r24, r24
    11bc:	99 1f       	adc	r25, r25
    11be:	fc 01       	movw	r30, r24
    11c0:	e2 54       	subi	r30, 0x42	; 66
    11c2:	fa 4f       	sbci	r31, 0xFA	; 250
    11c4:	80 81       	ld	r24, Z
    11c6:	28 2f       	mov	r18, r24
    11c8:	30 e0       	ldi	r19, 0x00	; 0
    11ca:	8d b7       	in	r24, 0x3d	; 61
    11cc:	9e b7       	in	r25, 0x3e	; 62
    11ce:	08 97       	sbiw	r24, 0x08	; 8
    11d0:	0f b6       	in	r0, 0x3f	; 63
    11d2:	f8 94       	cli
    11d4:	9e bf       	out	0x3e, r25	; 62
    11d6:	0f be       	out	0x3f, r0	; 63
    11d8:	8d bf       	out	0x3d, r24	; 61
    11da:	ed b7       	in	r30, 0x3d	; 61
    11dc:	fe b7       	in	r31, 0x3e	; 62
    11de:	31 96       	adiw	r30, 0x01	; 1
    11e0:	8d ed       	ldi	r24, 0xDD	; 221
    11e2:	96 e0       	ldi	r25, 0x06	; 6
    11e4:	91 83       	std	Z+1, r25	; 0x01
    11e6:	80 83       	st	Z, r24
    11e8:	86 ec       	ldi	r24, 0xC6	; 198
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	93 83       	std	Z+3, r25	; 0x03
    11ee:	82 83       	std	Z+2, r24	; 0x02
    11f0:	55 83       	std	Z+5, r21	; 0x05
    11f2:	44 83       	std	Z+4, r20	; 0x04
    11f4:	37 83       	std	Z+7, r19	; 0x07
    11f6:	26 83       	std	Z+6, r18	; 0x06
    11f8:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    11fc:	8d b7       	in	r24, 0x3d	; 61
    11fe:	9e b7       	in	r25, 0x3e	; 62
    1200:	08 96       	adiw	r24, 0x08	; 8
    1202:	0f b6       	in	r0, 0x3f	; 63
    1204:	f8 94       	cli
    1206:	9e bf       	out	0x3e, r25	; 62
    1208:	0f be       	out	0x3f, r0	; 63
    120a:	8d bf       	out	0x3d, r24	; 61
					controller.partners[i].primary,
					controller.partners[i].secondary);
			uart_puts(buf);
    120c:	8d ed       	ldi	r24, 0xDD	; 221
    120e:	96 e0       	ldi	r25, 0x06	; 6
    1210:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
	sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);

	uart_puts("Partner list\n\r");
	for (int i = 0; i < MAX_PARTNER; i++) {
    1214:	89 81       	ldd	r24, Y+1	; 0x01
    1216:	9a 81       	ldd	r25, Y+2	; 0x02
    1218:	01 96       	adiw	r24, 0x01	; 1
    121a:	9a 83       	std	Y+2, r25	; 0x02
    121c:	89 83       	std	Y+1, r24	; 0x01
    121e:	89 81       	ldd	r24, Y+1	; 0x01
    1220:	9a 81       	ldd	r25, Y+2	; 0x02
    1222:	85 30       	cpi	r24, 0x05	; 5
    1224:	91 05       	cpc	r25, r1
    1226:	0c f4       	brge	.+2      	; 0x122a <gpib_info+0x12a>
    1228:	b1 cf       	rjmp	.-158    	; 0x118c <gpib_info+0x8c>
					controller.partners[i].secondary);
			uart_puts(buf);
		}
	}

	dav = bit_is_set(PIND, G_DAV);
    122a:	e0 e3       	ldi	r30, 0x30	; 48
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	84 70       	andi	r24, 0x04	; 4
    1232:	8a 87       	std	Y+10, r24	; 0x0a
	nrfd = bit_is_set(PIND, G_NRFD);
    1234:	e0 e3       	ldi	r30, 0x30	; 48
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	80 81       	ld	r24, Z
    123a:	88 70       	andi	r24, 0x08	; 8
    123c:	89 87       	std	Y+9, r24	; 0x09
	ndac = bit_is_set(PIND, G_NDAC);
    123e:	e0 e3       	ldi	r30, 0x30	; 48
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	80 81       	ld	r24, Z
    1244:	80 72       	andi	r24, 0x20	; 32
    1246:	88 87       	std	Y+8, r24	; 0x08
	eoi = bit_is_set(PIND, G_EOI);
    1248:	e0 e3       	ldi	r30, 0x30	; 48
    124a:	f0 e0       	ldi	r31, 0x00	; 0
    124c:	80 81       	ld	r24, Z
    124e:	80 71       	andi	r24, 0x10	; 16
    1250:	8f 83       	std	Y+7, r24	; 0x07
	atn = bit_is_set(PIND, G_ATN);
    1252:	e0 e3       	ldi	r30, 0x30	; 48
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	80 78       	andi	r24, 0x80	; 128
    125a:	8e 83       	std	Y+6, r24	; 0x06
	srq = bit_is_set(PIND, G_SRQ);
    125c:	e0 e3       	ldi	r30, 0x30	; 48
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	80 81       	ld	r24, Z
    1262:	80 74       	andi	r24, 0x40	; 64
    1264:	8d 83       	std	Y+5, r24	; 0x05
	ifc = bit_is_set(PINB, G_IFC);
    1266:	e6 e3       	ldi	r30, 0x36	; 54
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	80 81       	ld	r24, Z
    126c:	81 70       	andi	r24, 0x01	; 1
    126e:	8c 83       	std	Y+4, r24	; 0x04
	ren = bit_is_set(PINB, G_REN);
    1270:	e6 e3       	ldi	r30, 0x36	; 54
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
    1276:	82 70       	andi	r24, 0x02	; 2
    1278:	8b 83       	std	Y+3, r24	; 0x03
	//d = PINA;
	//di = d ^ 0xff;
	if (dav == 0x00)
    127a:	8a 85       	ldd	r24, Y+10	; 0x0a
    127c:	88 23       	and	r24, r24
    127e:	19 f4       	brne	.+6      	; 0x1286 <gpib_info+0x186>
		dav = '0';
    1280:	80 e3       	ldi	r24, 0x30	; 48
    1282:	8a 87       	std	Y+10, r24	; 0x0a
    1284:	02 c0       	rjmp	.+4      	; 0x128a <gpib_info+0x18a>
	else
		dav = '1';
    1286:	81 e3       	ldi	r24, 0x31	; 49
    1288:	8a 87       	std	Y+10, r24	; 0x0a
	if (nrfd == 0x00)
    128a:	89 85       	ldd	r24, Y+9	; 0x09
    128c:	88 23       	and	r24, r24
    128e:	19 f4       	brne	.+6      	; 0x1296 <gpib_info+0x196>
		nrfd = '0';
    1290:	80 e3       	ldi	r24, 0x30	; 48
    1292:	89 87       	std	Y+9, r24	; 0x09
    1294:	02 c0       	rjmp	.+4      	; 0x129a <gpib_info+0x19a>
	else
		nrfd = '1';
    1296:	81 e3       	ldi	r24, 0x31	; 49
    1298:	89 87       	std	Y+9, r24	; 0x09
	if (ndac == 0x00)
    129a:	88 85       	ldd	r24, Y+8	; 0x08
    129c:	88 23       	and	r24, r24
    129e:	19 f4       	brne	.+6      	; 0x12a6 <gpib_info+0x1a6>
		ndac = '0';
    12a0:	80 e3       	ldi	r24, 0x30	; 48
    12a2:	88 87       	std	Y+8, r24	; 0x08
    12a4:	02 c0       	rjmp	.+4      	; 0x12aa <gpib_info+0x1aa>
	else
		ndac = '1';
    12a6:	81 e3       	ldi	r24, 0x31	; 49
    12a8:	88 87       	std	Y+8, r24	; 0x08
	if (eoi == 0x00)
    12aa:	8f 81       	ldd	r24, Y+7	; 0x07
    12ac:	88 23       	and	r24, r24
    12ae:	19 f4       	brne	.+6      	; 0x12b6 <gpib_info+0x1b6>
		eoi = '0';
    12b0:	80 e3       	ldi	r24, 0x30	; 48
    12b2:	8f 83       	std	Y+7, r24	; 0x07
    12b4:	02 c0       	rjmp	.+4      	; 0x12ba <gpib_info+0x1ba>
	else
		eoi = '1';
    12b6:	81 e3       	ldi	r24, 0x31	; 49
    12b8:	8f 83       	std	Y+7, r24	; 0x07
	if (atn == 0x00)
    12ba:	8e 81       	ldd	r24, Y+6	; 0x06
    12bc:	88 23       	and	r24, r24
    12be:	19 f4       	brne	.+6      	; 0x12c6 <gpib_info+0x1c6>
		atn = '0';
    12c0:	80 e3       	ldi	r24, 0x30	; 48
    12c2:	8e 83       	std	Y+6, r24	; 0x06
    12c4:	02 c0       	rjmp	.+4      	; 0x12ca <gpib_info+0x1ca>
	else
		atn = '1';
    12c6:	81 e3       	ldi	r24, 0x31	; 49
    12c8:	8e 83       	std	Y+6, r24	; 0x06
	if (srq == 0x00)
    12ca:	8d 81       	ldd	r24, Y+5	; 0x05
    12cc:	88 23       	and	r24, r24
    12ce:	19 f4       	brne	.+6      	; 0x12d6 <gpib_info+0x1d6>
		srq = '0';
    12d0:	80 e3       	ldi	r24, 0x30	; 48
    12d2:	8d 83       	std	Y+5, r24	; 0x05
    12d4:	02 c0       	rjmp	.+4      	; 0x12da <gpib_info+0x1da>
	else
		srq = '1';
    12d6:	81 e3       	ldi	r24, 0x31	; 49
    12d8:	8d 83       	std	Y+5, r24	; 0x05
	if (ifc == 0x00)
    12da:	8c 81       	ldd	r24, Y+4	; 0x04
    12dc:	88 23       	and	r24, r24
    12de:	19 f4       	brne	.+6      	; 0x12e6 <gpib_info+0x1e6>
		ifc = '0';
    12e0:	80 e3       	ldi	r24, 0x30	; 48
    12e2:	8c 83       	std	Y+4, r24	; 0x04
    12e4:	02 c0       	rjmp	.+4      	; 0x12ea <gpib_info+0x1ea>
	else
		ifc = '1';
    12e6:	81 e3       	ldi	r24, 0x31	; 49
    12e8:	8c 83       	std	Y+4, r24	; 0x04
	if (ren == 0x00)
    12ea:	8b 81       	ldd	r24, Y+3	; 0x03
    12ec:	88 23       	and	r24, r24
    12ee:	19 f4       	brne	.+6      	; 0x12f6 <gpib_info+0x1f6>
		ren = '0';
    12f0:	80 e3       	ldi	r24, 0x30	; 48
    12f2:	8b 83       	std	Y+3, r24	; 0x03
    12f4:	02 c0       	rjmp	.+4      	; 0x12fa <gpib_info+0x1fa>
	else
		ren = '1';
    12f6:	81 e3       	ldi	r24, 0x31	; 49
    12f8:	8b 83       	std	Y+3, r24	; 0x03

	sprintf(buf,
    12fa:	8a 85       	ldd	r24, Y+10	; 0x0a
    12fc:	a8 2e       	mov	r10, r24
    12fe:	bb 24       	eor	r11, r11
    1300:	89 85       	ldd	r24, Y+9	; 0x09
    1302:	28 2f       	mov	r18, r24
    1304:	30 e0       	ldi	r19, 0x00	; 0
    1306:	88 85       	ldd	r24, Y+8	; 0x08
    1308:	48 2f       	mov	r20, r24
    130a:	50 e0       	ldi	r21, 0x00	; 0
    130c:	8f 81       	ldd	r24, Y+7	; 0x07
    130e:	68 2f       	mov	r22, r24
    1310:	70 e0       	ldi	r23, 0x00	; 0
    1312:	8c 81       	ldd	r24, Y+4	; 0x04
    1314:	a8 2f       	mov	r26, r24
    1316:	b0 e0       	ldi	r27, 0x00	; 0
    1318:	8b 81       	ldd	r24, Y+3	; 0x03
    131a:	08 2f       	mov	r16, r24
    131c:	10 e0       	ldi	r17, 0x00	; 0
    131e:	8e 81       	ldd	r24, Y+6	; 0x06
    1320:	e8 2e       	mov	r14, r24
    1322:	ff 24       	eor	r15, r15
    1324:	8d 81       	ldd	r24, Y+5	; 0x05
    1326:	c8 2e       	mov	r12, r24
    1328:	dd 24       	eor	r13, r13
    132a:	8d b7       	in	r24, 0x3d	; 61
    132c:	9e b7       	in	r25, 0x3e	; 62
    132e:	44 97       	sbiw	r24, 0x14	; 20
    1330:	0f b6       	in	r0, 0x3f	; 63
    1332:	f8 94       	cli
    1334:	9e bf       	out	0x3e, r25	; 62
    1336:	0f be       	out	0x3f, r0	; 63
    1338:	8d bf       	out	0x3d, r24	; 61
    133a:	ed b7       	in	r30, 0x3d	; 61
    133c:	fe b7       	in	r31, 0x3e	; 62
    133e:	31 96       	adiw	r30, 0x01	; 1
    1340:	8d ed       	ldi	r24, 0xDD	; 221
    1342:	96 e0       	ldi	r25, 0x06	; 6
    1344:	91 83       	std	Z+1, r25	; 0x01
    1346:	80 83       	st	Z, r24
    1348:	83 e0       	ldi	r24, 0x03	; 3
    134a:	91 e0       	ldi	r25, 0x01	; 1
    134c:	93 83       	std	Z+3, r25	; 0x03
    134e:	82 83       	std	Z+2, r24	; 0x02
    1350:	b5 82       	std	Z+5, r11	; 0x05
    1352:	a4 82       	std	Z+4, r10	; 0x04
    1354:	37 83       	std	Z+7, r19	; 0x07
    1356:	26 83       	std	Z+6, r18	; 0x06
    1358:	51 87       	std	Z+9, r21	; 0x09
    135a:	40 87       	std	Z+8, r20	; 0x08
    135c:	73 87       	std	Z+11, r23	; 0x0b
    135e:	62 87       	std	Z+10, r22	; 0x0a
    1360:	b5 87       	std	Z+13, r27	; 0x0d
    1362:	a4 87       	std	Z+12, r26	; 0x0c
    1364:	17 87       	std	Z+15, r17	; 0x0f
    1366:	06 87       	std	Z+14, r16	; 0x0e
    1368:	f1 8a       	std	Z+17, r15	; 0x11
    136a:	e0 8a       	std	Z+16, r14	; 0x10
    136c:	d3 8a       	std	Z+19, r13	; 0x13
    136e:	c2 8a       	std	Z+18, r12	; 0x12
    1370:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    1374:	8d b7       	in	r24, 0x3d	; 61
    1376:	9e b7       	in	r25, 0x3e	; 62
    1378:	44 96       	adiw	r24, 0x14	; 20
    137a:	0f b6       	in	r0, 0x3f	; 63
    137c:	f8 94       	cli
    137e:	9e bf       	out	0x3e, r25	; 62
    1380:	0f be       	out	0x3f, r0	; 63
    1382:	8d bf       	out	0x3d, r24	; 61
			"dav=%c,nrfd=%c,ndac=%c, eoi=%c, ifc=%c,ren=%c,atn=%c,srq=%c\n\r",
			dav, nrfd, ndac, eoi, ifc, ren, atn, srq);
	uart_puts(buf);
    1384:	8d ed       	ldi	r24, 0xDD	; 221
    1386:	96 e0       	ldi	r25, 0x06	; 6
    1388:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
}
    138c:	2a 96       	adiw	r28, 0x0a	; 10
    138e:	0f b6       	in	r0, 0x3f	; 63
    1390:	f8 94       	cli
    1392:	de bf       	out	0x3e, r29	; 62
    1394:	0f be       	out	0x3f, r0	; 63
    1396:	cd bf       	out	0x3d, r28	; 61
    1398:	cf 91       	pop	r28
    139a:	df 91       	pop	r29
    139c:	1f 91       	pop	r17
    139e:	0f 91       	pop	r16
    13a0:	ff 90       	pop	r15
    13a2:	ef 90       	pop	r14
    13a4:	df 90       	pop	r13
    13a6:	cf 90       	pop	r12
    13a8:	bf 90       	pop	r11
    13aa:	af 90       	pop	r10
    13ac:	08 95       	ret

000013ae <gpib_serial_poll>:
 * I haven't looked how a device with two byte address behaves.
 *
 * Secondary/primary is returned in inout parameters
 * If any emitter is found, return value is != 0.
 */
uchar gpib_serial_poll(uint8_t *primary_v, uint8_t* secondary_v) {
    13ae:	df 93       	push	r29
    13b0:	cf 93       	push	r28
    13b2:	cd b7       	in	r28, 0x3d	; 61
    13b4:	de b7       	in	r29, 0x3e	; 62
    13b6:	2c 97       	sbiw	r28, 0x0c	; 12
    13b8:	0f b6       	in	r0, 0x3f	; 63
    13ba:	f8 94       	cli
    13bc:	de bf       	out	0x3e, r29	; 62
    13be:	0f be       	out	0x3f, r0	; 63
    13c0:	cd bf       	out	0x3d, r28	; 61
    13c2:	9a 87       	std	Y+10, r25	; 0x0a
    13c4:	89 87       	std	Y+9, r24	; 0x09
    13c6:	7c 87       	std	Y+12, r23	; 0x0c
    13c8:	6b 87       	std	Y+11, r22	; 0x0b
	uchar b, e;
	uchar primary = 0, secondary = 0, found = 0,
    13ca:	1e 82       	std	Y+6, r1	; 0x06
    13cc:	1d 82       	std	Y+5, r1	; 0x05
    13ce:	1c 82       	std	Y+4, r1	; 0x04
			foundPhysical = ADDRESS_NOT_SET;
    13d0:	8f ef       	ldi	r24, 0xFF	; 255
    13d2:	8b 83       	std	Y+3, r24	; 0x03
	int i;

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	cmd_buf[0] = G_CMD_UNT;
    13d4:	8f e5       	ldi	r24, 0x5F	; 95
    13d6:	80 93 79 06 	sts	0x0679, r24
	gpib_cmd(cmd_buf, 1);
    13da:	89 e7       	ldi	r24, 0x79	; 121
    13dc:	96 e0       	ldi	r25, 0x06	; 6
    13de:	61 e0       	ldi	r22, 0x01	; 1
    13e0:	70 e0       	ldi	r23, 0x00	; 0
    13e2:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	cmd_buf[0] = G_CMD_UNL;
    13e6:	8f e3       	ldi	r24, 0x3F	; 63
    13e8:	80 93 79 06 	sts	0x0679, r24
	gpib_cmd(cmd_buf, 1);
    13ec:	89 e7       	ldi	r24, 0x79	; 121
    13ee:	96 e0       	ldi	r25, 0x06	; 6
    13f0:	61 e0       	ldi	r22, 0x01	; 1
    13f2:	70 e0       	ldi	r23, 0x00	; 0
    13f4:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>

	// serial poll enable
	// effect: all devices will send status byte instead of normal data when addressed
	// as talker
	//uart_puts("before SPE\r\n");
	cmd_buf[0] = G_CMD_SPE;
    13f8:	88 e1       	ldi	r24, 0x18	; 24
    13fa:	80 93 79 06 	sts	0x0679, r24
	gpib_cmd(cmd_buf, 1);
    13fe:	89 e7       	ldi	r24, 0x79	; 121
    1400:	96 e0       	ldi	r25, 0x06	; 6
    1402:	61 e0       	ldi	r22, 0x01	; 1
    1404:	70 e0       	ldi	r23, 0x00	; 0
    1406:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
    140a:	1a 82       	std	Y+2, r1	; 0x02
    140c:	19 82       	std	Y+1, r1	; 0x01
    140e:	de c0       	rjmp	.+444    	; 0x15cc <gpib_serial_poll+0x21e>
			i++) {

		// set partner to talker mode
		primary = address2TalkerAddress(controller.partners[i].primary);
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	9a 81       	ldd	r25, Y+2	; 0x02
    1414:	88 0f       	add	r24, r24
    1416:	99 1f       	adc	r25, r25
    1418:	fc 01       	movw	r30, r24
    141a:	ed 53       	subi	r30, 0x3D	; 61
    141c:	fa 4f       	sbci	r31, 0xFA	; 250
    141e:	80 81       	ld	r24, Z
    1420:	80 5c       	subi	r24, 0xC0	; 192
    1422:	8e 83       	std	Y+6, r24	; 0x06
		secondary = secondaryAdressToAdressByte(
    1424:	89 81       	ldd	r24, Y+1	; 0x01
    1426:	9a 81       	ldd	r25, Y+2	; 0x02
    1428:	03 96       	adiw	r24, 0x03	; 3
    142a:	88 0f       	add	r24, r24
    142c:	99 1f       	adc	r25, r25
    142e:	fc 01       	movw	r30, r24
    1430:	e2 54       	subi	r30, 0x42	; 66
    1432:	fa 4f       	sbci	r31, 0xFA	; 250
    1434:	80 81       	ld	r24, Z
    1436:	80 66       	ori	r24, 0x60	; 96
    1438:	8d 83       	std	Y+5, r24	; 0x05
				controller.partners[i].secondary);

		cmd_buf[0] = primary;
    143a:	8e 81       	ldd	r24, Y+6	; 0x06
    143c:	80 93 79 06 	sts	0x0679, r24
		//uart_puts("before talker address write\r\n");
		gpib_cmd(cmd_buf, 1);
    1440:	89 e7       	ldi	r24, 0x79	; 121
    1442:	96 e0       	ldi	r25, 0x06	; 6
    1444:	61 e0       	ldi	r22, 0x01	; 1
    1446:	70 e0       	ldi	r23, 0x00	; 0
    1448:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
		//uart_puts("after talker address write\r\n");
		// handle secondary address if required
		if (secondary != ADDRESS_NOT_SET) {
    144c:	8d 81       	ldd	r24, Y+5	; 0x05
    144e:	8f 3f       	cpi	r24, 0xFF	; 255
    1450:	49 f0       	breq	.+18     	; 0x1464 <gpib_serial_poll+0xb6>
			cmd_buf[0] = secondary;
    1452:	8d 81       	ldd	r24, Y+5	; 0x05
    1454:	80 93 79 06 	sts	0x0679, r24
			//uart_puts("before talker address write\r\n");
			gpib_cmd(cmd_buf, 1);
    1458:	89 e7       	ldi	r24, 0x79	; 121
    145a:	96 e0       	ldi	r25, 0x06	; 6
    145c:	61 e0       	ldi	r22, 0x01	; 1
    145e:	70 e0       	ldi	r23, 0x00	; 0
    1460:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
		}

		// now receive data
		//uart_puts("before status byte receive\r\n");
		e = gpib_receive(&b);
    1464:	ce 01       	movw	r24, r28
    1466:	08 96       	adiw	r24, 0x08	; 8
    1468:	0e 94 12 04 	call	0x824	; 0x824 <gpib_receive>
    146c:	8f 83       	std	Y+7, r24	; 0x07
		//uart_puts("after status byte receive\r\n");
		// status byte is now in b

		if (secondary != ADDRESS_NOT_SET) {
    146e:	8d 81       	ldd	r24, Y+5	; 0x05
    1470:	8f 3f       	cpi	r24, 0xFF	; 255
    1472:	81 f1       	breq	.+96     	; 0x14d4 <gpib_serial_poll+0x126>
			sprintf((char*) cmd_buf,
    1474:	8e 81       	ldd	r24, Y+6	; 0x06
    1476:	88 2f       	mov	r24, r24
    1478:	90 e0       	ldi	r25, 0x00	; 0
    147a:	bc 01       	movw	r22, r24
    147c:	60 54       	subi	r22, 0x40	; 64
    147e:	70 40       	sbci	r23, 0x00	; 0
    1480:	8d 81       	ldd	r24, Y+5	; 0x05
    1482:	28 2f       	mov	r18, r24
    1484:	30 e0       	ldi	r19, 0x00	; 0
    1486:	88 85       	ldd	r24, Y+8	; 0x08
    1488:	48 2f       	mov	r20, r24
    148a:	50 e0       	ldi	r21, 0x00	; 0
    148c:	8d b7       	in	r24, 0x3d	; 61
    148e:	9e b7       	in	r25, 0x3e	; 62
    1490:	0a 97       	sbiw	r24, 0x0a	; 10
    1492:	0f b6       	in	r0, 0x3f	; 63
    1494:	f8 94       	cli
    1496:	9e bf       	out	0x3e, r25	; 62
    1498:	0f be       	out	0x3f, r0	; 63
    149a:	8d bf       	out	0x3d, r24	; 61
    149c:	ed b7       	in	r30, 0x3d	; 61
    149e:	fe b7       	in	r31, 0x3e	; 62
    14a0:	31 96       	adiw	r30, 0x01	; 1
    14a2:	89 e7       	ldi	r24, 0x79	; 121
    14a4:	96 e0       	ldi	r25, 0x06	; 6
    14a6:	91 83       	std	Z+1, r25	; 0x01
    14a8:	80 83       	st	Z, r24
    14aa:	81 e4       	ldi	r24, 0x41	; 65
    14ac:	91 e0       	ldi	r25, 0x01	; 1
    14ae:	93 83       	std	Z+3, r25	; 0x03
    14b0:	82 83       	std	Z+2, r24	; 0x02
    14b2:	75 83       	std	Z+5, r23	; 0x05
    14b4:	64 83       	std	Z+4, r22	; 0x04
    14b6:	37 83       	std	Z+7, r19	; 0x07
    14b8:	26 83       	std	Z+6, r18	; 0x06
    14ba:	51 87       	std	Z+9, r21	; 0x09
    14bc:	40 87       	std	Z+8, r20	; 0x08
    14be:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    14c2:	8d b7       	in	r24, 0x3d	; 61
    14c4:	9e b7       	in	r25, 0x3e	; 62
    14c6:	0a 96       	adiw	r24, 0x0a	; 10
    14c8:	0f b6       	in	r0, 0x3f	; 63
    14ca:	f8 94       	cli
    14cc:	9e bf       	out	0x3e, r25	; 62
    14ce:	0f be       	out	0x3f, r0	; 63
    14d0:	8d bf       	out	0x3d, r24	; 61
    14d2:	2a c0       	rjmp	.+84     	; 0x1528 <gpib_serial_poll+0x17a>
					"Status byte from device primary=0x%02x,secondary=0x%02x (physical) = 0x%02x\n\r",
					TalkerAddress2Address(primary), secondary, b);
		} else {
			sprintf((char*) cmd_buf,
    14d4:	8e 81       	ldd	r24, Y+6	; 0x06
    14d6:	88 2f       	mov	r24, r24
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	9c 01       	movw	r18, r24
    14dc:	20 54       	subi	r18, 0x40	; 64
    14de:	30 40       	sbci	r19, 0x00	; 0
    14e0:	88 85       	ldd	r24, Y+8	; 0x08
    14e2:	48 2f       	mov	r20, r24
    14e4:	50 e0       	ldi	r21, 0x00	; 0
    14e6:	8d b7       	in	r24, 0x3d	; 61
    14e8:	9e b7       	in	r25, 0x3e	; 62
    14ea:	08 97       	sbiw	r24, 0x08	; 8
    14ec:	0f b6       	in	r0, 0x3f	; 63
    14ee:	f8 94       	cli
    14f0:	9e bf       	out	0x3e, r25	; 62
    14f2:	0f be       	out	0x3f, r0	; 63
    14f4:	8d bf       	out	0x3d, r24	; 61
    14f6:	ed b7       	in	r30, 0x3d	; 61
    14f8:	fe b7       	in	r31, 0x3e	; 62
    14fa:	31 96       	adiw	r30, 0x01	; 1
    14fc:	89 e7       	ldi	r24, 0x79	; 121
    14fe:	96 e0       	ldi	r25, 0x06	; 6
    1500:	91 83       	std	Z+1, r25	; 0x01
    1502:	80 83       	st	Z, r24
    1504:	8f e8       	ldi	r24, 0x8F	; 143
    1506:	91 e0       	ldi	r25, 0x01	; 1
    1508:	93 83       	std	Z+3, r25	; 0x03
    150a:	82 83       	std	Z+2, r24	; 0x02
    150c:	35 83       	std	Z+5, r19	; 0x05
    150e:	24 83       	std	Z+4, r18	; 0x04
    1510:	57 83       	std	Z+7, r21	; 0x07
    1512:	46 83       	std	Z+6, r20	; 0x06
    1514:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    1518:	8d b7       	in	r24, 0x3d	; 61
    151a:	9e b7       	in	r25, 0x3e	; 62
    151c:	08 96       	adiw	r24, 0x08	; 8
    151e:	0f b6       	in	r0, 0x3f	; 63
    1520:	f8 94       	cli
    1522:	9e bf       	out	0x3e, r25	; 62
    1524:	0f be       	out	0x3f, r0	; 63
    1526:	8d bf       	out	0x3d, r24	; 61
					"Status byte from device primary=0x%02x (physical) = 0x%02x\n\r",
					TalkerAddress2Address(primary), b);
		}
		uart_puts((char*) cmd_buf);
    1528:	89 e7       	ldi	r24, 0x79	; 121
    152a:	96 e0       	ldi	r25, 0x06	; 6
    152c:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>

		// send UNT and UNL commands (unlisten and untalk)
		// effect: all talker stop talking and all listeners stop listening
		cmd_buf[0] = G_CMD_UNT;
    1530:	8f e5       	ldi	r24, 0x5F	; 95
    1532:	80 93 79 06 	sts	0x0679, r24
		gpib_cmd(cmd_buf, 1);
    1536:	89 e7       	ldi	r24, 0x79	; 121
    1538:	96 e0       	ldi	r25, 0x06	; 6
    153a:	61 e0       	ldi	r22, 0x01	; 1
    153c:	70 e0       	ldi	r23, 0x00	; 0
    153e:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
		cmd_buf[0] = G_CMD_UNL;
    1542:	8f e3       	ldi	r24, 0x3F	; 63
    1544:	80 93 79 06 	sts	0x0679, r24
		gpib_cmd(cmd_buf, 1);
    1548:	89 e7       	ldi	r24, 0x79	; 121
    154a:	96 e0       	ldi	r25, 0x06	; 6
    154c:	61 e0       	ldi	r22, 0x01	; 1
    154e:	70 e0       	ldi	r23, 0x00	; 0
    1550:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>

		if (b & (1 << 6)) {
    1554:	88 85       	ldd	r24, Y+8	; 0x08
    1556:	88 2f       	mov	r24, r24
    1558:	90 e0       	ldi	r25, 0x00	; 0
    155a:	80 74       	andi	r24, 0x40	; 64
    155c:	90 70       	andi	r25, 0x00	; 0
    155e:	00 97       	sbiw	r24, 0x00	; 0
    1560:	81 f1       	breq	.+96     	; 0x15c2 <gpib_serial_poll+0x214>
			found = primary;
    1562:	8e 81       	ldd	r24, Y+6	; 0x06
    1564:	8c 83       	std	Y+4, r24	; 0x04
			foundPhysical = TalkerAddress2Address(found);
    1566:	8c 81       	ldd	r24, Y+4	; 0x04
    1568:	80 54       	subi	r24, 0x40	; 64
    156a:	8b 83       	std	Y+3, r24	; 0x03
			// bit 6 of status byte of SRQ emitter is 1
			// when reading status byte from emitter, he releases SRQ line (may also be tested here)
			sprintf((char*) cmd_buf,
    156c:	8b 81       	ldd	r24, Y+3	; 0x03
    156e:	28 2f       	mov	r18, r24
    1570:	30 e0       	ldi	r19, 0x00	; 0
    1572:	8d 81       	ldd	r24, Y+5	; 0x05
    1574:	48 2f       	mov	r20, r24
    1576:	50 e0       	ldi	r21, 0x00	; 0
    1578:	8d b7       	in	r24, 0x3d	; 61
    157a:	9e b7       	in	r25, 0x3e	; 62
    157c:	08 97       	sbiw	r24, 0x08	; 8
    157e:	0f b6       	in	r0, 0x3f	; 63
    1580:	f8 94       	cli
    1582:	9e bf       	out	0x3e, r25	; 62
    1584:	0f be       	out	0x3f, r0	; 63
    1586:	8d bf       	out	0x3d, r24	; 61
    1588:	ed b7       	in	r30, 0x3d	; 61
    158a:	fe b7       	in	r31, 0x3e	; 62
    158c:	31 96       	adiw	r30, 0x01	; 1
    158e:	89 e7       	ldi	r24, 0x79	; 121
    1590:	96 e0       	ldi	r25, 0x06	; 6
    1592:	91 83       	std	Z+1, r25	; 0x01
    1594:	80 83       	st	Z, r24
    1596:	8c ec       	ldi	r24, 0xCC	; 204
    1598:	91 e0       	ldi	r25, 0x01	; 1
    159a:	93 83       	std	Z+3, r25	; 0x03
    159c:	82 83       	std	Z+2, r24	; 0x02
    159e:	35 83       	std	Z+5, r19	; 0x05
    15a0:	24 83       	std	Z+4, r18	; 0x04
    15a2:	57 83       	std	Z+7, r21	; 0x07
    15a4:	46 83       	std	Z+6, r20	; 0x06
    15a6:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    15aa:	8d b7       	in	r24, 0x3d	; 61
    15ac:	9e b7       	in	r25, 0x3e	; 62
    15ae:	08 96       	adiw	r24, 0x08	; 8
    15b0:	0f b6       	in	r0, 0x3f	; 63
    15b2:	f8 94       	cli
    15b4:	9e bf       	out	0x3e, r25	; 62
    15b6:	0f be       	out	0x3f, r0	; 63
    15b8:	8d bf       	out	0x3d, r24	; 61
					"SRQ emitter is device = 0x%02x (physical address), secondary = 0x%02x\n\r",
					foundPhysical, secondary);
			uart_puts((char*) cmd_buf);
    15ba:	89 e7       	ldi	r24, 0x79	; 121
    15bc:	96 e0       	ldi	r25, 0x06	; 6
    15be:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
	gpib_cmd(cmd_buf, 1);
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
			i++) {
    15c2:	89 81       	ldd	r24, Y+1	; 0x01
    15c4:	9a 81       	ldd	r25, Y+2	; 0x02
    15c6:	01 96       	adiw	r24, 0x01	; 1
    15c8:	9a 83       	std	Y+2, r25	; 0x02
    15ca:	89 83       	std	Y+1, r24	; 0x01
	cmd_buf[0] = G_CMD_SPE;
	gpib_cmd(cmd_buf, 1);
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
    15cc:	89 81       	ldd	r24, Y+1	; 0x01
    15ce:	9a 81       	ldd	r25, Y+2	; 0x02
    15d0:	88 0f       	add	r24, r24
    15d2:	99 1f       	adc	r25, r25
    15d4:	fc 01       	movw	r30, r24
    15d6:	ed 53       	subi	r30, 0x3D	; 61
    15d8:	fa 4f       	sbci	r31, 0xFA	; 250
    15da:	80 81       	ld	r24, Z
    15dc:	8f 3f       	cpi	r24, 0xFF	; 255
    15de:	21 f0       	breq	.+8      	; 0x15e8 <gpib_serial_poll+0x23a>
    15e0:	8c 81       	ldd	r24, Y+4	; 0x04
    15e2:	88 23       	and	r24, r24
    15e4:	09 f4       	brne	.+2      	; 0x15e8 <gpib_serial_poll+0x23a>
    15e6:	14 cf       	rjmp	.-472    	; 0x1410 <gpib_serial_poll+0x62>
		}
	}

	// serial poll disable
	// effect: all devices will return to normal behaviour as talker
	cmd_buf[0] = G_CMD_SPD;
    15e8:	89 e1       	ldi	r24, 0x19	; 25
    15ea:	80 93 79 06 	sts	0x0679, r24
	//uart_puts("before SPD\r\n");
	gpib_cmd(cmd_buf, 1);
    15ee:	89 e7       	ldi	r24, 0x79	; 121
    15f0:	96 e0       	ldi	r25, 0x06	; 6
    15f2:	61 e0       	ldi	r22, 0x01	; 1
    15f4:	70 e0       	ldi	r23, 0x00	; 0
    15f6:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	//uart_puts("after SPD\r\n");

	// "return" values determined
	*primary_v = primary;
    15fa:	e9 85       	ldd	r30, Y+9	; 0x09
    15fc:	fa 85       	ldd	r31, Y+10	; 0x0a
    15fe:	8e 81       	ldd	r24, Y+6	; 0x06
    1600:	80 83       	st	Z, r24
	*secondary_v = secondary;
    1602:	eb 85       	ldd	r30, Y+11	; 0x0b
    1604:	fc 85       	ldd	r31, Y+12	; 0x0c
    1606:	8d 81       	ldd	r24, Y+5	; 0x05
    1608:	80 83       	st	Z, r24

	return found;
    160a:	8c 81       	ldd	r24, Y+4	; 0x04
}
    160c:	2c 96       	adiw	r28, 0x0c	; 12
    160e:	0f b6       	in	r0, 0x3f	; 63
    1610:	f8 94       	cli
    1612:	de bf       	out	0x3e, r29	; 62
    1614:	0f be       	out	0x3f, r0	; 63
    1616:	cd bf       	out	0x3d, r28	; 61
    1618:	cf 91       	pop	r28
    161a:	df 91       	pop	r29
    161c:	08 95       	ret

0000161e <gpib_set_partner_address>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_address(uchar primary, uchar secondary) {
    161e:	df 93       	push	r29
    1620:	cf 93       	push	r28
    1622:	00 d0       	rcall	.+0      	; 0x1624 <gpib_set_partner_address+0x6>
    1624:	cd b7       	in	r28, 0x3d	; 61
    1626:	de b7       	in	r29, 0x3e	; 62
    1628:	89 83       	std	Y+1, r24	; 0x01
    162a:	6a 83       	std	Y+2, r22	; 0x02
	controller.partner.primary = primary;
    162c:	89 81       	ldd	r24, Y+1	; 0x01
    162e:	80 93 bf 05 	sts	0x05BF, r24
	controller.partner.secondary = secondary;
    1632:	8a 81       	ldd	r24, Y+2	; 0x02
    1634:	80 93 c0 05 	sts	0x05C0, r24
}
    1638:	0f 90       	pop	r0
    163a:	0f 90       	pop	r0
    163c:	cf 91       	pop	r28
    163e:	df 91       	pop	r29
    1640:	08 95       	ret

00001642 <gpib_set_partner_secondary>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_secondary(uchar secondary) {
    1642:	df 93       	push	r29
    1644:	cf 93       	push	r28
    1646:	0f 92       	push	r0
    1648:	cd b7       	in	r28, 0x3d	; 61
    164a:	de b7       	in	r29, 0x3e	; 62
    164c:	89 83       	std	Y+1, r24	; 0x01
	controller.partner.secondary = secondary;
    164e:	89 81       	ldd	r24, Y+1	; 0x01
    1650:	80 93 c0 05 	sts	0x05C0, r24
}
    1654:	0f 90       	pop	r0
    1656:	cf 91       	pop	r28
    1658:	df 91       	pop	r29
    165a:	08 95       	ret

0000165c <gpib_get_partner_pad>:

/**
 * Get primary address of device currently controlled.
 * \returns primary address Address of device.
 */
uchar gpib_get_partner_pad(void) {
    165c:	df 93       	push	r29
    165e:	cf 93       	push	r28
    1660:	cd b7       	in	r28, 0x3d	; 61
    1662:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.primary;
    1664:	80 91 bf 05 	lds	r24, 0x05BF
}
    1668:	cf 91       	pop	r28
    166a:	df 91       	pop	r29
    166c:	08 95       	ret

0000166e <gpib_get_partner_sad>:

/**
 * Get secondary address of device currently controlled.
 * \returns secondary address Address of device.
 */
uchar gpib_get_partner_sad(void) {
    166e:	df 93       	push	r29
    1670:	cf 93       	push	r28
    1672:	cd b7       	in	r28, 0x3d	; 61
    1674:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.secondary;
    1676:	80 91 c0 05 	lds	r24, 0x05C0
}
    167a:	cf 91       	pop	r28
    167c:	df 91       	pop	r29
    167e:	08 95       	ret

00001680 <gpib_get_address>:

/**
 * Get controller address.
 * \returns address of controller.
 */
uchar gpib_get_address(void) {
    1680:	df 93       	push	r29
    1682:	cf 93       	push	r28
    1684:	cd b7       	in	r28, 0x3d	; 61
    1686:	de b7       	in	r29, 0x3e	; 62
	return controller.myaddress;
    1688:	80 91 be 05 	lds	r24, 0x05BE
}
    168c:	cf 91       	pop	r28
    168e:	df 91       	pop	r29
    1690:	08 95       	ret

00001692 <gpib_set_flavour>:

void gpib_set_flavour(uchar flavour) {
    1692:	df 93       	push	r29
    1694:	cf 93       	push	r28
    1696:	0f 92       	push	r0
    1698:	cd b7       	in	r28, 0x3d	; 61
    169a:	de b7       	in	r29, 0x3e	; 62
    169c:	89 83       	std	Y+1, r24	; 0x01
	controller.flavour = flavour;
    169e:	89 81       	ldd	r24, Y+1	; 0x01
    16a0:	80 93 c2 05 	sts	0x05C2, r24
}
    16a4:	0f 90       	pop	r0
    16a6:	cf 91       	pop	r28
    16a8:	df 91       	pop	r29
    16aa:	08 95       	ret

000016ac <gpib_get_flavour>:

uchar gpib_get_flavour(void) {
    16ac:	df 93       	push	r29
    16ae:	cf 93       	push	r28
    16b0:	cd b7       	in	r28, 0x3d	; 61
    16b2:	de b7       	in	r29, 0x3e	; 62
	return controller.flavour;
    16b4:	80 91 c2 05 	lds	r24, 0x05C2
}
    16b8:	cf 91       	pop	r28
    16ba:	df 91       	pop	r29
    16bc:	08 95       	ret

000016be <gpib_clear_partners>:

/**
 * Clear partners list
 */
void gpib_clear_partners() {
    16be:	df 93       	push	r29
    16c0:	cf 93       	push	r28
    16c2:	00 d0       	rcall	.+0      	; 0x16c4 <gpib_clear_partners+0x6>
    16c4:	cd b7       	in	r28, 0x3d	; 61
    16c6:	de b7       	in	r29, 0x3e	; 62
	for (int i = 0; i < MAX_PARTNER; i++) {
    16c8:	1a 82       	std	Y+2, r1	; 0x02
    16ca:	19 82       	std	Y+1, r1	; 0x01
    16cc:	0e c0       	rjmp	.+28     	; 0x16ea <gpib_clear_partners+0x2c>
		controller.partners[i].primary = ADDRESS_NOT_SET;
    16ce:	89 81       	ldd	r24, Y+1	; 0x01
    16d0:	9a 81       	ldd	r25, Y+2	; 0x02
    16d2:	88 0f       	add	r24, r24
    16d4:	99 1f       	adc	r25, r25
    16d6:	fc 01       	movw	r30, r24
    16d8:	ed 53       	subi	r30, 0x3D	; 61
    16da:	fa 4f       	sbci	r31, 0xFA	; 250
    16dc:	8f ef       	ldi	r24, 0xFF	; 255
    16de:	80 83       	st	Z, r24

/**
 * Clear partners list
 */
void gpib_clear_partners() {
	for (int i = 0; i < MAX_PARTNER; i++) {
    16e0:	89 81       	ldd	r24, Y+1	; 0x01
    16e2:	9a 81       	ldd	r25, Y+2	; 0x02
    16e4:	01 96       	adiw	r24, 0x01	; 1
    16e6:	9a 83       	std	Y+2, r25	; 0x02
    16e8:	89 83       	std	Y+1, r24	; 0x01
    16ea:	89 81       	ldd	r24, Y+1	; 0x01
    16ec:	9a 81       	ldd	r25, Y+2	; 0x02
    16ee:	85 30       	cpi	r24, 0x05	; 5
    16f0:	91 05       	cpc	r25, r1
    16f2:	6c f3       	brlt	.-38     	; 0x16ce <gpib_clear_partners+0x10>
		controller.partners[i].primary = ADDRESS_NOT_SET;
	}
}
    16f4:	0f 90       	pop	r0
    16f6:	0f 90       	pop	r0
    16f8:	cf 91       	pop	r28
    16fa:	df 91       	pop	r29
    16fc:	08 95       	ret

000016fe <gpib_add_partner_address>:

/**
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
    16fe:	df 93       	push	r29
    1700:	cf 93       	push	r28
    1702:	00 d0       	rcall	.+0      	; 0x1704 <gpib_add_partner_address+0x6>
    1704:	00 d0       	rcall	.+0      	; 0x1706 <gpib_add_partner_address+0x8>
    1706:	0f 92       	push	r0
    1708:	cd b7       	in	r28, 0x3d	; 61
    170a:	de b7       	in	r29, 0x3e	; 62
    170c:	8b 83       	std	Y+3, r24	; 0x03
    170e:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    1710:	1a 82       	std	Y+2, r1	; 0x02
    1712:	19 82       	std	Y+1, r1	; 0x01
    1714:	05 c0       	rjmp	.+10     	; 0x1720 <gpib_add_partner_address+0x22>
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
			i++) {
    1716:	89 81       	ldd	r24, Y+1	; 0x01
    1718:	9a 81       	ldd	r25, Y+2	; 0x02
    171a:	01 96       	adiw	r24, 0x01	; 1
    171c:	9a 83       	std	Y+2, r25	; 0x02
    171e:	89 83       	std	Y+1, r24	; 0x01
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
    1720:	89 81       	ldd	r24, Y+1	; 0x01
    1722:	9a 81       	ldd	r25, Y+2	; 0x02
    1724:	85 30       	cpi	r24, 0x05	; 5
    1726:	91 05       	cpc	r25, r1
    1728:	54 f4       	brge	.+20     	; 0x173e <gpib_add_partner_address+0x40>
    172a:	89 81       	ldd	r24, Y+1	; 0x01
    172c:	9a 81       	ldd	r25, Y+2	; 0x02
    172e:	88 0f       	add	r24, r24
    1730:	99 1f       	adc	r25, r25
    1732:	fc 01       	movw	r30, r24
    1734:	ed 53       	subi	r30, 0x3D	; 61
    1736:	fa 4f       	sbci	r31, 0xFA	; 250
    1738:	80 81       	ld	r24, Z
    173a:	8f 3f       	cpi	r24, 0xFF	; 255
    173c:	61 f7       	brne	.-40     	; 0x1716 <gpib_add_partner_address+0x18>
			i++) {
	}
	if (i == MAX_PARTNER) {
    173e:	89 81       	ldd	r24, Y+1	; 0x01
    1740:	9a 81       	ldd	r25, Y+2	; 0x02
    1742:	85 30       	cpi	r24, 0x05	; 5
    1744:	91 05       	cpc	r25, r1
    1746:	39 f4       	brne	.+14     	; 0x1756 <gpib_add_partner_address+0x58>
		uart_puts("Too much partners.\n\r");
    1748:	84 e1       	ldi	r24, 0x14	; 20
    174a:	92 e0       	ldi	r25, 0x02	; 2
    174c:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		return 1;
    1750:	81 e0       	ldi	r24, 0x01	; 1
    1752:	8d 83       	std	Y+5, r24	; 0x05
    1754:	14 c0       	rjmp	.+40     	; 0x177e <gpib_add_partner_address+0x80>
	}
	controller.partners[i].primary = primary;
    1756:	89 81       	ldd	r24, Y+1	; 0x01
    1758:	9a 81       	ldd	r25, Y+2	; 0x02
    175a:	88 0f       	add	r24, r24
    175c:	99 1f       	adc	r25, r25
    175e:	fc 01       	movw	r30, r24
    1760:	ed 53       	subi	r30, 0x3D	; 61
    1762:	fa 4f       	sbci	r31, 0xFA	; 250
    1764:	8b 81       	ldd	r24, Y+3	; 0x03
    1766:	80 83       	st	Z, r24
	controller.partners[i].secondary = secondary;
    1768:	89 81       	ldd	r24, Y+1	; 0x01
    176a:	9a 81       	ldd	r25, Y+2	; 0x02
    176c:	03 96       	adiw	r24, 0x03	; 3
    176e:	88 0f       	add	r24, r24
    1770:	99 1f       	adc	r25, r25
    1772:	fc 01       	movw	r30, r24
    1774:	e2 54       	subi	r30, 0x42	; 66
    1776:	fa 4f       	sbci	r31, 0xFA	; 250
    1778:	8c 81       	ldd	r24, Y+4	; 0x04
    177a:	80 83       	st	Z, r24
	return 0;
    177c:	1d 82       	std	Y+5, r1	; 0x05
    177e:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1780:	0f 90       	pop	r0
    1782:	0f 90       	pop	r0
    1784:	0f 90       	pop	r0
    1786:	0f 90       	pop	r0
    1788:	0f 90       	pop	r0
    178a:	cf 91       	pop	r28
    178c:	df 91       	pop	r29
    178e:	08 95       	ret

00001790 <gpib_remove_partner_address>:

/**
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
    1790:	df 93       	push	r29
    1792:	cf 93       	push	r28
    1794:	00 d0       	rcall	.+0      	; 0x1796 <gpib_remove_partner_address+0x6>
    1796:	00 d0       	rcall	.+0      	; 0x1798 <gpib_remove_partner_address+0x8>
    1798:	0f 92       	push	r0
    179a:	cd b7       	in	r28, 0x3d	; 61
    179c:	de b7       	in	r29, 0x3e	; 62
    179e:	8b 83       	std	Y+3, r24	; 0x03
    17a0:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    17a2:	1a 82       	std	Y+2, r1	; 0x02
    17a4:	19 82       	std	Y+1, r1	; 0x01
    17a6:	05 c0       	rjmp	.+10     	; 0x17b2 <gpib_remove_partner_address+0x22>
			i < MAX_PARTNER
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
    17a8:	89 81       	ldd	r24, Y+1	; 0x01
    17aa:	9a 81       	ldd	r25, Y+2	; 0x02
    17ac:	01 96       	adiw	r24, 0x01	; 1
    17ae:	9a 83       	std	Y+2, r25	; 0x02
    17b0:	89 83       	std	Y+1, r24	; 0x01
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER
    17b2:	89 81       	ldd	r24, Y+1	; 0x01
    17b4:	9a 81       	ldd	r25, Y+2	; 0x02
    17b6:	85 30       	cpi	r24, 0x05	; 5
    17b8:	91 05       	cpc	r25, r1
    17ba:	bc f4       	brge	.+46     	; 0x17ea <gpib_remove_partner_address+0x5a>
    17bc:	89 81       	ldd	r24, Y+1	; 0x01
    17be:	9a 81       	ldd	r25, Y+2	; 0x02
    17c0:	88 0f       	add	r24, r24
    17c2:	99 1f       	adc	r25, r25
    17c4:	fc 01       	movw	r30, r24
    17c6:	ed 53       	subi	r30, 0x3D	; 61
    17c8:	fa 4f       	sbci	r31, 0xFA	; 250
    17ca:	90 81       	ld	r25, Z
    17cc:	8b 81       	ldd	r24, Y+3	; 0x03
    17ce:	98 17       	cp	r25, r24
    17d0:	59 f7       	brne	.-42     	; 0x17a8 <gpib_remove_partner_address+0x18>
    17d2:	89 81       	ldd	r24, Y+1	; 0x01
    17d4:	9a 81       	ldd	r25, Y+2	; 0x02
    17d6:	03 96       	adiw	r24, 0x03	; 3
    17d8:	88 0f       	add	r24, r24
    17da:	99 1f       	adc	r25, r25
    17dc:	fc 01       	movw	r30, r24
    17de:	e2 54       	subi	r30, 0x42	; 66
    17e0:	fa 4f       	sbci	r31, 0xFA	; 250
    17e2:	90 81       	ld	r25, Z
    17e4:	8c 81       	ldd	r24, Y+4	; 0x04
    17e6:	98 17       	cp	r25, r24
    17e8:	f9 f6       	brne	.-66     	; 0x17a8 <gpib_remove_partner_address+0x18>
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
	}
	if (i == MAX_PARTNER) {
    17ea:	89 81       	ldd	r24, Y+1	; 0x01
    17ec:	9a 81       	ldd	r25, Y+2	; 0x02
    17ee:	85 30       	cpi	r24, 0x05	; 5
    17f0:	91 05       	cpc	r25, r1
    17f2:	39 f4       	brne	.+14     	; 0x1802 <gpib_remove_partner_address+0x72>
		uart_puts("Partner unknown.\n\r");
    17f4:	89 e2       	ldi	r24, 0x29	; 41
    17f6:	92 e0       	ldi	r25, 0x02	; 2
    17f8:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		return 1;
    17fc:	81 e0       	ldi	r24, 0x01	; 1
    17fe:	8d 83       	std	Y+5, r24	; 0x05
    1800:	14 c0       	rjmp	.+40     	; 0x182a <gpib_remove_partner_address+0x9a>
	}
	controller.partners[i].primary = ADDRESS_NOT_SET;
    1802:	89 81       	ldd	r24, Y+1	; 0x01
    1804:	9a 81       	ldd	r25, Y+2	; 0x02
    1806:	88 0f       	add	r24, r24
    1808:	99 1f       	adc	r25, r25
    180a:	fc 01       	movw	r30, r24
    180c:	ed 53       	subi	r30, 0x3D	; 61
    180e:	fa 4f       	sbci	r31, 0xFA	; 250
    1810:	8f ef       	ldi	r24, 0xFF	; 255
    1812:	80 83       	st	Z, r24
	controller.partners[i].secondary = ADDRESS_NOT_SET;
    1814:	89 81       	ldd	r24, Y+1	; 0x01
    1816:	9a 81       	ldd	r25, Y+2	; 0x02
    1818:	03 96       	adiw	r24, 0x03	; 3
    181a:	88 0f       	add	r24, r24
    181c:	99 1f       	adc	r25, r25
    181e:	fc 01       	movw	r30, r24
    1820:	e2 54       	subi	r30, 0x42	; 66
    1822:	fa 4f       	sbci	r31, 0xFA	; 250
    1824:	8f ef       	ldi	r24, 0xFF	; 255
    1826:	80 83       	st	Z, r24
	return 0;
    1828:	1d 82       	std	Y+5, r1	; 0x05
    182a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    182c:	0f 90       	pop	r0
    182e:	0f 90       	pop	r0
    1830:	0f 90       	pop	r0
    1832:	0f 90       	pop	r0
    1834:	0f 90       	pop	r0
    1836:	cf 91       	pop	r28
    1838:	df 91       	pop	r29
    183a:	08 95       	ret

0000183c <stringToTwoUchars>:

/**
 * Read two integers from string like "45 56" or one integer. In latter case
 * the second integer is initialized with a special value.
 */
void stringToTwoUchars(char *string, uchar *a, uchar *b) {
    183c:	df 93       	push	r29
    183e:	cf 93       	push	r28
    1840:	cd b7       	in	r28, 0x3d	; 61
    1842:	de b7       	in	r29, 0x3e	; 62
    1844:	28 97       	sbiw	r28, 0x08	; 8
    1846:	0f b6       	in	r0, 0x3f	; 63
    1848:	f8 94       	cli
    184a:	de bf       	out	0x3e, r29	; 62
    184c:	0f be       	out	0x3f, r0	; 63
    184e:	cd bf       	out	0x3d, r28	; 61
    1850:	9c 83       	std	Y+4, r25	; 0x04
    1852:	8b 83       	std	Y+3, r24	; 0x03
    1854:	7e 83       	std	Y+6, r23	; 0x06
    1856:	6d 83       	std	Y+5, r22	; 0x05
    1858:	58 87       	std	Y+8, r21	; 0x08
    185a:	4f 83       	std	Y+7, r20	; 0x07
	char *token = strtok(string, " ");
    185c:	8b 81       	ldd	r24, Y+3	; 0x03
    185e:	9c 81       	ldd	r25, Y+4	; 0x04
    1860:	2c e3       	ldi	r18, 0x3C	; 60
    1862:	32 e0       	ldi	r19, 0x02	; 2
    1864:	b9 01       	movw	r22, r18
    1866:	0e 94 90 00 	call	0x120	; 0x120 <strtok>
    186a:	9a 83       	std	Y+2, r25	; 0x02
    186c:	89 83       	std	Y+1, r24	; 0x01
	*a = atoi((char*) token);
    186e:	89 81       	ldd	r24, Y+1	; 0x01
    1870:	9a 81       	ldd	r25, Y+2	; 0x02
    1872:	0e 94 72 00 	call	0xe4	; 0xe4 <atoi>
    1876:	ed 81       	ldd	r30, Y+5	; 0x05
    1878:	fe 81       	ldd	r31, Y+6	; 0x06
    187a:	80 83       	st	Z, r24
	token = strtok(NULL, " ");
    187c:	2c e3       	ldi	r18, 0x3C	; 60
    187e:	32 e0       	ldi	r19, 0x02	; 2
    1880:	80 e0       	ldi	r24, 0x00	; 0
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	b9 01       	movw	r22, r18
    1886:	0e 94 90 00 	call	0x120	; 0x120 <strtok>
    188a:	9a 83       	std	Y+2, r25	; 0x02
    188c:	89 83       	std	Y+1, r24	; 0x01
	if (token != NULL) {
    188e:	89 81       	ldd	r24, Y+1	; 0x01
    1890:	9a 81       	ldd	r25, Y+2	; 0x02
    1892:	00 97       	sbiw	r24, 0x00	; 0
    1894:	41 f0       	breq	.+16     	; 0x18a6 <stringToTwoUchars+0x6a>
		*b = atoi((char*) token);
    1896:	89 81       	ldd	r24, Y+1	; 0x01
    1898:	9a 81       	ldd	r25, Y+2	; 0x02
    189a:	0e 94 72 00 	call	0xe4	; 0xe4 <atoi>
    189e:	ef 81       	ldd	r30, Y+7	; 0x07
    18a0:	f8 85       	ldd	r31, Y+8	; 0x08
    18a2:	80 83       	st	Z, r24
    18a4:	04 c0       	rjmp	.+8      	; 0x18ae <stringToTwoUchars+0x72>
	} else {
		*b = ADDRESS_NOT_SET;
    18a6:	ef 81       	ldd	r30, Y+7	; 0x07
    18a8:	f8 85       	ldd	r31, Y+8	; 0x08
    18aa:	8f ef       	ldi	r24, 0xFF	; 255
    18ac:	80 83       	st	Z, r24
	}
}
    18ae:	28 96       	adiw	r28, 0x08	; 8
    18b0:	0f b6       	in	r0, 0x3f	; 63
    18b2:	f8 94       	cli
    18b4:	de bf       	out	0x3e, r29	; 62
    18b6:	0f be       	out	0x3f, r0	; 63
    18b8:	cd bf       	out	0x3d, r28	; 61
    18ba:	cf 91       	pop	r28
    18bc:	df 91       	pop	r29
    18be:	08 95       	ret

000018c0 <handle_internal_commands>:

/**
 * Handles builtin commands.
 */
void handle_internal_commands(uchar *commandString) {
    18c0:	df 93       	push	r29
    18c2:	cf 93       	push	r28
    18c4:	cd b7       	in	r28, 0x3d	; 61
    18c6:	de b7       	in	r29, 0x3e	; 62
    18c8:	c6 54       	subi	r28, 0x46	; 70
    18ca:	d0 40       	sbci	r29, 0x00	; 0
    18cc:	0f b6       	in	r0, 0x3f	; 63
    18ce:	f8 94       	cli
    18d0:	de bf       	out	0x3e, r29	; 62
    18d2:	0f be       	out	0x3f, r0	; 63
    18d4:	cd bf       	out	0x3d, r28	; 61
    18d6:	fe 01       	movw	r30, r28
    18d8:	ed 5b       	subi	r30, 0xBD	; 189
    18da:	ff 4f       	sbci	r31, 0xFF	; 255
    18dc:	91 83       	std	Z+1, r25	; 0x01
    18de:	80 83       	st	Z, r24
	uchar sbuf[64];
	uchar val, val1;

	switch (buf[1]) {
    18e0:	80 91 de 06 	lds	r24, 0x06DE
    18e4:	28 2f       	mov	r18, r24
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	27 96       	adiw	r28, 0x07	; 7
    18ea:	3f af       	std	Y+63, r19	; 0x3f
    18ec:	2e af       	std	Y+62, r18	; 0x3e
    18ee:	27 97       	sbiw	r28, 0x07	; 7
    18f0:	27 96       	adiw	r28, 0x07	; 7
    18f2:	8e ad       	ldd	r24, Y+62	; 0x3e
    18f4:	9f ad       	ldd	r25, Y+63	; 0x3f
    18f6:	27 97       	sbiw	r28, 0x07	; 7
    18f8:	88 36       	cpi	r24, 0x68	; 104
    18fa:	91 05       	cpc	r25, r1
    18fc:	09 f4       	brne	.+2      	; 0x1900 <handle_internal_commands+0x40>
    18fe:	5f c1       	rjmp	.+702    	; 0x1bbe <handle_internal_commands+0x2fe>
    1900:	27 96       	adiw	r28, 0x07	; 7
    1902:	2e ad       	ldd	r18, Y+62	; 0x3e
    1904:	3f ad       	ldd	r19, Y+63	; 0x3f
    1906:	27 97       	sbiw	r28, 0x07	; 7
    1908:	29 36       	cpi	r18, 0x69	; 105
    190a:	31 05       	cpc	r19, r1
    190c:	c4 f4       	brge	.+48     	; 0x193e <handle_internal_commands+0x7e>
    190e:	27 96       	adiw	r28, 0x07	; 7
    1910:	8e ad       	ldd	r24, Y+62	; 0x3e
    1912:	9f ad       	ldd	r25, Y+63	; 0x3f
    1914:	27 97       	sbiw	r28, 0x07	; 7
    1916:	8d 32       	cpi	r24, 0x2D	; 45
    1918:	91 05       	cpc	r25, r1
    191a:	09 f4       	brne	.+2      	; 0x191e <handle_internal_commands+0x5e>
    191c:	ee c0       	rjmp	.+476    	; 0x1afa <handle_internal_commands+0x23a>
    191e:	27 96       	adiw	r28, 0x07	; 7
    1920:	2e ad       	ldd	r18, Y+62	; 0x3e
    1922:	3f ad       	ldd	r19, Y+63	; 0x3f
    1924:	27 97       	sbiw	r28, 0x07	; 7
    1926:	21 36       	cpi	r18, 0x61	; 97
    1928:	31 05       	cpc	r19, r1
    192a:	11 f1       	breq	.+68     	; 0x1970 <handle_internal_commands+0xb0>
    192c:	27 96       	adiw	r28, 0x07	; 7
    192e:	8e ad       	ldd	r24, Y+62	; 0x3e
    1930:	9f ad       	ldd	r25, Y+63	; 0x3f
    1932:	27 97       	sbiw	r28, 0x07	; 7
    1934:	8b 32       	cpi	r24, 0x2B	; 43
    1936:	91 05       	cpc	r25, r1
    1938:	09 f4       	brne	.+2      	; 0x193c <handle_internal_commands+0x7c>
    193a:	96 c0       	rjmp	.+300    	; 0x1a68 <handle_internal_commands+0x1a8>
    193c:	68 c1       	rjmp	.+720    	; 0x1c0e <handle_internal_commands+0x34e>
    193e:	27 96       	adiw	r28, 0x07	; 7
    1940:	2e ad       	ldd	r18, Y+62	; 0x3e
    1942:	3f ad       	ldd	r19, Y+63	; 0x3f
    1944:	27 97       	sbiw	r28, 0x07	; 7
    1946:	23 37       	cpi	r18, 0x73	; 115
    1948:	31 05       	cpc	r19, r1
    194a:	09 f4       	brne	.+2      	; 0x194e <handle_internal_commands+0x8e>
    194c:	5a c0       	rjmp	.+180    	; 0x1a02 <handle_internal_commands+0x142>
    194e:	27 96       	adiw	r28, 0x07	; 7
    1950:	8e ad       	ldd	r24, Y+62	; 0x3e
    1952:	9f ad       	ldd	r25, Y+63	; 0x3f
    1954:	27 97       	sbiw	r28, 0x07	; 7
    1956:	88 37       	cpi	r24, 0x78	; 120
    1958:	91 05       	cpc	r25, r1
    195a:	09 f4       	brne	.+2      	; 0x195e <handle_internal_commands+0x9e>
    195c:	17 c1       	rjmp	.+558    	; 0x1b8c <handle_internal_commands+0x2cc>
    195e:	27 96       	adiw	r28, 0x07	; 7
    1960:	2e ad       	ldd	r18, Y+62	; 0x3e
    1962:	3f ad       	ldd	r19, Y+63	; 0x3f
    1964:	27 97       	sbiw	r28, 0x07	; 7
    1966:	29 36       	cpi	r18, 0x69	; 105
    1968:	31 05       	cpc	r19, r1
    196a:	09 f4       	brne	.+2      	; 0x196e <handle_internal_commands+0xae>
    196c:	2b c1       	rjmp	.+598    	; 0x1bc4 <handle_internal_commands+0x304>
    196e:	4f c1       	rjmp	.+670    	; 0x1c0e <handle_internal_commands+0x34e>
	case 'a':
		/* set partner primary+secondary address */
		stringToTwoUchars((char*) (&(buf[2])), &val, &val1);
    1970:	8f ed       	ldi	r24, 0xDF	; 223
    1972:	96 e0       	ldi	r25, 0x06	; 6
    1974:	9e 01       	movw	r18, r28
    1976:	2f 5b       	subi	r18, 0xBF	; 191
    1978:	3f 4f       	sbci	r19, 0xFF	; 255
    197a:	ae 01       	movw	r20, r28
    197c:	4e 5b       	subi	r20, 0xBE	; 190
    197e:	5f 4f       	sbci	r21, 0xFF	; 255
    1980:	b9 01       	movw	r22, r18
    1982:	0e 94 1e 0c 	call	0x183c	; 0x183c <stringToTwoUchars>
		sprintf(sbuf, "Set partner address, primary: %u , secondary: %u\n\r",
    1986:	fe 01       	movw	r30, r28
    1988:	ef 5b       	subi	r30, 0xBF	; 191
    198a:	ff 4f       	sbci	r31, 0xFF	; 255
    198c:	80 81       	ld	r24, Z
    198e:	28 2f       	mov	r18, r24
    1990:	30 e0       	ldi	r19, 0x00	; 0
    1992:	fe 01       	movw	r30, r28
    1994:	ee 5b       	subi	r30, 0xBE	; 190
    1996:	ff 4f       	sbci	r31, 0xFF	; 255
    1998:	80 81       	ld	r24, Z
    199a:	48 2f       	mov	r20, r24
    199c:	50 e0       	ldi	r21, 0x00	; 0
    199e:	8d b7       	in	r24, 0x3d	; 61
    19a0:	9e b7       	in	r25, 0x3e	; 62
    19a2:	08 97       	sbiw	r24, 0x08	; 8
    19a4:	0f b6       	in	r0, 0x3f	; 63
    19a6:	f8 94       	cli
    19a8:	9e bf       	out	0x3e, r25	; 62
    19aa:	0f be       	out	0x3f, r0	; 63
    19ac:	8d bf       	out	0x3d, r24	; 61
    19ae:	ed b7       	in	r30, 0x3d	; 61
    19b0:	fe b7       	in	r31, 0x3e	; 62
    19b2:	31 96       	adiw	r30, 0x01	; 1
    19b4:	ce 01       	movw	r24, r28
    19b6:	01 96       	adiw	r24, 0x01	; 1
    19b8:	91 83       	std	Z+1, r25	; 0x01
    19ba:	80 83       	st	Z, r24
    19bc:	8e e3       	ldi	r24, 0x3E	; 62
    19be:	92 e0       	ldi	r25, 0x02	; 2
    19c0:	93 83       	std	Z+3, r25	; 0x03
    19c2:	82 83       	std	Z+2, r24	; 0x02
    19c4:	35 83       	std	Z+5, r19	; 0x05
    19c6:	24 83       	std	Z+4, r18	; 0x04
    19c8:	57 83       	std	Z+7, r21	; 0x07
    19ca:	46 83       	std	Z+6, r20	; 0x06
    19cc:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    19d0:	2d b7       	in	r18, 0x3d	; 61
    19d2:	3e b7       	in	r19, 0x3e	; 62
    19d4:	28 5f       	subi	r18, 0xF8	; 248
    19d6:	3f 4f       	sbci	r19, 0xFF	; 255
    19d8:	0f b6       	in	r0, 0x3f	; 63
    19da:	f8 94       	cli
    19dc:	3e bf       	out	0x3e, r19	; 62
    19de:	0f be       	out	0x3f, r0	; 63
    19e0:	2d bf       	out	0x3d, r18	; 61
				val, val1);
		uart_puts(sbuf);
    19e2:	ce 01       	movw	r24, r28
    19e4:	01 96       	adiw	r24, 0x01	; 1
    19e6:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		gpib_set_partner_address(val, val1);
    19ea:	fe 01       	movw	r30, r28
    19ec:	ef 5b       	subi	r30, 0xBF	; 191
    19ee:	ff 4f       	sbci	r31, 0xFF	; 255
    19f0:	80 81       	ld	r24, Z
    19f2:	fe 01       	movw	r30, r28
    19f4:	ee 5b       	subi	r30, 0xBE	; 190
    19f6:	ff 4f       	sbci	r31, 0xFF	; 255
    19f8:	90 81       	ld	r25, Z
    19fa:	69 2f       	mov	r22, r25
    19fc:	0e 94 0f 0b 	call	0x161e	; 0x161e <gpib_set_partner_address>
    1a00:	0c c1       	rjmp	.+536    	; 0x1c1a <handle_internal_commands+0x35a>
		break;
	case 's':
		/* set partner secondary address */
		val = atoi((char*) (&(buf[2])));
    1a02:	8f ed       	ldi	r24, 0xDF	; 223
    1a04:	96 e0       	ldi	r25, 0x06	; 6
    1a06:	0e 94 72 00 	call	0xe4	; 0xe4 <atoi>
    1a0a:	fe 01       	movw	r30, r28
    1a0c:	ef 5b       	subi	r30, 0xBF	; 191
    1a0e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a10:	80 83       	st	Z, r24
		sprintf(sbuf, "Set partner secondary address to %u\n\r", val);
    1a12:	fe 01       	movw	r30, r28
    1a14:	ef 5b       	subi	r30, 0xBF	; 191
    1a16:	ff 4f       	sbci	r31, 0xFF	; 255
    1a18:	80 81       	ld	r24, Z
    1a1a:	28 2f       	mov	r18, r24
    1a1c:	30 e0       	ldi	r19, 0x00	; 0
    1a1e:	00 d0       	rcall	.+0      	; 0x1a20 <handle_internal_commands+0x160>
    1a20:	00 d0       	rcall	.+0      	; 0x1a22 <handle_internal_commands+0x162>
    1a22:	00 d0       	rcall	.+0      	; 0x1a24 <handle_internal_commands+0x164>
    1a24:	ed b7       	in	r30, 0x3d	; 61
    1a26:	fe b7       	in	r31, 0x3e	; 62
    1a28:	31 96       	adiw	r30, 0x01	; 1
    1a2a:	ce 01       	movw	r24, r28
    1a2c:	01 96       	adiw	r24, 0x01	; 1
    1a2e:	91 83       	std	Z+1, r25	; 0x01
    1a30:	80 83       	st	Z, r24
    1a32:	81 e7       	ldi	r24, 0x71	; 113
    1a34:	92 e0       	ldi	r25, 0x02	; 2
    1a36:	93 83       	std	Z+3, r25	; 0x03
    1a38:	82 83       	std	Z+2, r24	; 0x02
    1a3a:	35 83       	std	Z+5, r19	; 0x05
    1a3c:	24 83       	std	Z+4, r18	; 0x04
    1a3e:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    1a42:	8d b7       	in	r24, 0x3d	; 61
    1a44:	9e b7       	in	r25, 0x3e	; 62
    1a46:	06 96       	adiw	r24, 0x06	; 6
    1a48:	0f b6       	in	r0, 0x3f	; 63
    1a4a:	f8 94       	cli
    1a4c:	9e bf       	out	0x3e, r25	; 62
    1a4e:	0f be       	out	0x3f, r0	; 63
    1a50:	8d bf       	out	0x3d, r24	; 61
		uart_puts(sbuf);
    1a52:	ce 01       	movw	r24, r28
    1a54:	01 96       	adiw	r24, 0x01	; 1
    1a56:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		gpib_set_partner_secondary(val);
    1a5a:	fe 01       	movw	r30, r28
    1a5c:	ef 5b       	subi	r30, 0xBF	; 191
    1a5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a60:	80 81       	ld	r24, Z
    1a62:	0e 94 21 0b 	call	0x1642	; 0x1642 <gpib_set_partner_secondary>
    1a66:	d9 c0       	rjmp	.+434    	; 0x1c1a <handle_internal_commands+0x35a>
		break;
	case '+':
		/* add device */
		stringToTwoUchars((char*) (&(buf[2])), &val, &val1);
    1a68:	8f ed       	ldi	r24, 0xDF	; 223
    1a6a:	96 e0       	ldi	r25, 0x06	; 6
    1a6c:	9e 01       	movw	r18, r28
    1a6e:	2f 5b       	subi	r18, 0xBF	; 191
    1a70:	3f 4f       	sbci	r19, 0xFF	; 255
    1a72:	ae 01       	movw	r20, r28
    1a74:	4e 5b       	subi	r20, 0xBE	; 190
    1a76:	5f 4f       	sbci	r21, 0xFF	; 255
    1a78:	b9 01       	movw	r22, r18
    1a7a:	0e 94 1e 0c 	call	0x183c	; 0x183c <stringToTwoUchars>
		sprintf(sbuf, "Add device, primary: %u , secondary: %u\n\r", val, val1);
    1a7e:	fe 01       	movw	r30, r28
    1a80:	ef 5b       	subi	r30, 0xBF	; 191
    1a82:	ff 4f       	sbci	r31, 0xFF	; 255
    1a84:	80 81       	ld	r24, Z
    1a86:	28 2f       	mov	r18, r24
    1a88:	30 e0       	ldi	r19, 0x00	; 0
    1a8a:	fe 01       	movw	r30, r28
    1a8c:	ee 5b       	subi	r30, 0xBE	; 190
    1a8e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a90:	80 81       	ld	r24, Z
    1a92:	48 2f       	mov	r20, r24
    1a94:	50 e0       	ldi	r21, 0x00	; 0
    1a96:	8d b7       	in	r24, 0x3d	; 61
    1a98:	9e b7       	in	r25, 0x3e	; 62
    1a9a:	08 97       	sbiw	r24, 0x08	; 8
    1a9c:	0f b6       	in	r0, 0x3f	; 63
    1a9e:	f8 94       	cli
    1aa0:	9e bf       	out	0x3e, r25	; 62
    1aa2:	0f be       	out	0x3f, r0	; 63
    1aa4:	8d bf       	out	0x3d, r24	; 61
    1aa6:	ed b7       	in	r30, 0x3d	; 61
    1aa8:	fe b7       	in	r31, 0x3e	; 62
    1aaa:	31 96       	adiw	r30, 0x01	; 1
    1aac:	ce 01       	movw	r24, r28
    1aae:	01 96       	adiw	r24, 0x01	; 1
    1ab0:	91 83       	std	Z+1, r25	; 0x01
    1ab2:	80 83       	st	Z, r24
    1ab4:	87 e9       	ldi	r24, 0x97	; 151
    1ab6:	92 e0       	ldi	r25, 0x02	; 2
    1ab8:	93 83       	std	Z+3, r25	; 0x03
    1aba:	82 83       	std	Z+2, r24	; 0x02
    1abc:	35 83       	std	Z+5, r19	; 0x05
    1abe:	24 83       	std	Z+4, r18	; 0x04
    1ac0:	57 83       	std	Z+7, r21	; 0x07
    1ac2:	46 83       	std	Z+6, r20	; 0x06
    1ac4:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    1ac8:	2d b7       	in	r18, 0x3d	; 61
    1aca:	3e b7       	in	r19, 0x3e	; 62
    1acc:	28 5f       	subi	r18, 0xF8	; 248
    1ace:	3f 4f       	sbci	r19, 0xFF	; 255
    1ad0:	0f b6       	in	r0, 0x3f	; 63
    1ad2:	f8 94       	cli
    1ad4:	3e bf       	out	0x3e, r19	; 62
    1ad6:	0f be       	out	0x3f, r0	; 63
    1ad8:	2d bf       	out	0x3d, r18	; 61
		uart_puts(sbuf);
    1ada:	ce 01       	movw	r24, r28
    1adc:	01 96       	adiw	r24, 0x01	; 1
    1ade:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		gpib_add_partner_address(val, val1);
    1ae2:	fe 01       	movw	r30, r28
    1ae4:	ef 5b       	subi	r30, 0xBF	; 191
    1ae6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ae8:	80 81       	ld	r24, Z
    1aea:	fe 01       	movw	r30, r28
    1aec:	ee 5b       	subi	r30, 0xBE	; 190
    1aee:	ff 4f       	sbci	r31, 0xFF	; 255
    1af0:	90 81       	ld	r25, Z
    1af2:	69 2f       	mov	r22, r25
    1af4:	0e 94 7f 0b 	call	0x16fe	; 0x16fe <gpib_add_partner_address>
    1af8:	90 c0       	rjmp	.+288    	; 0x1c1a <handle_internal_commands+0x35a>
		break;
	case '-':
		/* add device */
		stringToTwoUchars((char*) (&(buf[2])), &val, &val1);
    1afa:	8f ed       	ldi	r24, 0xDF	; 223
    1afc:	96 e0       	ldi	r25, 0x06	; 6
    1afe:	9e 01       	movw	r18, r28
    1b00:	2f 5b       	subi	r18, 0xBF	; 191
    1b02:	3f 4f       	sbci	r19, 0xFF	; 255
    1b04:	ae 01       	movw	r20, r28
    1b06:	4e 5b       	subi	r20, 0xBE	; 190
    1b08:	5f 4f       	sbci	r21, 0xFF	; 255
    1b0a:	b9 01       	movw	r22, r18
    1b0c:	0e 94 1e 0c 	call	0x183c	; 0x183c <stringToTwoUchars>
		sprintf(sbuf, "Remove device, primary: %u , secondary: %u\n\r", val,
    1b10:	fe 01       	movw	r30, r28
    1b12:	ef 5b       	subi	r30, 0xBF	; 191
    1b14:	ff 4f       	sbci	r31, 0xFF	; 255
    1b16:	80 81       	ld	r24, Z
    1b18:	28 2f       	mov	r18, r24
    1b1a:	30 e0       	ldi	r19, 0x00	; 0
    1b1c:	fe 01       	movw	r30, r28
    1b1e:	ee 5b       	subi	r30, 0xBE	; 190
    1b20:	ff 4f       	sbci	r31, 0xFF	; 255
    1b22:	80 81       	ld	r24, Z
    1b24:	48 2f       	mov	r20, r24
    1b26:	50 e0       	ldi	r21, 0x00	; 0
    1b28:	8d b7       	in	r24, 0x3d	; 61
    1b2a:	9e b7       	in	r25, 0x3e	; 62
    1b2c:	08 97       	sbiw	r24, 0x08	; 8
    1b2e:	0f b6       	in	r0, 0x3f	; 63
    1b30:	f8 94       	cli
    1b32:	9e bf       	out	0x3e, r25	; 62
    1b34:	0f be       	out	0x3f, r0	; 63
    1b36:	8d bf       	out	0x3d, r24	; 61
    1b38:	ed b7       	in	r30, 0x3d	; 61
    1b3a:	fe b7       	in	r31, 0x3e	; 62
    1b3c:	31 96       	adiw	r30, 0x01	; 1
    1b3e:	ce 01       	movw	r24, r28
    1b40:	01 96       	adiw	r24, 0x01	; 1
    1b42:	91 83       	std	Z+1, r25	; 0x01
    1b44:	80 83       	st	Z, r24
    1b46:	81 ec       	ldi	r24, 0xC1	; 193
    1b48:	92 e0       	ldi	r25, 0x02	; 2
    1b4a:	93 83       	std	Z+3, r25	; 0x03
    1b4c:	82 83       	std	Z+2, r24	; 0x02
    1b4e:	35 83       	std	Z+5, r19	; 0x05
    1b50:	24 83       	std	Z+4, r18	; 0x04
    1b52:	57 83       	std	Z+7, r21	; 0x07
    1b54:	46 83       	std	Z+6, r20	; 0x06
    1b56:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    1b5a:	2d b7       	in	r18, 0x3d	; 61
    1b5c:	3e b7       	in	r19, 0x3e	; 62
    1b5e:	28 5f       	subi	r18, 0xF8	; 248
    1b60:	3f 4f       	sbci	r19, 0xFF	; 255
    1b62:	0f b6       	in	r0, 0x3f	; 63
    1b64:	f8 94       	cli
    1b66:	3e bf       	out	0x3e, r19	; 62
    1b68:	0f be       	out	0x3f, r0	; 63
    1b6a:	2d bf       	out	0x3d, r18	; 61
				val1);
		uart_puts(sbuf);
    1b6c:	ce 01       	movw	r24, r28
    1b6e:	01 96       	adiw	r24, 0x01	; 1
    1b70:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		gpib_remove_partner_address(val, val1);
    1b74:	fe 01       	movw	r30, r28
    1b76:	ef 5b       	subi	r30, 0xBF	; 191
    1b78:	ff 4f       	sbci	r31, 0xFF	; 255
    1b7a:	80 81       	ld	r24, Z
    1b7c:	fe 01       	movw	r30, r28
    1b7e:	ee 5b       	subi	r30, 0xBE	; 190
    1b80:	ff 4f       	sbci	r31, 0xFF	; 255
    1b82:	90 81       	ld	r25, Z
    1b84:	69 2f       	mov	r22, r25
    1b86:	0e 94 c8 0b 	call	0x1790	; 0x1790 <gpib_remove_partner_address>
    1b8a:	47 c0       	rjmp	.+142    	; 0x1c1a <handle_internal_commands+0x35a>
		break;
	case 'x':
		/* Xon/Xoff flow control */
		if (!xonXoffMode) {
    1b8c:	80 91 cf 05 	lds	r24, 0x05CF
    1b90:	88 23       	and	r24, r24
    1b92:	59 f4       	brne	.+22     	; 0x1baa <handle_internal_commands+0x2ea>
			xonXoffMode = 1;
    1b94:	81 e0       	ldi	r24, 0x01	; 1
    1b96:	80 93 cf 05 	sts	0x05CF, r24
			uart_set_flow_control(FLOWCONTROL_XONXOFF);
    1b9a:	81 e0       	ldi	r24, 0x01	; 1
    1b9c:	0e 94 61 11 	call	0x22c2	; 0x22c2 <uart_set_flow_control>
			uart_puts("xon/xoff flowcontrol on\n\r");
    1ba0:	8e ee       	ldi	r24, 0xEE	; 238
    1ba2:	92 e0       	ldi	r25, 0x02	; 2
    1ba4:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
    1ba8:	38 c0       	rjmp	.+112    	; 0x1c1a <handle_internal_commands+0x35a>
		} else {
			xonXoffMode = 0;
    1baa:	10 92 cf 05 	sts	0x05CF, r1
			uart_set_flow_control(FLOWCONTROL_NONE);
    1bae:	80 e0       	ldi	r24, 0x00	; 0
    1bb0:	0e 94 61 11 	call	0x22c2	; 0x22c2 <uart_set_flow_control>
			uart_puts("xon/xoff flowcontrol off\n\r");
    1bb4:	88 e0       	ldi	r24, 0x08	; 8
    1bb6:	93 e0       	ldi	r25, 0x03	; 3
    1bb8:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
    1bbc:	2e c0       	rjmp	.+92     	; 0x1c1a <handle_internal_commands+0x35a>
		}
		break;
	case 'h':
		/* print some usage infos */
		printHelp();
    1bbe:	0e 94 d8 10 	call	0x21b0	; 0x21b0 <printHelp>
    1bc2:	2b c0       	rjmp	.+86     	; 0x1c1a <handle_internal_commands+0x35a>
		break;
	case 'i':
		gpib_info();
    1bc4:	0e 94 80 08 	call	0x1100	; 0x1100 <gpib_info>
		sprintf(sbuf, "Xon/Xoff flow control: %u\n\r", xonXoffMode);
    1bc8:	80 91 cf 05 	lds	r24, 0x05CF
    1bcc:	28 2f       	mov	r18, r24
    1bce:	30 e0       	ldi	r19, 0x00	; 0
    1bd0:	00 d0       	rcall	.+0      	; 0x1bd2 <handle_internal_commands+0x312>
    1bd2:	00 d0       	rcall	.+0      	; 0x1bd4 <handle_internal_commands+0x314>
    1bd4:	00 d0       	rcall	.+0      	; 0x1bd6 <handle_internal_commands+0x316>
    1bd6:	ed b7       	in	r30, 0x3d	; 61
    1bd8:	fe b7       	in	r31, 0x3e	; 62
    1bda:	31 96       	adiw	r30, 0x01	; 1
    1bdc:	ce 01       	movw	r24, r28
    1bde:	01 96       	adiw	r24, 0x01	; 1
    1be0:	91 83       	std	Z+1, r25	; 0x01
    1be2:	80 83       	st	Z, r24
    1be4:	83 e2       	ldi	r24, 0x23	; 35
    1be6:	93 e0       	ldi	r25, 0x03	; 3
    1be8:	93 83       	std	Z+3, r25	; 0x03
    1bea:	82 83       	std	Z+2, r24	; 0x02
    1bec:	35 83       	std	Z+5, r19	; 0x05
    1bee:	24 83       	std	Z+4, r18	; 0x04
    1bf0:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    1bf4:	8d b7       	in	r24, 0x3d	; 61
    1bf6:	9e b7       	in	r25, 0x3e	; 62
    1bf8:	06 96       	adiw	r24, 0x06	; 6
    1bfa:	0f b6       	in	r0, 0x3f	; 63
    1bfc:	f8 94       	cli
    1bfe:	9e bf       	out	0x3e, r25	; 62
    1c00:	0f be       	out	0x3f, r0	; 63
    1c02:	8d bf       	out	0x3d, r24	; 61
		uart_puts(sbuf);
    1c04:	ce 01       	movw	r24, r28
    1c06:	01 96       	adiw	r24, 0x01	; 1
    1c08:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
    1c0c:	06 c0       	rjmp	.+12     	; 0x1c1a <handle_internal_commands+0x35a>
		break;
	default:
		uart_puts("unknown command\n\r");
    1c0e:	8f e3       	ldi	r24, 0x3F	; 63
    1c10:	93 e0       	ldi	r25, 0x03	; 3
    1c12:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		printHelp();
    1c16:	0e 94 d8 10 	call	0x21b0	; 0x21b0 <printHelp>
		break;
	}
}
    1c1a:	ca 5b       	subi	r28, 0xBA	; 186
    1c1c:	df 4f       	sbci	r29, 0xFF	; 255
    1c1e:	0f b6       	in	r0, 0x3f	; 63
    1c20:	f8 94       	cli
    1c22:	de bf       	out	0x3e, r29	; 62
    1c24:	0f be       	out	0x3f, r0	; 63
    1c26:	cd bf       	out	0x3d, r28	; 61
    1c28:	cf 91       	pop	r28
    1c2a:	df 91       	pop	r29
    1c2c:	08 95       	ret

00001c2e <send_command>:
/**
 * Sends a command.
 *
 * Returns 1 if command is a query, 0 otherwise.
 */
uchar send_command(uchar *commandString) {
    1c2e:	df 93       	push	r29
    1c30:	cf 93       	push	r28
    1c32:	cd b7       	in	r28, 0x3d	; 61
    1c34:	de b7       	in	r29, 0x3e	; 62
    1c36:	2b 97       	sbiw	r28, 0x0b	; 11
    1c38:	0f b6       	in	r0, 0x3f	; 63
    1c3a:	f8 94       	cli
    1c3c:	de bf       	out	0x3e, r29	; 62
    1c3e:	0f be       	out	0x3f, r0	; 63
    1c40:	cd bf       	out	0x3d, r28	; 61
    1c42:	9b 87       	std	Y+11, r25	; 0x0b
    1c44:	8a 87       	std	Y+10, r24	; 0x0a
	uchar controlString[8];
	uchar is_query;

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	controlString[0] = G_CMD_UNT;
    1c46:	8f e5       	ldi	r24, 0x5F	; 95
    1c48:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1c4a:	ce 01       	movw	r24, r28
    1c4c:	02 96       	adiw	r24, 0x02	; 2
    1c4e:	61 e0       	ldi	r22, 0x01	; 1
    1c50:	70 e0       	ldi	r23, 0x00	; 0
    1c52:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	controlString[0] = G_CMD_UNL;
    1c56:	8f e3       	ldi	r24, 0x3F	; 63
    1c58:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1c5a:	ce 01       	movw	r24, r28
    1c5c:	02 96       	adiw	r24, 0x02	; 2
    1c5e:	61 e0       	ldi	r22, 0x01	; 1
    1c60:	70 e0       	ldi	r23, 0x00	; 0
    1c62:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>

	// set device to listener mode
	controlString[0] = address2ListenerAddress(gpib_get_partner_pad());
    1c66:	0e 94 2e 0b 	call	0x165c	; 0x165c <gpib_get_partner_pad>
    1c6a:	80 5e       	subi	r24, 0xE0	; 224
    1c6c:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1c6e:	ce 01       	movw	r24, r28
    1c70:	02 96       	adiw	r24, 0x02	; 2
    1c72:	61 e0       	ldi	r22, 0x01	; 1
    1c74:	70 e0       	ldi	r23, 0x00	; 0
    1c76:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	// send secondary address if required
	if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
    1c7a:	0e 94 37 0b 	call	0x166e	; 0x166e <gpib_get_partner_sad>
    1c7e:	8f 3f       	cpi	r24, 0xFF	; 255
    1c80:	51 f0       	breq	.+20     	; 0x1c96 <send_command+0x68>
		controlString[0] = secondaryAdressToAdressByte(gpib_get_partner_sad());
    1c82:	0e 94 37 0b 	call	0x166e	; 0x166e <gpib_get_partner_sad>
    1c86:	80 66       	ori	r24, 0x60	; 96
    1c88:	8a 83       	std	Y+2, r24	; 0x02
		gpib_cmd(controlString, 1);
    1c8a:	ce 01       	movw	r24, r28
    1c8c:	02 96       	adiw	r24, 0x02	; 2
    1c8e:	61 e0       	ldi	r22, 0x01	; 1
    1c90:	70 e0       	ldi	r23, 0x00	; 0
    1c92:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	}

	// set myself (controller) to talker mode
	controlString[0] = address2TalkerAddress(gpib_get_address());
    1c96:	0e 94 40 0b 	call	0x1680	; 0x1680 <gpib_get_address>
    1c9a:	80 5c       	subi	r24, 0xC0	; 192
    1c9c:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1c9e:	ce 01       	movw	r24, r28
    1ca0:	02 96       	adiw	r24, 0x02	; 2
    1ca2:	61 e0       	ldi	r22, 0x01	; 1
    1ca4:	70 e0       	ldi	r23, 0x00	; 0
    1ca6:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	//uart_puts("\n\rcommand: ");
	//uart_puts((char*) commandString);
	//uart_puts("\n\r");
	// gpib bus write
	// put out command to listeners
	gpib_write(commandString, 0);
    1caa:	8a 85       	ldd	r24, Y+10	; 0x0a
    1cac:	9b 85       	ldd	r25, Y+11	; 0x0b
    1cae:	60 e0       	ldi	r22, 0x00	; 0
    1cb0:	70 e0       	ldi	r23, 0x00	; 0
    1cb2:	0e 94 93 05 	call	0xb26	; 0xb26 <gpib_write>

	// check if query or command only
	if (strchr((char*) commandString, '?') != NULL) {
    1cb6:	8a 85       	ldd	r24, Y+10	; 0x0a
    1cb8:	9b 85       	ldd	r25, Y+11	; 0x0b
    1cba:	6f e3       	ldi	r22, 0x3F	; 63
    1cbc:	70 e0       	ldi	r23, 0x00	; 0
    1cbe:	0e 94 95 00 	call	0x12a	; 0x12a <strchr>
    1cc2:	00 97       	sbiw	r24, 0x00	; 0
    1cc4:	19 f0       	breq	.+6      	; 0x1ccc <send_command+0x9e>
		//uart_puts("Query. Will check for answer.\n\r");
		is_query = 1;
    1cc6:	81 e0       	ldi	r24, 0x01	; 1
    1cc8:	89 83       	std	Y+1, r24	; 0x01
    1cca:	01 c0       	rjmp	.+2      	; 0x1cce <send_command+0xa0>
	} else {
		//uart_puts("Command only.\n\r");
		is_query = 0;
    1ccc:	19 82       	std	Y+1, r1	; 0x01
	}
	return is_query;
    1cce:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cd0:	2b 96       	adiw	r28, 0x0b	; 11
    1cd2:	0f b6       	in	r0, 0x3f	; 63
    1cd4:	f8 94       	cli
    1cd6:	de bf       	out	0x3e, r29	; 62
    1cd8:	0f be       	out	0x3f, r0	; 63
    1cda:	cd bf       	out	0x3d, r28	; 61
    1cdc:	cf 91       	pop	r28
    1cde:	df 91       	pop	r29
    1ce0:	08 95       	ret

00001ce2 <receiveAnswer>:

/**
 * Receives answer after command was sent.
 */
void receiveAnswer() {
    1ce2:	df 93       	push	r29
    1ce4:	cf 93       	push	r28
    1ce6:	cd b7       	in	r28, 0x3d	; 61
    1ce8:	de b7       	in	r29, 0x3e	; 62
    1cea:	2a 97       	sbiw	r28, 0x0a	; 10
    1cec:	0f b6       	in	r0, 0x3f	; 63
    1cee:	f8 94       	cli
    1cf0:	de bf       	out	0x3e, r29	; 62
    1cf2:	0f be       	out	0x3f, r0	; 63
    1cf4:	cd bf       	out	0x3d, r28	; 61
	uchar controlString[8];
	uchar b, e;

	// UNT and UNL
	controlString[0] = G_CMD_UNT;
    1cf6:	8f e5       	ldi	r24, 0x5F	; 95
    1cf8:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1cfa:	ce 01       	movw	r24, r28
    1cfc:	02 96       	adiw	r24, 0x02	; 2
    1cfe:	61 e0       	ldi	r22, 0x01	; 1
    1d00:	70 e0       	ldi	r23, 0x00	; 0
    1d02:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	controlString[0] = G_CMD_UNL;
    1d06:	8f e3       	ldi	r24, 0x3F	; 63
    1d08:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1d0a:	ce 01       	movw	r24, r28
    1d0c:	02 96       	adiw	r24, 0x02	; 2
    1d0e:	61 e0       	ldi	r22, 0x01	; 1
    1d10:	70 e0       	ldi	r23, 0x00	; 0
    1d12:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>

	// set myself (controller) to listener mode
	controlString[0] = address2ListenerAddress(gpib_get_address());
    1d16:	0e 94 40 0b 	call	0x1680	; 0x1680 <gpib_get_address>
    1d1a:	80 5e       	subi	r24, 0xE0	; 224
    1d1c:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1d1e:	ce 01       	movw	r24, r28
    1d20:	02 96       	adiw	r24, 0x02	; 2
    1d22:	61 e0       	ldi	r22, 0x01	; 1
    1d24:	70 e0       	ldi	r23, 0x00	; 0
    1d26:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>

	// set device to talker mode
	controlString[0] = address2TalkerAddress(gpib_get_partner_pad());
    1d2a:	0e 94 2e 0b 	call	0x165c	; 0x165c <gpib_get_partner_pad>
    1d2e:	80 5c       	subi	r24, 0xC0	; 192
    1d30:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1d32:	ce 01       	movw	r24, r28
    1d34:	02 96       	adiw	r24, 0x02	; 2
    1d36:	61 e0       	ldi	r22, 0x01	; 1
    1d38:	70 e0       	ldi	r23, 0x00	; 0
    1d3a:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	// secondary address if required
	if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
    1d3e:	0e 94 37 0b 	call	0x166e	; 0x166e <gpib_get_partner_sad>
    1d42:	8f 3f       	cpi	r24, 0xFF	; 255
    1d44:	51 f0       	breq	.+20     	; 0x1d5a <receiveAnswer+0x78>
		controlString[0] = secondaryAdressToAdressByte(gpib_get_partner_sad());
    1d46:	0e 94 37 0b 	call	0x166e	; 0x166e <gpib_get_partner_sad>
    1d4a:	80 66       	ori	r24, 0x60	; 96
    1d4c:	8a 83       	std	Y+2, r24	; 0x02
		gpib_cmd(controlString, 1);
    1d4e:	ce 01       	movw	r24, r28
    1d50:	02 96       	adiw	r24, 0x02	; 2
    1d52:	61 e0       	ldi	r22, 0x01	; 1
    1d54:	70 e0       	ldi	r23, 0x00	; 0
    1d56:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	}

	// read the answer until EOI is detected (then e becomes true)
	do {
		// gpib bus receive
		e = gpib_receive(&b);
    1d5a:	ce 01       	movw	r24, r28
    1d5c:	0a 96       	adiw	r24, 0x0a	; 10
    1d5e:	0e 94 12 04 	call	0x824	; 0x824 <gpib_receive>
    1d62:	89 83       	std	Y+1, r24	; 0x01
		// write out character
		uart_putc(b);
    1d64:	8a 85       	ldd	r24, Y+10	; 0x0a
    1d66:	0e 94 ca 12 	call	0x2594	; 0x2594 <uart_putc>
		//sprintf((char*)buf,"%02x - %c\n\r", b, b);
		//uart_puts((char*)buf);
	} while (!e);
    1d6a:	89 81       	ldd	r24, Y+1	; 0x01
    1d6c:	88 23       	and	r24, r24
    1d6e:	a9 f3       	breq	.-22     	; 0x1d5a <receiveAnswer+0x78>

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	controlString[0] = G_CMD_UNT;
    1d70:	8f e5       	ldi	r24, 0x5F	; 95
    1d72:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1d74:	ce 01       	movw	r24, r28
    1d76:	02 96       	adiw	r24, 0x02	; 2
    1d78:	61 e0       	ldi	r22, 0x01	; 1
    1d7a:	70 e0       	ldi	r23, 0x00	; 0
    1d7c:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
	controlString[0] = G_CMD_UNL;
    1d80:	8f e3       	ldi	r24, 0x3F	; 63
    1d82:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1d84:	ce 01       	movw	r24, r28
    1d86:	02 96       	adiw	r24, 0x02	; 2
    1d88:	61 e0       	ldi	r22, 0x01	; 1
    1d8a:	70 e0       	ldi	r23, 0x00	; 0
    1d8c:	0e 94 ac 05 	call	0xb58	; 0xb58 <gpib_cmd>
}
    1d90:	2a 96       	adiw	r28, 0x0a	; 10
    1d92:	0f b6       	in	r0, 0x3f	; 63
    1d94:	f8 94       	cli
    1d96:	de bf       	out	0x3e, r29	; 62
    1d98:	0f be       	out	0x3f, r0	; 63
    1d9a:	cd bf       	out	0x3d, r28	; 61
    1d9c:	cf 91       	pop	r28
    1d9e:	df 91       	pop	r29
    1da0:	08 95       	ret

00001da2 <srq_occured>:

/**
 * Check if a SRQ occured
 */
uchar srq_occured(int* old_time) {
    1da2:	df 93       	push	r29
    1da4:	cf 93       	push	r28
    1da6:	00 d0       	rcall	.+0      	; 0x1da8 <srq_occured+0x6>
    1da8:	0f 92       	push	r0
    1daa:	cd b7       	in	r28, 0x3d	; 61
    1dac:	de b7       	in	r29, 0x3e	; 62
    1dae:	9b 83       	std	Y+3, r25	; 0x03
    1db0:	8a 83       	std	Y+2, r24	; 0x02
	uchar srq = 0;
    1db2:	19 82       	std	Y+1, r1	; 0x01
	if (*old_time == 0) {
    1db4:	ea 81       	ldd	r30, Y+2	; 0x02
    1db6:	fb 81       	ldd	r31, Y+3	; 0x03
    1db8:	80 81       	ld	r24, Z
    1dba:	91 81       	ldd	r25, Z+1	; 0x01
    1dbc:	00 97       	sbiw	r24, 0x00	; 0
    1dbe:	49 f4       	brne	.+18     	; 0x1dd2 <srq_occured+0x30>
		// old_time value initialization on first call with value s
		*old_time = s;
    1dc0:	80 91 2e 07 	lds	r24, 0x072E
    1dc4:	88 2f       	mov	r24, r24
    1dc6:	90 e0       	ldi	r25, 0x00	; 0
    1dc8:	ea 81       	ldd	r30, Y+2	; 0x02
    1dca:	fb 81       	ldd	r31, Y+3	; 0x03
    1dcc:	91 83       	std	Z+1, r25	; 0x01
    1dce:	80 83       	st	Z, r24
    1dd0:	1e c0       	rjmp	.+60     	; 0x1e0e <srq_occured+0x6c>
	} else {
		if (s > *old_time) {
    1dd2:	80 91 2e 07 	lds	r24, 0x072E
    1dd6:	28 2f       	mov	r18, r24
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	ea 81       	ldd	r30, Y+2	; 0x02
    1ddc:	fb 81       	ldd	r31, Y+3	; 0x03
    1dde:	80 81       	ld	r24, Z
    1de0:	91 81       	ldd	r25, Z+1	; 0x01
    1de2:	82 17       	cp	r24, r18
    1de4:	93 07       	cpc	r25, r19
    1de6:	9c f4       	brge	.+38     	; 0x1e0e <srq_occured+0x6c>
			// some time has passed - check if srq was set
			srq = bit_is_clear(PIND, G_SRQ);
    1de8:	e0 e3       	ldi	r30, 0x30	; 48
    1dea:	f0 e0       	ldi	r31, 0x00	; 0
    1dec:	80 81       	ld	r24, Z
    1dee:	88 2f       	mov	r24, r24
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	80 74       	andi	r24, 0x40	; 64
    1df4:	90 70       	andi	r25, 0x00	; 0
    1df6:	19 82       	std	Y+1, r1	; 0x01
    1df8:	00 97       	sbiw	r24, 0x00	; 0
    1dfa:	11 f4       	brne	.+4      	; 0x1e00 <srq_occured+0x5e>
    1dfc:	81 e0       	ldi	r24, 0x01	; 1
    1dfe:	89 83       	std	Y+1, r24	; 0x01
			if (srq)
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
    1e02:	88 23       	and	r24, r24
    1e04:	21 f0       	breq	.+8      	; 0x1e0e <srq_occured+0x6c>
				uart_puts("\n\rSRQ detected.\n\r");
    1e06:	81 e5       	ldi	r24, 0x51	; 81
    1e08:	93 e0       	ldi	r25, 0x03	; 3
    1e0a:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		}
	}
	return srq;
    1e0e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e10:	0f 90       	pop	r0
    1e12:	0f 90       	pop	r0
    1e14:	0f 90       	pop	r0
    1e16:	cf 91       	pop	r28
    1e18:	df 91       	pop	r29
    1e1a:	08 95       	ret

00001e1c <handle_srq>:

/**
 * Handles SRQs by doing serial poll
 *
 */
uchar handle_srq(uchar *buf, int *buf_ptr) {
    1e1c:	df 93       	push	r29
    1e1e:	cf 93       	push	r28
    1e20:	cd b7       	in	r28, 0x3d	; 61
    1e22:	de b7       	in	r29, 0x3e	; 62
    1e24:	28 97       	sbiw	r28, 0x08	; 8
    1e26:	0f b6       	in	r0, 0x3f	; 63
    1e28:	f8 94       	cli
    1e2a:	de bf       	out	0x3e, r29	; 62
    1e2c:	0f be       	out	0x3f, r0	; 63
    1e2e:	cd bf       	out	0x3d, r28	; 61
    1e30:	9d 83       	std	Y+5, r25	; 0x05
    1e32:	8c 83       	std	Y+4, r24	; 0x04
    1e34:	7f 83       	std	Y+7, r23	; 0x07
    1e36:	6e 83       	std	Y+6, r22	; 0x06
	uchar command_ready = 0;
    1e38:	19 82       	std	Y+1, r1	; 0x01
	uint8_t primary, secondary;

	if (!gpib_serial_poll(&primary, &secondary)) {
    1e3a:	ce 01       	movw	r24, r28
    1e3c:	02 96       	adiw	r24, 0x02	; 2
    1e3e:	9e 01       	movw	r18, r28
    1e40:	2d 5f       	subi	r18, 0xFD	; 253
    1e42:	3f 4f       	sbci	r19, 0xFF	; 255
    1e44:	b9 01       	movw	r22, r18
    1e46:	0e 94 d7 09 	call	0x13ae	; 0x13ae <gpib_serial_poll>
    1e4a:	88 23       	and	r24, r24
    1e4c:	69 f4       	brne	.+26     	; 0x1e68 <handle_srq+0x4c>
		uart_puts(
    1e4e:	83 e6       	ldi	r24, 0x63	; 99
    1e50:	93 e0       	ldi	r25, 0x03	; 3
    1e52:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
				"\n\rSRQ emitter is not in list of known devices. SRQ Ignored.\n\r");
		uart_puts("\n\rSRQs are disabled now.\n\r");
    1e56:	81 ea       	ldi	r24, 0xA1	; 161
    1e58:	93 e0       	ldi	r25, 0x03	; 3
    1e5a:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		srq_enabled = 0;
    1e5e:	10 92 ba 05 	sts	0x05BA, r1
		return command_ready;
    1e62:	89 81       	ldd	r24, Y+1	; 0x01
    1e64:	88 87       	std	Y+8, r24	; 0x08
    1e66:	3a c0       	rjmp	.+116    	; 0x1edc <handle_srq+0xc0>
	}
	gpib_set_partner_address(primary, secondary);
    1e68:	8a 81       	ldd	r24, Y+2	; 0x02
    1e6a:	9b 81       	ldd	r25, Y+3	; 0x03
    1e6c:	69 2f       	mov	r22, r25
    1e6e:	0e 94 0f 0b 	call	0x161e	; 0x161e <gpib_set_partner_address>

	if (gpib_get_flavour() == FLAVOUR_TEK) {
    1e72:	0e 94 56 0b 	call	0x16ac	; 0x16ac <gpib_get_flavour>
    1e76:	81 30       	cpi	r24, 0x01	; 1
    1e78:	79 f5       	brne	.+94     	; 0x1ed8 <handle_srq+0xbc>
		// Tek: check status for reason
		buf[0] = 'E';
    1e7a:	ec 81       	ldd	r30, Y+4	; 0x04
    1e7c:	fd 81       	ldd	r31, Y+5	; 0x05
    1e7e:	85 e4       	ldi	r24, 0x45	; 69
    1e80:	80 83       	st	Z, r24
		buf[1] = 'V';
    1e82:	8c 81       	ldd	r24, Y+4	; 0x04
    1e84:	9d 81       	ldd	r25, Y+5	; 0x05
    1e86:	fc 01       	movw	r30, r24
    1e88:	31 96       	adiw	r30, 0x01	; 1
    1e8a:	86 e5       	ldi	r24, 0x56	; 86
    1e8c:	80 83       	st	Z, r24
		buf[2] = 'E';
    1e8e:	8c 81       	ldd	r24, Y+4	; 0x04
    1e90:	9d 81       	ldd	r25, Y+5	; 0x05
    1e92:	fc 01       	movw	r30, r24
    1e94:	32 96       	adiw	r30, 0x02	; 2
    1e96:	85 e4       	ldi	r24, 0x45	; 69
    1e98:	80 83       	st	Z, r24
		buf[3] = 'N';
    1e9a:	8c 81       	ldd	r24, Y+4	; 0x04
    1e9c:	9d 81       	ldd	r25, Y+5	; 0x05
    1e9e:	fc 01       	movw	r30, r24
    1ea0:	33 96       	adiw	r30, 0x03	; 3
    1ea2:	8e e4       	ldi	r24, 0x4E	; 78
    1ea4:	80 83       	st	Z, r24
		buf[4] = 'T';
    1ea6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ea8:	9d 81       	ldd	r25, Y+5	; 0x05
    1eaa:	fc 01       	movw	r30, r24
    1eac:	34 96       	adiw	r30, 0x04	; 4
    1eae:	84 e5       	ldi	r24, 0x54	; 84
    1eb0:	80 83       	st	Z, r24
		buf[5] = '?';
    1eb2:	8c 81       	ldd	r24, Y+4	; 0x04
    1eb4:	9d 81       	ldd	r25, Y+5	; 0x05
    1eb6:	fc 01       	movw	r30, r24
    1eb8:	35 96       	adiw	r30, 0x05	; 5
    1eba:	8f e3       	ldi	r24, 0x3F	; 63
    1ebc:	80 83       	st	Z, r24
		buf[6] = '\0';
    1ebe:	8c 81       	ldd	r24, Y+4	; 0x04
    1ec0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ec2:	fc 01       	movw	r30, r24
    1ec4:	36 96       	adiw	r30, 0x06	; 6
    1ec6:	10 82       	st	Z, r1
		*buf_ptr = 6;
    1ec8:	ee 81       	ldd	r30, Y+6	; 0x06
    1eca:	ff 81       	ldd	r31, Y+7	; 0x07
    1ecc:	86 e0       	ldi	r24, 0x06	; 6
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	91 83       	std	Z+1, r25	; 0x01
    1ed2:	80 83       	st	Z, r24
		command_ready = 1;
    1ed4:	81 e0       	ldi	r24, 0x01	; 1
    1ed6:	89 83       	std	Y+1, r24	; 0x01
	}
	return command_ready;
    1ed8:	89 81       	ldd	r24, Y+1	; 0x01
    1eda:	88 87       	std	Y+8, r24	; 0x08
    1edc:	88 85       	ldd	r24, Y+8	; 0x08
}
    1ede:	28 96       	adiw	r28, 0x08	; 8
    1ee0:	0f b6       	in	r0, 0x3f	; 63
    1ee2:	f8 94       	cli
    1ee4:	de bf       	out	0x3e, r29	; 62
    1ee6:	0f be       	out	0x3f, r0	; 63
    1ee8:	cd bf       	out	0x3d, r28	; 61
    1eea:	cf 91       	pop	r28
    1eec:	df 91       	pop	r29
    1eee:	08 95       	ret

00001ef0 <main>:
 * \brief Implementation of GPIB controller. Reads a command from RS232, sends it via bus.
 * If The command contains a '?', an answer from the device is expected and read in. The
 * answer then is printed out. If an SRQ occured, a serial poll is initiated.
 * 
 */
int main(void) {
    1ef0:	df 93       	push	r29
    1ef2:	cf 93       	push	r28
    1ef4:	00 d0       	rcall	.+0      	; 0x1ef6 <main+0x6>
    1ef6:	00 d0       	rcall	.+0      	; 0x1ef8 <main+0x8>
    1ef8:	0f 92       	push	r0
    1efa:	cd b7       	in	r28, 0x3d	; 61
    1efc:	de b7       	in	r29, 0x3e	; 62
	int old_time = 0;
    1efe:	1d 82       	std	Y+5, r1	; 0x05
    1f00:	1c 82       	std	Y+4, r1	; 0x04
	uchar is_query = 0;
    1f02:	1b 82       	std	Y+3, r1	; 0x03
	uchar command_ready = 0;
    1f04:	1a 82       	std	Y+2, r1	; 0x02
	uchar do_prompt = 1;
    1f06:	81 e0       	ldi	r24, 0x01	; 1
    1f08:	89 83       	std	Y+1, r24	; 0x01

	/*
	 *  Initialize UART library, pass baudrate and avr cpu clock 
	 *  with the macro UART_BAUD_SELECT()
	 */DI();
    1f0a:	8c e0       	ldi	r24, 0x0C	; 12
    1f0c:	90 e0       	ldi	r25, 0x00	; 0
    1f0e:	0e 94 40 12 	call	0x2480	; 0x2480 <uart_init>

	/*
	 * now enable interrupt, since UART and TIMER library is interrupt controlled
	 */sei();
    1f12:	78 94       	sei

	/** print some usage infos */
	printHelp();
    1f14:	0e 94 d8 10 	call	0x21b0	; 0x21b0 <printHelp>
	/*
	 * WRITE: Controller talks and listens
	 */

	// init timer for timeout detection
	timer16_init();
    1f18:	0e 94 41 11 	call	0x2282	; 0x2282 <timer16_init>

	// init gpib lines
	gpib_init();
    1f1c:	0e 94 bb 03 	call	0x776	; 0x776 <gpib_init>
	// init controller part - assign bus 
	gpib_controller_assign(0x00);
    1f20:	80 e0       	ldi	r24, 0x00	; 0
    1f22:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <gpib_controller_assign>
	 * 3. if command was a query, read the answer from device (become listener and set device to talker)
	 * 	4. check if SRQ occured and handle that
	 */
	for (;;) {

		if (do_prompt) {
    1f26:	89 81       	ldd	r24, Y+1	; 0x01
    1f28:	88 23       	and	r24, r24
    1f2a:	29 f0       	breq	.+10     	; 0x1f36 <main+0x46>
			uart_puts("> ");
    1f2c:	8c eb       	ldi	r24, 0xBC	; 188
    1f2e:	93 e0       	ldi	r25, 0x03	; 3
    1f30:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
			do_prompt = 0;
    1f34:	19 82       	std	Y+1, r1	; 0x01
		}
		// input processing via rs232
		// command_ready may already been set by SRQ that occurred before
		if (!command_ready)
    1f36:	8a 81       	ldd	r24, Y+2	; 0x02
    1f38:	88 23       	and	r24, r24
    1f3a:	19 f4       	brne	.+6      	; 0x1f42 <main+0x52>
			command_ready = input_process();
    1f3c:	0e 94 a7 10 	call	0x214e	; 0x214e <input_process>
    1f40:	8a 83       	std	Y+2, r24	; 0x02

		if (command_ready) {
    1f42:	8a 81       	ldd	r24, Y+2	; 0x02
    1f44:	88 23       	and	r24, r24
    1f46:	21 f0       	breq	.+8      	; 0x1f50 <main+0x60>
			uart_puts("\n\r");
    1f48:	8f eb       	ldi	r24, 0xBF	; 191
    1f4a:	93 e0       	ldi	r25, 0x03	; 3
    1f4c:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
		}

		// check for internal commands
		if (command_ready && buf[0] == '.') {
    1f50:	8a 81       	ldd	r24, Y+2	; 0x02
    1f52:	88 23       	and	r24, r24
    1f54:	81 f0       	breq	.+32     	; 0x1f76 <main+0x86>
    1f56:	80 91 dd 06 	lds	r24, 0x06DD
    1f5a:	8e 32       	cpi	r24, 0x2E	; 46
    1f5c:	61 f4       	brne	.+24     	; 0x1f76 <main+0x86>
			// all internal cmds start with a '.'
			//uart_puts("\n\rInternal command: ");
			//uart_puts((char*) buf);
			//uart_puts("\n\r");
			handle_internal_commands(buf);
    1f5e:	8d ed       	ldi	r24, 0xDD	; 221
    1f60:	96 e0       	ldi	r25, 0x06	; 6
    1f62:	0e 94 60 0c 	call	0x18c0	; 0x18c0 <handle_internal_commands>
			// reset local vars for command string reading
			buf_ptr = 0;
    1f66:	10 92 ce 05 	sts	0x05CE, r1
    1f6a:	10 92 cd 05 	sts	0x05CD, r1
			command_ready = 0;
    1f6e:	1a 82       	std	Y+2, r1	; 0x02
			do_prompt = 1;
    1f70:	81 e0       	ldi	r24, 0x01	; 1
    1f72:	89 83       	std	Y+1, r24	; 0x01
			is_query = 0;
    1f74:	1b 82       	std	Y+3, r1	; 0x03
		}

		// GPIB command. Check if a partner was defined.
		if (command_ready && (gpib_get_partner_pad() == ADDRESS_NOT_SET)) {
    1f76:	8a 81       	ldd	r24, Y+2	; 0x02
    1f78:	88 23       	and	r24, r24
    1f7a:	79 f0       	breq	.+30     	; 0x1f9a <main+0xaa>
    1f7c:	0e 94 2e 0b 	call	0x165c	; 0x165c <gpib_get_partner_pad>
    1f80:	8f 3f       	cpi	r24, 0xFF	; 255
    1f82:	59 f4       	brne	.+22     	; 0x1f9a <main+0xaa>
			uart_puts("Device address is not set. Can not send command.\n\r");
    1f84:	82 ec       	ldi	r24, 0xC2	; 194
    1f86:	93 e0       	ldi	r25, 0x03	; 3
    1f88:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
			// reset local vars for command string reading
			command_ready = 0;
    1f8c:	1a 82       	std	Y+2, r1	; 0x02
			buf_ptr = 0;
    1f8e:	10 92 ce 05 	sts	0x05CE, r1
    1f92:	10 92 cd 05 	sts	0x05CD, r1
			do_prompt = 1;
    1f96:	81 e0       	ldi	r24, 0x01	; 1
    1f98:	89 83       	std	Y+1, r24	; 0x01
		}

		// GPIB command and valid partner. Send the command.
		if (command_ready) {
    1f9a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f9c:	88 23       	and	r24, r24
    1f9e:	61 f0       	breq	.+24     	; 0x1fb8 <main+0xc8>
			//uart_puts("\n\rGPIB command: ");
			//uart_puts((char*) buf);
			//uart_puts("\n\r");
			is_query = send_command(buf);
    1fa0:	8d ed       	ldi	r24, 0xDD	; 221
    1fa2:	96 e0       	ldi	r25, 0x06	; 6
    1fa4:	0e 94 17 0e 	call	0x1c2e	; 0x1c2e <send_command>
    1fa8:	8b 83       	std	Y+3, r24	; 0x03
			// reset local vars for command string reading
			command_ready = 0;
    1faa:	1a 82       	std	Y+2, r1	; 0x02
			buf_ptr = 0;
    1fac:	10 92 ce 05 	sts	0x05CE, r1
    1fb0:	10 92 cd 05 	sts	0x05CD, r1
			do_prompt = 1;
    1fb4:	81 e0       	ldi	r24, 0x01	; 1
    1fb6:	89 83       	std	Y+1, r24	; 0x01
		}

		// if we sent a query, read the answer
		if (is_query) {
    1fb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1fba:	88 23       	and	r24, r24
    1fbc:	49 f0       	breq	.+18     	; 0x1fd0 <main+0xe0>
			receiveAnswer();
    1fbe:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <receiveAnswer>
			// reset for next command
			is_query = 0;
    1fc2:	1b 82       	std	Y+3, r1	; 0x03
			// some devices do not send cr,lf at command end, so create it always itself
			uart_puts("\n\r");
    1fc4:	8f eb       	ldi	r24, 0xBF	; 191
    1fc6:	93 e0       	ldi	r25, 0x03	; 3
    1fc8:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
			do_prompt = 1;
    1fcc:	81 e0       	ldi	r24, 0x01	; 1
    1fce:	89 83       	std	Y+1, r24	; 0x01
		}

		// SRQ detection - do this every time when time value s has changed
		// s is incremented every second. So we check once a second.
		if (srq_enabled && srq_occured(&old_time)) {
    1fd0:	80 91 ba 05 	lds	r24, 0x05BA
    1fd4:	88 23       	and	r24, r24
    1fd6:	09 f4       	brne	.+2      	; 0x1fda <main+0xea>
    1fd8:	a6 cf       	rjmp	.-180    	; 0x1f26 <main+0x36>
    1fda:	ce 01       	movw	r24, r28
    1fdc:	04 96       	adiw	r24, 0x04	; 4
    1fde:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <srq_occured>
    1fe2:	88 23       	and	r24, r24
    1fe4:	09 f4       	brne	.+2      	; 0x1fe8 <main+0xf8>
    1fe6:	9f cf       	rjmp	.-194    	; 0x1f26 <main+0x36>
			command_ready = handle_srq(buf, &buf_ptr);
    1fe8:	8d ed       	ldi	r24, 0xDD	; 221
    1fea:	96 e0       	ldi	r25, 0x06	; 6
    1fec:	2d ec       	ldi	r18, 0xCD	; 205
    1fee:	35 e0       	ldi	r19, 0x05	; 5
    1ff0:	b9 01       	movw	r22, r18
    1ff2:	0e 94 0e 0f 	call	0x1e1c	; 0x1e1c <handle_srq>
    1ff6:	8a 83       	std	Y+2, r24	; 0x02
    1ff8:	96 cf       	rjmp	.-212    	; 0x1f26 <main+0x36>

00001ffa <input_char>:

/**
 * Reads in character into parameter c. Checks for errors and prints them out.
 * Returns 0 if there is no char to read, 1 if there was a char read in.
 */
uchar input_char(uchar *ch) {
    1ffa:	df 93       	push	r29
    1ffc:	cf 93       	push	r28
    1ffe:	00 d0       	rcall	.+0      	; 0x2000 <input_char+0x6>
    2000:	00 d0       	rcall	.+0      	; 0x2002 <input_char+0x8>
    2002:	0f 92       	push	r0
    2004:	cd b7       	in	r28, 0x3d	; 61
    2006:	de b7       	in	r29, 0x3e	; 62
    2008:	9c 83       	std	Y+4, r25	; 0x04
    200a:	8b 83       	std	Y+3, r24	; 0x03
	 * uart_getc() returns in the lower byte the received character and
	 * in the higher byte (bitmask) the last receive error
	 * UART_NO_DATA is returned when no data is available.
	 *
	 */
	c = uart_getc();
    200c:	0e 94 74 12 	call	0x24e8	; 0x24e8 <uart_getc>
    2010:	9a 83       	std	Y+2, r25	; 0x02
    2012:	89 83       	std	Y+1, r24	; 0x01
	if (c & UART_NO_DATA) {
    2014:	89 81       	ldd	r24, Y+1	; 0x01
    2016:	9a 81       	ldd	r25, Y+2	; 0x02
    2018:	80 70       	andi	r24, 0x00	; 0
    201a:	91 70       	andi	r25, 0x01	; 1
    201c:	00 97       	sbiw	r24, 0x00	; 0
    201e:	11 f0       	breq	.+4      	; 0x2024 <input_char+0x2a>
		// no data available from UART
		return 0;
    2020:	1d 82       	std	Y+5, r1	; 0x05
    2022:	24 c0       	rjmp	.+72     	; 0x206c <input_char+0x72>
	}
	// make uchar from character in int value
	*ch = (uchar) c;
    2024:	89 81       	ldd	r24, Y+1	; 0x01
    2026:	eb 81       	ldd	r30, Y+3	; 0x03
    2028:	fc 81       	ldd	r31, Y+4	; 0x04
    202a:	80 83       	st	Z, r24

	/*
	 * new data available from UART
	 * check for Frame or Overrun error
	 */
	if (c & UART_FRAME_ERROR) {
    202c:	89 81       	ldd	r24, Y+1	; 0x01
    202e:	9a 81       	ldd	r25, Y+2	; 0x02
    2030:	80 70       	andi	r24, 0x00	; 0
    2032:	98 70       	andi	r25, 0x08	; 8
    2034:	00 97       	sbiw	r24, 0x00	; 0
    2036:	21 f0       	breq	.+8      	; 0x2040 <input_char+0x46>
		/* Framing Error detected, i.e no stop bit detected */
		uart_puts_P("UART Frame Error: ");
    2038:	81 e8       	ldi	r24, 0x81	; 129
    203a:	90 e0       	ldi	r25, 0x00	; 0
    203c:	0e 94 0e 13 	call	0x261c	; 0x261c <uart_puts_p>
	}
	if (c & UART_OVERRUN_ERROR) {
    2040:	89 81       	ldd	r24, Y+1	; 0x01
    2042:	9a 81       	ldd	r25, Y+2	; 0x02
    2044:	80 70       	andi	r24, 0x00	; 0
    2046:	94 70       	andi	r25, 0x04	; 4
    2048:	00 97       	sbiw	r24, 0x00	; 0
    204a:	21 f0       	breq	.+8      	; 0x2054 <input_char+0x5a>
		/*
		 * Overrun, a character already present in the UART UDR register was
		 * not read by the interrupt handler before the next character arrived,
		 * one or more received characters have been dropped
		 */
		uart_puts_P("UART Overrun Error: ");
    204c:	8c e6       	ldi	r24, 0x6C	; 108
    204e:	90 e0       	ldi	r25, 0x00	; 0
    2050:	0e 94 0e 13 	call	0x261c	; 0x261c <uart_puts_p>
	}
	if (c & UART_BUFFER_OVERFLOW) {
    2054:	89 81       	ldd	r24, Y+1	; 0x01
    2056:	9a 81       	ldd	r25, Y+2	; 0x02
    2058:	80 70       	andi	r24, 0x00	; 0
    205a:	92 70       	andi	r25, 0x02	; 2
    205c:	00 97       	sbiw	r24, 0x00	; 0
    205e:	21 f0       	breq	.+8      	; 0x2068 <input_char+0x6e>
		/*
		 * We are not reading the receive buffer fast enough,
		 * one or more received character have been dropped
		 */
		uart_puts_P("Buffer overflow error: ");
    2060:	84 e5       	ldi	r24, 0x54	; 84
    2062:	90 e0       	ldi	r25, 0x00	; 0
    2064:	0e 94 0e 13 	call	0x261c	; 0x261c <uart_puts_p>
	}
	return 1;
    2068:	81 e0       	ldi	r24, 0x01	; 1
    206a:	8d 83       	std	Y+5, r24	; 0x05
    206c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    206e:	0f 90       	pop	r0
    2070:	0f 90       	pop	r0
    2072:	0f 90       	pop	r0
    2074:	0f 90       	pop	r0
    2076:	0f 90       	pop	r0
    2078:	cf 91       	pop	r28
    207a:	df 91       	pop	r29
    207c:	08 95       	ret

0000207e <process_char>:
 * a) xon/xoff mode forward buffer to GPIB
 * b) no flow control: prints error message that input buffer is full.
 *
 * Returns 1 if command end is detected, 0 otherwise.
 */
uchar process_char(uchar ch) {
    207e:	df 93       	push	r29
    2080:	cf 93       	push	r28
    2082:	00 d0       	rcall	.+0      	; 0x2084 <process_char+0x6>
    2084:	cd b7       	in	r28, 0x3d	; 61
    2086:	de b7       	in	r29, 0x3e	; 62
    2088:	8a 83       	std	Y+2, r24	; 0x02
	uchar ret = 0;
    208a:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * send received character back depending on global flag
	 */
	if (rs232_remote_echo) {
    208c:	80 91 b9 05 	lds	r24, 0x05B9
    2090:	88 23       	and	r24, r24
    2092:	19 f0       	breq	.+6      	; 0x209a <process_char+0x1c>
		uart_putc((unsigned char) ch);
    2094:	8a 81       	ldd	r24, Y+2	; 0x02
    2096:	0e 94 ca 12 	call	0x2594	; 0x2594 <uart_putc>
	}

	// if input buffer is not full, add char
	if (buf_ptr < COMMAND_INPUT_BUFFER_SIZE - 1) {
    209a:	80 91 cd 05 	lds	r24, 0x05CD
    209e:	90 91 ce 05 	lds	r25, 0x05CE
    20a2:	8f 34       	cpi	r24, 0x4F	; 79
    20a4:	91 05       	cpc	r25, r1
    20a6:	bc f4       	brge	.+46     	; 0x20d6 <process_char+0x58>
		buf[buf_ptr++] = ch;
    20a8:	20 91 cd 05 	lds	r18, 0x05CD
    20ac:	30 91 ce 05 	lds	r19, 0x05CE
    20b0:	f9 01       	movw	r30, r18
    20b2:	e3 52       	subi	r30, 0x23	; 35
    20b4:	f9 4f       	sbci	r31, 0xF9	; 249
    20b6:	8a 81       	ldd	r24, Y+2	; 0x02
    20b8:	80 83       	st	Z, r24
    20ba:	c9 01       	movw	r24, r18
    20bc:	01 96       	adiw	r24, 0x01	; 1
    20be:	90 93 ce 05 	sts	0x05CE, r25
    20c2:	80 93 cd 05 	sts	0x05CD, r24
		buf[buf_ptr] = '\0';
    20c6:	80 91 cd 05 	lds	r24, 0x05CD
    20ca:	90 91 ce 05 	lds	r25, 0x05CE
    20ce:	fc 01       	movw	r30, r24
    20d0:	e3 52       	subi	r30, 0x23	; 35
    20d2:	f9 4f       	sbci	r31, 0xF9	; 249
    20d4:	10 82       	st	Z, r1
	}

	// if command ends or buffer is full ...
	if (ch == ASCII_CODE_CR || buf_ptr >= COMMAND_INPUT_BUFFER_SIZE - 1) {
    20d6:	8a 81       	ldd	r24, Y+2	; 0x02
    20d8:	8d 30       	cpi	r24, 0x0D	; 13
    20da:	39 f0       	breq	.+14     	; 0x20ea <process_char+0x6c>
    20dc:	80 91 cd 05 	lds	r24, 0x05CD
    20e0:	90 91 ce 05 	lds	r25, 0x05CE
    20e4:	8f 34       	cpi	r24, 0x4F	; 79
    20e6:	91 05       	cpc	r25, r1
    20e8:	64 f1       	brlt	.+88     	; 0x2142 <process_char+0xc4>

		if (ch == ASCII_CODE_CR) {
    20ea:	8a 81       	ldd	r24, Y+2	; 0x02
    20ec:	8d 30       	cpi	r24, 0x0D	; 13
    20ee:	a1 f4       	brne	.+40     	; 0x2118 <process_char+0x9a>
			// adjust string terminator
			buf[--buf_ptr] = '\0';
    20f0:	80 91 cd 05 	lds	r24, 0x05CD
    20f4:	90 91 ce 05 	lds	r25, 0x05CE
    20f8:	01 97       	sbiw	r24, 0x01	; 1
    20fa:	90 93 ce 05 	sts	0x05CE, r25
    20fe:	80 93 cd 05 	sts	0x05CD, r24
    2102:	80 91 cd 05 	lds	r24, 0x05CD
    2106:	90 91 ce 05 	lds	r25, 0x05CE
    210a:	fc 01       	movw	r30, r24
    210c:	e3 52       	subi	r30, 0x23	; 35
    210e:	f9 4f       	sbci	r31, 0xF9	; 249
    2110:	10 82       	st	Z, r1
			// let calling function send last command part (or command itself)
			ret = 1;
    2112:	81 e0       	ldi	r24, 0x01	; 1
    2114:	89 83       	std	Y+1, r24	; 0x01
    2116:	15 c0       	rjmp	.+42     	; 0x2142 <process_char+0xc4>
		} else {
			if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
    2118:	0e 94 6e 11 	call	0x22dc	; 0x22dc <uart_get_flow_control>
    211c:	81 30       	cpi	r24, 0x01	; 1
    211e:	49 f4       	brne	.+18     	; 0x2132 <process_char+0xb4>
				// send intermediate part of command.
				send_command(buf);
    2120:	8d ed       	ldi	r24, 0xDD	; 221
    2122:	96 e0       	ldi	r25, 0x06	; 6
    2124:	0e 94 17 0e 	call	0x1c2e	; 0x1c2e <send_command>
				buf_ptr = 0;
    2128:	10 92 ce 05 	sts	0x05CE, r1
    212c:	10 92 cd 05 	sts	0x05CD, r1
    2130:	08 c0       	rjmp	.+16     	; 0x2142 <process_char+0xc4>
			} else {
				// send intermediate part of command.
				uart_puts_P("Command overflow.");
    2132:	84 e9       	ldi	r24, 0x94	; 148
    2134:	90 e0       	ldi	r25, 0x00	; 0
    2136:	0e 94 0e 13 	call	0x261c	; 0x261c <uart_puts_p>
				buf_ptr = 0;
    213a:	10 92 ce 05 	sts	0x05CE, r1
    213e:	10 92 cd 05 	sts	0x05CD, r1
			}
		}
	}
	return ret;
    2142:	89 81       	ldd	r24, Y+1	; 0x01
}
    2144:	0f 90       	pop	r0
    2146:	0f 90       	pop	r0
    2148:	cf 91       	pop	r28
    214a:	df 91       	pop	r29
    214c:	08 95       	ret

0000214e <input_process>:
 * This approach handles small single line commands (needing no flow control) and large
 * multi-line commands if flow control is xon/xoff.
 *
 * \returns The character read in
 */
uchar input_process(void) {
    214e:	df 93       	push	r29
    2150:	cf 93       	push	r28
    2152:	00 d0       	rcall	.+0      	; 0x2154 <input_process+0x6>
    2154:	0f 92       	push	r0
    2156:	cd b7       	in	r28, 0x3d	; 61
    2158:	de b7       	in	r29, 0x3e	; 62
	uchar ch, ret = 0;
    215a:	19 82       	std	Y+1, r1	; 0x01

	if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
    215c:	0e 94 6e 11 	call	0x22dc	; 0x22dc <uart_get_flow_control>
    2160:	81 30       	cpi	r24, 0x01	; 1
    2162:	89 f4       	brne	.+34     	; 0x2186 <input_process+0x38>
    2164:	0c c0       	rjmp	.+24     	; 0x217e <input_process+0x30>
		while (!ret) {
			// if nothing can be read in, return
			if (!input_char(&ch)) {
    2166:	ce 01       	movw	r24, r28
    2168:	02 96       	adiw	r24, 0x02	; 2
    216a:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <input_char>
    216e:	88 23       	and	r24, r24
    2170:	11 f4       	brne	.+4      	; 0x2176 <input_process+0x28>
				return 0;
    2172:	1b 82       	std	Y+3, r1	; 0x03
    2174:	16 c0       	rjmp	.+44     	; 0x21a2 <input_process+0x54>
			}
			ret = process_char(ch);
    2176:	8a 81       	ldd	r24, Y+2	; 0x02
    2178:	0e 94 3f 10 	call	0x207e	; 0x207e <process_char>
    217c:	89 83       	std	Y+1, r24	; 0x01
 */
uchar input_process(void) {
	uchar ch, ret = 0;

	if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
		while (!ret) {
    217e:	89 81       	ldd	r24, Y+1	; 0x01
    2180:	88 23       	and	r24, r24
    2182:	89 f3       	breq	.-30     	; 0x2166 <input_process+0x18>
    2184:	0c c0       	rjmp	.+24     	; 0x219e <input_process+0x50>
			}
			ret = process_char(ch);
		}
	} else {
		// if nothing can be read in, return
		if (!input_char(&ch)) {
    2186:	ce 01       	movw	r24, r28
    2188:	02 96       	adiw	r24, 0x02	; 2
    218a:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <input_char>
    218e:	88 23       	and	r24, r24
    2190:	11 f4       	brne	.+4      	; 0x2196 <input_process+0x48>
			return 0;
    2192:	1b 82       	std	Y+3, r1	; 0x03
    2194:	06 c0       	rjmp	.+12     	; 0x21a2 <input_process+0x54>
		}
		ret = process_char(ch);
    2196:	8a 81       	ldd	r24, Y+2	; 0x02
    2198:	0e 94 3f 10 	call	0x207e	; 0x207e <process_char>
    219c:	89 83       	std	Y+1, r24	; 0x01
	}
	return ret;
    219e:	89 81       	ldd	r24, Y+1	; 0x01
    21a0:	8b 83       	std	Y+3, r24	; 0x03
    21a2:	8b 81       	ldd	r24, Y+3	; 0x03
}
    21a4:	0f 90       	pop	r0
    21a6:	0f 90       	pop	r0
    21a8:	0f 90       	pop	r0
    21aa:	cf 91       	pop	r28
    21ac:	df 91       	pop	r29
    21ae:	08 95       	ret

000021b0 <printHelp>:

#define REVISION "0.8"

void printHelp() {
    21b0:	df 93       	push	r29
    21b2:	cf 93       	push	r28
    21b4:	cd b7       	in	r28, 0x3d	; 61
    21b6:	de b7       	in	r29, 0x3e	; 62
#ifdef WRITE
	sprintf(buf,
    21b8:	00 d0       	rcall	.+0      	; 0x21ba <printHelp+0xa>
    21ba:	00 d0       	rcall	.+0      	; 0x21bc <printHelp+0xc>
    21bc:	00 d0       	rcall	.+0      	; 0x21be <printHelp+0xe>
    21be:	ed b7       	in	r30, 0x3d	; 61
    21c0:	fe b7       	in	r31, 0x3e	; 62
    21c2:	31 96       	adiw	r30, 0x01	; 1
    21c4:	8d ed       	ldi	r24, 0xDD	; 221
    21c6:	96 e0       	ldi	r25, 0x06	; 6
    21c8:	91 83       	std	Z+1, r25	; 0x01
    21ca:	80 83       	st	Z, r24
    21cc:	85 ef       	ldi	r24, 0xF5	; 245
    21ce:	93 e0       	ldi	r25, 0x03	; 3
    21d0:	93 83       	std	Z+3, r25	; 0x03
    21d2:	82 83       	std	Z+2, r24	; 0x02
    21d4:	85 e3       	ldi	r24, 0x35	; 53
    21d6:	94 e0       	ldi	r25, 0x04	; 4
    21d8:	95 83       	std	Z+5, r25	; 0x05
    21da:	84 83       	std	Z+4, r24	; 0x04
    21dc:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <sprintf>
    21e0:	8d b7       	in	r24, 0x3d	; 61
    21e2:	9e b7       	in	r25, 0x3e	; 62
    21e4:	06 96       	adiw	r24, 0x06	; 6
    21e6:	0f b6       	in	r0, 0x3f	; 63
    21e8:	f8 94       	cli
    21ea:	9e bf       	out	0x3e, r25	; 62
    21ec:	0f be       	out	0x3f, r0	; 63
    21ee:	8d bf       	out	0x3d, r24	; 61
			"\n\rGPIB Controller (T/L/C) (Rev.%s) (c) spurtikus.de 2008-2015\n\r",
			REVISION);
	uart_puts(buf);
    21f0:	8d ed       	ldi	r24, 0xDD	; 221
    21f2:	96 e0       	ldi	r25, 0x06	; 6
    21f4:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
#else
	uart_puts("\n\rGPIB Listener Only (L) (Rev.%s) (c) spurtikus.de 2008-2015\n\r", REVISION);
	uart_puts(buf);
#endif
	uart_puts("Internal commands:\n\r");
    21f8:	89 e3       	ldi	r24, 0x39	; 57
    21fa:	94 e0       	ldi	r25, 0x04	; 4
    21fc:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
	uart_puts(
    2200:	8e e4       	ldi	r24, 0x4E	; 78
    2202:	94 e0       	ldi	r25, 0x04	; 4
    2204:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
			".a <primary> [<secondary>] - set primary/secondary address of remote device\n\r");
	uart_puts(".s <secondary> - set secondary address of of remote device\n\r");
    2208:	8c e9       	ldi	r24, 0x9C	; 156
    220a:	94 e0       	ldi	r25, 0x04	; 4
    220c:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
	uart_puts(
    2210:	89 ed       	ldi	r24, 0xD9	; 217
    2212:	94 e0       	ldi	r25, 0x04	; 4
    2214:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
			".+ <n> - add partner device address to list of known devices.\n\r");
	uart_puts(
    2218:	89 e1       	ldi	r24, 0x19	; 25
    221a:	95 e0       	ldi	r25, 0x05	; 5
    221c:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
			".- <n> - remove partner device address from list of known devices.\n\r");
	uart_puts(".x - toggle Xon/Xoff flow control.\n\r");
    2220:	8e e5       	ldi	r24, 0x5E	; 94
    2222:	95 e0       	ldi	r25, 0x05	; 5
    2224:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
	uart_puts(".h - print help.\n\r");
    2228:	83 e8       	ldi	r24, 0x83	; 131
    222a:	95 e0       	ldi	r25, 0x05	; 5
    222c:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
	uart_puts(".i - dump info about GPIB lines.\n\r");
    2230:	86 e9       	ldi	r24, 0x96	; 150
    2232:	95 e0       	ldi	r25, 0x05	; 5
    2234:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <uart_puts>
}
    2238:	cf 91       	pop	r28
    223a:	df 91       	pop	r29
    223c:	08 95       	ret

0000223e <__vector_7>:

/**
 * Interrupt Service Routine - do not call directly
 *  This routine is called when the Timer Value TCNT1 reaches the Output Compare Register Value OCR1A
 */ 
ISR(TIMER1_COMPA_vect) {
    223e:	1f 92       	push	r1
    2240:	0f 92       	push	r0
    2242:	0f b6       	in	r0, 0x3f	; 63
    2244:	0f 92       	push	r0
    2246:	11 24       	eor	r1, r1
    2248:	8f 93       	push	r24
    224a:	df 93       	push	r29
    224c:	cf 93       	push	r28
    224e:	cd b7       	in	r28, 0x3d	; 61
    2250:	de b7       	in	r29, 0x3e	; 62
#if XTAL_CPU % DEBOUNCE
	OCR1A = XTAL_CPU / DEBOUNCE - 1;
#endif
	if (--timer==0) {
    2252:	80 91 2d 07 	lds	r24, 0x072D
    2256:	81 50       	subi	r24, 0x01	; 1
    2258:	80 93 2d 07 	sts	0x072D, r24
    225c:	80 91 2d 07 	lds	r24, 0x072D
    2260:	88 23       	and	r24, r24
    2262:	39 f4       	brne	.+14     	; 0x2272 <__vector_7+0x34>
		timer=(uint8_t) DEBOUNCE;
    2264:	10 92 2d 07 	sts	0x072D, r1
		s++;
    2268:	80 91 2e 07 	lds	r24, 0x072E
    226c:	8f 5f       	subi	r24, 0xFF	; 255
    226e:	80 93 2e 07 	sts	0x072E, r24
#if XTAL_CPU % DEBOUNCE
		OCR1A = XTAL_CPU / DEBOUNCE + XTAL_CPU % DEBOUNCE - 1;
#endif
	}
}
    2272:	cf 91       	pop	r28
    2274:	df 91       	pop	r29
    2276:	8f 91       	pop	r24
    2278:	0f 90       	pop	r0
    227a:	0f be       	out	0x3f, r0	; 63
    227c:	0f 90       	pop	r0
    227e:	1f 90       	pop	r1
    2280:	18 95       	reti

00002282 <timer16_init>:
/**
 * Timer initialisation.
 *  \brief initializes all registers ands sets second value 's' to zero. Timer is immediately
 * started.
 */ 
void timer16_init( void ) {
    2282:	df 93       	push	r29
    2284:	cf 93       	push	r28
    2286:	cd b7       	in	r28, 0x3d	; 61
    2288:	de b7       	in	r29, 0x3e	; 62

	// OCR1A=XTAL/DEBOUNCE-1 -> Bei Erreichen dieses Wertes (31249) wird die ISR besucht
	// die ISR wird also alle 1/256s aufgerufen. Wenn man dort also bis 256 hochzhlt, ist genau
	// 1 Sekunde um! 256 ist der Wert der Variable timer und wird ber das define DEBOUNCE festgelegt

	TCCR1B = (1<<CS10) ^ (1<<WGM12);	// Prescaler of 1 | CTC mode
    228a:	ee e4       	ldi	r30, 0x4E	; 78
    228c:	f0 e0       	ldi	r31, 0x00	; 0
    228e:	89 e0       	ldi	r24, 0x09	; 9
    2290:	80 83       	st	Z, r24
	OCR1A  = F_CPU/DEBOUNCE-1;		// Output compare register value 
    2292:	ea e4       	ldi	r30, 0x4A	; 74
    2294:	f0 e0       	ldi	r31, 0x00	; 0
    2296:	81 e1       	ldi	r24, 0x11	; 17
    2298:	9a e7       	ldi	r25, 0x7A	; 122
    229a:	91 83       	std	Z+1, r25	; 0x01
    229c:	80 83       	st	Z, r24
	TCNT1 = 0; // Start value for timer register
    229e:	ec e4       	ldi	r30, 0x4C	; 76
    22a0:	f0 e0       	ldi	r31, 0x00	; 0
    22a2:	11 82       	std	Z+1, r1	; 0x01
    22a4:	10 82       	st	Z, r1
	s=0; // Initialize second value (s) to zero
    22a6:	10 92 2e 07 	sts	0x072E, r1
	timer = (uint8_t)DEBOUNCE; 
    22aa:	10 92 2d 07 	sts	0x072D, r1
	TIMSK |= (1<<OCIE1A);		// activate timer interrupts which starts timer run
    22ae:	a9 e5       	ldi	r26, 0x59	; 89
    22b0:	b0 e0       	ldi	r27, 0x00	; 0
    22b2:	e9 e5       	ldi	r30, 0x59	; 89
    22b4:	f0 e0       	ldi	r31, 0x00	; 0
    22b6:	80 81       	ld	r24, Z
    22b8:	80 61       	ori	r24, 0x10	; 16
    22ba:	8c 93       	st	X, r24
}
    22bc:	cf 91       	pop	r28
    22be:	df 91       	pop	r29
    22c0:	08 95       	ret

000022c2 <uart_set_flow_control>:
/** number of chars in rx buffer */
static volatile unsigned char chars_in_rx_buffer = 0;

void SendOutOfBand(unsigned char c);

void uart_set_flow_control(unsigned char _flowControl) {
    22c2:	df 93       	push	r29
    22c4:	cf 93       	push	r28
    22c6:	0f 92       	push	r0
    22c8:	cd b7       	in	r28, 0x3d	; 61
    22ca:	de b7       	in	r29, 0x3e	; 62
    22cc:	89 83       	std	Y+1, r24	; 0x01
	flowControl = _flowControl;
    22ce:	89 81       	ldd	r24, Y+1	; 0x01
    22d0:	80 93 d0 05 	sts	0x05D0, r24
}
    22d4:	0f 90       	pop	r0
    22d6:	cf 91       	pop	r28
    22d8:	df 91       	pop	r29
    22da:	08 95       	ret

000022dc <uart_get_flow_control>:

unsigned char uart_get_flow_control() {
    22dc:	df 93       	push	r29
    22de:	cf 93       	push	r28
    22e0:	cd b7       	in	r28, 0x3d	; 61
    22e2:	de b7       	in	r29, 0x3e	; 62
	return flowControl;
    22e4:	80 91 d0 05 	lds	r24, 0x05D0
}
    22e8:	cf 91       	pop	r28
    22ea:	df 91       	pop	r29
    22ec:	08 95       	ret

000022ee <__vector_13>:
SIGNAL(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
 Function: UART Receive Complete interrupt
 Purpose:  called when the UART has received a character
 **************************************************************************/
{
    22ee:	1f 92       	push	r1
    22f0:	0f 92       	push	r0
    22f2:	0f b6       	in	r0, 0x3f	; 63
    22f4:	0f 92       	push	r0
    22f6:	11 24       	eor	r1, r1
    22f8:	2f 93       	push	r18
    22fa:	3f 93       	push	r19
    22fc:	4f 93       	push	r20
    22fe:	5f 93       	push	r21
    2300:	6f 93       	push	r22
    2302:	7f 93       	push	r23
    2304:	8f 93       	push	r24
    2306:	9f 93       	push	r25
    2308:	af 93       	push	r26
    230a:	bf 93       	push	r27
    230c:	ef 93       	push	r30
    230e:	ff 93       	push	r31
    2310:	df 93       	push	r29
    2312:	cf 93       	push	r28
    2314:	00 d0       	rcall	.+0      	; 0x2316 <__vector_13+0x28>
    2316:	00 d0       	rcall	.+0      	; 0x2318 <__vector_13+0x2a>
    2318:	cd b7       	in	r28, 0x3d	; 61
    231a:	de b7       	in	r29, 0x3e	; 62
	unsigned char data;
	unsigned char usr;
	unsigned char lastRxError;

	/* read UART status register and UART data register */
	usr = UART0_STATUS;
    231c:	eb e2       	ldi	r30, 0x2B	; 43
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	8a 83       	std	Y+2, r24	; 0x02
	data = UART0_DATA;
    2324:	ec e2       	ldi	r30, 0x2C	; 44
    2326:	f0 e0       	ldi	r31, 0x00	; 0
    2328:	80 81       	ld	r24, Z
    232a:	8b 83       	std	Y+3, r24	; 0x03

	/* */
#if defined( AT90_UART )
	lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
	lastRxError = (usr & (_BV(FE) | _BV(DOR)));
    232c:	8a 81       	ldd	r24, Y+2	; 0x02
    232e:	88 71       	andi	r24, 0x18	; 24
    2330:	89 83       	std	Y+1, r24	; 0x01
#elif defined ( ATMEGA_UART )
	lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif

	/* calculate buffer index */
	tmphead = (UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    2332:	80 91 76 06 	lds	r24, 0x0676
    2336:	8f 5f       	subi	r24, 0xFF	; 255
    2338:	8f 77       	andi	r24, 0x7F	; 127
    233a:	8c 83       	std	Y+4, r24	; 0x04

	if (tmphead == UART_RxTail) {
    233c:	90 91 77 06 	lds	r25, 0x0677
    2340:	8c 81       	ldd	r24, Y+4	; 0x04
    2342:	89 17       	cp	r24, r25
    2344:	19 f4       	brne	.+6      	; 0x234c <__vector_13+0x5e>
		/* error: receive buffer overflow */
		lastRxError = UART_BUFFER_OVERFLOW >> 8;
    2346:	82 e0       	ldi	r24, 0x02	; 2
    2348:	89 83       	std	Y+1, r24	; 0x01
    234a:	10 c0       	rjmp	.+32     	; 0x236c <__vector_13+0x7e>
	} else {
		/* store new index */
		UART_RxHead = tmphead;
    234c:	8c 81       	ldd	r24, Y+4	; 0x04
    234e:	80 93 76 06 	sts	0x0676, r24
		/* store received data in buffer */
		UART_RxBuf[tmphead] = data;
    2352:	8c 81       	ldd	r24, Y+4	; 0x04
    2354:	88 2f       	mov	r24, r24
    2356:	90 e0       	ldi	r25, 0x00	; 0
    2358:	fc 01       	movw	r30, r24
    235a:	ec 50       	subi	r30, 0x0C	; 12
    235c:	fa 4f       	sbci	r31, 0xFA	; 250
    235e:	8b 81       	ldd	r24, Y+3	; 0x03
    2360:	80 83       	st	Z, r24
		chars_in_rx_buffer++;
    2362:	80 91 d3 05 	lds	r24, 0x05D3
    2366:	8f 5f       	subi	r24, 0xFF	; 255
    2368:	80 93 d3 05 	sts	0x05D3, r24
	}

	if (flowControl == FLOWCONTROL_XONXOFF
    236c:	80 91 d0 05 	lds	r24, 0x05D0
    2370:	81 30       	cpi	r24, 0x01	; 1
    2372:	99 f4       	brne	.+38     	; 0x239a <__vector_13+0xac>
    2374:	80 91 d3 05 	lds	r24, 0x05D3
    2378:	81 36       	cpi	r24, 0x61	; 97
    237a:	78 f0       	brcs	.+30     	; 0x239a <__vector_13+0xac>
			&& chars_in_rx_buffer > UART_RX_BUFFER_MAX_MARK) {
		/* immediately send XOFF */
		oob_event = 1;
    237c:	81 e0       	ldi	r24, 0x01	; 1
    237e:	80 93 d1 05 	sts	0x05D1, r24
		if (!after_xoff_sent) {
    2382:	80 91 d2 05 	lds	r24, 0x05D2
    2386:	88 23       	and	r24, r24
    2388:	31 f4       	brne	.+12     	; 0x2396 <__vector_13+0xa8>
			SendOutOfBand(XOFF);
    238a:	83 e1       	ldi	r24, 0x13	; 19
    238c:	0e 94 e7 11 	call	0x23ce	; 0x23ce <SendOutOfBand>
			after_xoff_sent = 1;
    2390:	81 e0       	ldi	r24, 0x01	; 1
    2392:	80 93 d2 05 	sts	0x05D2, r24
		}
		oob_event = 0;
    2396:	10 92 d1 05 	sts	0x05D1, r1
	}

	UART_LastRxError = lastRxError;
    239a:	89 81       	ldd	r24, Y+1	; 0x01
    239c:	80 93 78 06 	sts	0x0678, r24
}
    23a0:	0f 90       	pop	r0
    23a2:	0f 90       	pop	r0
    23a4:	0f 90       	pop	r0
    23a6:	0f 90       	pop	r0
    23a8:	cf 91       	pop	r28
    23aa:	df 91       	pop	r29
    23ac:	ff 91       	pop	r31
    23ae:	ef 91       	pop	r30
    23b0:	bf 91       	pop	r27
    23b2:	af 91       	pop	r26
    23b4:	9f 91       	pop	r25
    23b6:	8f 91       	pop	r24
    23b8:	7f 91       	pop	r23
    23ba:	6f 91       	pop	r22
    23bc:	5f 91       	pop	r21
    23be:	4f 91       	pop	r20
    23c0:	3f 91       	pop	r19
    23c2:	2f 91       	pop	r18
    23c4:	0f 90       	pop	r0
    23c6:	0f be       	out	0x3f, r0	; 63
    23c8:	0f 90       	pop	r0
    23ca:	1f 90       	pop	r1
    23cc:	18 95       	reti

000023ce <SendOutOfBand>:

void SendOutOfBand(unsigned char c) {
    23ce:	df 93       	push	r29
    23d0:	cf 93       	push	r28
    23d2:	0f 92       	push	r0
    23d4:	cd b7       	in	r28, 0x3d	; 61
    23d6:	de b7       	in	r29, 0x3e	; 62
    23d8:	89 83       	std	Y+1, r24	; 0x01
	while (!(UCSRA & (1 << UDRE)))
    23da:	eb e2       	ldi	r30, 0x2B	; 43
    23dc:	f0 e0       	ldi	r31, 0x00	; 0
    23de:	80 81       	ld	r24, Z
    23e0:	88 2f       	mov	r24, r24
    23e2:	90 e0       	ldi	r25, 0x00	; 0
    23e4:	80 72       	andi	r24, 0x20	; 32
    23e6:	90 70       	andi	r25, 0x00	; 0
    23e8:	00 97       	sbiw	r24, 0x00	; 0
    23ea:	b9 f3       	breq	.-18     	; 0x23da <SendOutOfBand+0xc>
		;
	UDR = c;
    23ec:	ec e2       	ldi	r30, 0x2C	; 44
    23ee:	f0 e0       	ldi	r31, 0x00	; 0
    23f0:	89 81       	ldd	r24, Y+1	; 0x01
    23f2:	80 83       	st	Z, r24
}
    23f4:	0f 90       	pop	r0
    23f6:	cf 91       	pop	r28
    23f8:	df 91       	pop	r29
    23fa:	08 95       	ret

000023fc <__vector_14>:
SIGNAL(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
 Function: UART Data Register Empty interrupt
 Purpose:  called when the UART is ready to transmit the next byte
 **************************************************************************/
{
    23fc:	1f 92       	push	r1
    23fe:	0f 92       	push	r0
    2400:	0f b6       	in	r0, 0x3f	; 63
    2402:	0f 92       	push	r0
    2404:	11 24       	eor	r1, r1
    2406:	8f 93       	push	r24
    2408:	9f 93       	push	r25
    240a:	af 93       	push	r26
    240c:	bf 93       	push	r27
    240e:	ef 93       	push	r30
    2410:	ff 93       	push	r31
    2412:	df 93       	push	r29
    2414:	cf 93       	push	r28
    2416:	0f 92       	push	r0
    2418:	cd b7       	in	r28, 0x3d	; 61
    241a:	de b7       	in	r29, 0x3e	; 62
	unsigned char tmptail;

	if (oob_event) {
    241c:	80 91 d1 05 	lds	r24, 0x05D1
    2420:	88 23       	and	r24, r24
    2422:	01 f5       	brne	.+64     	; 0x2464 <__vector_14+0x68>
		/* suppress transmitting during oob handling */
		return;
	}
	if (UART_TxHead != UART_TxTail) {
    2424:	90 91 74 06 	lds	r25, 0x0674
    2428:	80 91 75 06 	lds	r24, 0x0675
    242c:	98 17       	cp	r25, r24
    242e:	99 f0       	breq	.+38     	; 0x2456 <__vector_14+0x5a>
		/* calculate and store new buffer index */
		tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
    2430:	80 91 75 06 	lds	r24, 0x0675
    2434:	8f 5f       	subi	r24, 0xFF	; 255
    2436:	8f 71       	andi	r24, 0x1F	; 31
    2438:	89 83       	std	Y+1, r24	; 0x01
		UART_TxTail = tmptail;
    243a:	89 81       	ldd	r24, Y+1	; 0x01
    243c:	80 93 75 06 	sts	0x0675, r24
		/* get one byte from buffer and write it to UART */
		UART0_DATA = UART_TxBuf[tmptail]; /* start transmission */
    2440:	ac e2       	ldi	r26, 0x2C	; 44
    2442:	b0 e0       	ldi	r27, 0x00	; 0
    2444:	89 81       	ldd	r24, Y+1	; 0x01
    2446:	88 2f       	mov	r24, r24
    2448:	90 e0       	ldi	r25, 0x00	; 0
    244a:	fc 01       	movw	r30, r24
    244c:	ec 52       	subi	r30, 0x2C	; 44
    244e:	fa 4f       	sbci	r31, 0xFA	; 250
    2450:	80 81       	ld	r24, Z
    2452:	8c 93       	st	X, r24
    2454:	07 c0       	rjmp	.+14     	; 0x2464 <__vector_14+0x68>
	} else {
		/* tx buffer empty, disable UDRE interrupt */
		UART0_CONTROL &= ~_BV(UART0_UDRIE);
    2456:	aa e2       	ldi	r26, 0x2A	; 42
    2458:	b0 e0       	ldi	r27, 0x00	; 0
    245a:	ea e2       	ldi	r30, 0x2A	; 42
    245c:	f0 e0       	ldi	r31, 0x00	; 0
    245e:	80 81       	ld	r24, Z
    2460:	8f 7d       	andi	r24, 0xDF	; 223
    2462:	8c 93       	st	X, r24
	}
}
    2464:	0f 90       	pop	r0
    2466:	cf 91       	pop	r28
    2468:	df 91       	pop	r29
    246a:	ff 91       	pop	r31
    246c:	ef 91       	pop	r30
    246e:	bf 91       	pop	r27
    2470:	af 91       	pop	r26
    2472:	9f 91       	pop	r25
    2474:	8f 91       	pop	r24
    2476:	0f 90       	pop	r0
    2478:	0f be       	out	0x3f, r0	; 63
    247a:	0f 90       	pop	r0
    247c:	1f 90       	pop	r1
    247e:	18 95       	reti

00002480 <uart_init>:
 Function: uart_init()
 Purpose:  initialize UART and set baudrate
 Input:    baudrate using macro UART_BAUD_SELECT()
 Returns:  none
 **************************************************************************/
void uart_init(unsigned int baudrate) {
    2480:	df 93       	push	r29
    2482:	cf 93       	push	r28
    2484:	00 d0       	rcall	.+0      	; 0x2486 <uart_init+0x6>
    2486:	cd b7       	in	r28, 0x3d	; 61
    2488:	de b7       	in	r29, 0x3e	; 62
    248a:	9a 83       	std	Y+2, r25	; 0x02
    248c:	89 83       	std	Y+1, r24	; 0x01
	UART_TxHead = 0;
    248e:	10 92 74 06 	sts	0x0674, r1
	UART_TxTail = 0;
    2492:	10 92 75 06 	sts	0x0675, r1
	UART_RxHead = 0;
    2496:	10 92 76 06 	sts	0x0676, r1
	UART_RxTail = 0;
    249a:	10 92 77 06 	sts	0x0677, r1
	/* enable UART receiver and transmmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
	/* Set baud rate */
	if (baudrate & 0x8000) {
    249e:	89 81       	ldd	r24, Y+1	; 0x01
    24a0:	9a 81       	ldd	r25, Y+2	; 0x02
    24a2:	99 23       	and	r25, r25
    24a4:	4c f4       	brge	.+18     	; 0x24b8 <uart_init+0x38>
		UART0_STATUS = (1 << U2X);  //Enable 2x speed
    24a6:	eb e2       	ldi	r30, 0x2B	; 43
    24a8:	f0 e0       	ldi	r31, 0x00	; 0
    24aa:	82 e0       	ldi	r24, 0x02	; 2
    24ac:	80 83       	st	Z, r24
		baudrate &= ~0x8000;
    24ae:	89 81       	ldd	r24, Y+1	; 0x01
    24b0:	9a 81       	ldd	r25, Y+2	; 0x02
    24b2:	9f 77       	andi	r25, 0x7F	; 127
    24b4:	9a 83       	std	Y+2, r25	; 0x02
    24b6:	89 83       	std	Y+1, r24	; 0x01
	}
	UBRRH = (unsigned char) (baudrate >> 8);
    24b8:	e0 e4       	ldi	r30, 0x40	; 64
    24ba:	f0 e0       	ldi	r31, 0x00	; 0
    24bc:	89 81       	ldd	r24, Y+1	; 0x01
    24be:	9a 81       	ldd	r25, Y+2	; 0x02
    24c0:	89 2f       	mov	r24, r25
    24c2:	99 27       	eor	r25, r25
    24c4:	80 83       	st	Z, r24
	UBRRL = (unsigned char) baudrate;
    24c6:	e9 e2       	ldi	r30, 0x29	; 41
    24c8:	f0 e0       	ldi	r31, 0x00	; 0
    24ca:	89 81       	ldd	r24, Y+1	; 0x01
    24cc:	80 83       	st	Z, r24

	/* Enable USART receiver and transmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE) | (1 << RXEN) | (1 << TXEN);
    24ce:	ea e2       	ldi	r30, 0x2A	; 42
    24d0:	f0 e0       	ldi	r31, 0x00	; 0
    24d2:	88 e9       	ldi	r24, 0x98	; 152
    24d4:	80 83       	st	Z, r24

	/* Set frame format: asynchronous, 8data, no parity, 1stop bit */
#ifdef URSEL
	UCSRC = (1 << URSEL) | (3 << UCSZ0);
    24d6:	e0 e4       	ldi	r30, 0x40	; 64
    24d8:	f0 e0       	ldi	r31, 0x00	; 0
    24da:	86 e8       	ldi	r24, 0x86	; 134
    24dc:	80 83       	st	Z, r24
	/* Enable UART receiver and transmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
    24de:	0f 90       	pop	r0
    24e0:	0f 90       	pop	r0
    24e2:	cf 91       	pop	r28
    24e4:	df 91       	pop	r29
    24e6:	08 95       	ret

000024e8 <uart_getc>:
 Function: uart_getc()
 Purpose:  return byte from ringbuffer
 Returns:  lower byte:  received byte from ringbuffer
 higher byte: last receive error
 **************************************************************************/
unsigned int uart_getc(void) {
    24e8:	df 93       	push	r29
    24ea:	cf 93       	push	r28
    24ec:	00 d0       	rcall	.+0      	; 0x24ee <uart_getc+0x6>
    24ee:	00 d0       	rcall	.+0      	; 0x24f0 <uart_getc+0x8>
    24f0:	cd b7       	in	r28, 0x3d	; 61
    24f2:	de b7       	in	r29, 0x3e	; 62
	unsigned char tmptail;
	unsigned char data;

	if (UART_RxHead == UART_RxTail) {
    24f4:	90 91 76 06 	lds	r25, 0x0676
    24f8:	80 91 77 06 	lds	r24, 0x0677
    24fc:	98 17       	cp	r25, r24
    24fe:	29 f4       	brne	.+10     	; 0x250a <uart_getc+0x22>
		return UART_NO_DATA; /* no data available */
    2500:	80 e0       	ldi	r24, 0x00	; 0
    2502:	91 e0       	ldi	r25, 0x01	; 1
    2504:	9c 83       	std	Y+4, r25	; 0x04
    2506:	8b 83       	std	Y+3, r24	; 0x03
    2508:	3c c0       	rjmp	.+120    	; 0x2582 <uart_getc+0x9a>
	}

	/* calculate /store buffer index */
	tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
    250a:	80 91 77 06 	lds	r24, 0x0677
    250e:	8f 5f       	subi	r24, 0xFF	; 255
    2510:	8f 77       	andi	r24, 0x7F	; 127
    2512:	8a 83       	std	Y+2, r24	; 0x02
	UART_RxTail = tmptail;
    2514:	8a 81       	ldd	r24, Y+2	; 0x02
    2516:	80 93 77 06 	sts	0x0677, r24

	/* get data from receive buffer */
	data = UART_RxBuf[tmptail];
    251a:	8a 81       	ldd	r24, Y+2	; 0x02
    251c:	88 2f       	mov	r24, r24
    251e:	90 e0       	ldi	r25, 0x00	; 0
    2520:	fc 01       	movw	r30, r24
    2522:	ec 50       	subi	r30, 0x0C	; 12
    2524:	fa 4f       	sbci	r31, 0xFA	; 250
    2526:	80 81       	ld	r24, Z
    2528:	89 83       	std	Y+1, r24	; 0x01
	if (chars_in_rx_buffer > 0) {
    252a:	80 91 d3 05 	lds	r24, 0x05D3
    252e:	88 23       	and	r24, r24
    2530:	29 f0       	breq	.+10     	; 0x253c <uart_getc+0x54>
		chars_in_rx_buffer--;
    2532:	80 91 d3 05 	lds	r24, 0x05D3
    2536:	81 50       	subi	r24, 0x01	; 1
    2538:	80 93 d3 05 	sts	0x05D3, r24
	}
	if ((flowControl == FLOWCONTROL_XONXOFF) && after_xoff_sent) {
    253c:	80 91 d0 05 	lds	r24, 0x05D0
    2540:	81 30       	cpi	r24, 0x01	; 1
    2542:	91 f4       	brne	.+36     	; 0x2568 <uart_getc+0x80>
    2544:	80 91 d2 05 	lds	r24, 0x05D2
    2548:	88 23       	and	r24, r24
    254a:	71 f0       	breq	.+28     	; 0x2568 <uart_getc+0x80>
		if (chars_in_rx_buffer <= UART_RX_BUFFER_MIN_MARK) {
    254c:	80 91 d3 05 	lds	r24, 0x05D3
    2550:	81 31       	cpi	r24, 0x11	; 17
    2552:	50 f4       	brcc	.+20     	; 0x2568 <uart_getc+0x80>
			/* immediately send XON */
			oob_event = 1;
    2554:	81 e0       	ldi	r24, 0x01	; 1
    2556:	80 93 d1 05 	sts	0x05D1, r24
			SendOutOfBand(XON);
    255a:	81 e1       	ldi	r24, 0x11	; 17
    255c:	0e 94 e7 11 	call	0x23ce	; 0x23ce <SendOutOfBand>
			after_xoff_sent = 0;
    2560:	10 92 d2 05 	sts	0x05D2, r1
			oob_event = 0;
    2564:	10 92 d1 05 	sts	0x05D1, r1
		}
	}

	return (UART_LastRxError << 8) + data;
    2568:	80 91 78 06 	lds	r24, 0x0678
    256c:	88 2f       	mov	r24, r24
    256e:	90 e0       	ldi	r25, 0x00	; 0
    2570:	38 2f       	mov	r19, r24
    2572:	22 27       	eor	r18, r18
    2574:	89 81       	ldd	r24, Y+1	; 0x01
    2576:	88 2f       	mov	r24, r24
    2578:	90 e0       	ldi	r25, 0x00	; 0
    257a:	82 0f       	add	r24, r18
    257c:	93 1f       	adc	r25, r19
    257e:	9c 83       	std	Y+4, r25	; 0x04
    2580:	8b 83       	std	Y+3, r24	; 0x03
    2582:	8b 81       	ldd	r24, Y+3	; 0x03
    2584:	9c 81       	ldd	r25, Y+4	; 0x04

}/* uart_getc */
    2586:	0f 90       	pop	r0
    2588:	0f 90       	pop	r0
    258a:	0f 90       	pop	r0
    258c:	0f 90       	pop	r0
    258e:	cf 91       	pop	r28
    2590:	df 91       	pop	r29
    2592:	08 95       	ret

00002594 <uart_putc>:
 Function: uart_putc()
 Purpose:  write byte to ringbuffer for transmitting via UART
 Input:    byte to be transmitted
 Returns:  none
 **************************************************************************/
void uart_putc(unsigned char data) {
    2594:	df 93       	push	r29
    2596:	cf 93       	push	r28
    2598:	00 d0       	rcall	.+0      	; 0x259a <uart_putc+0x6>
    259a:	cd b7       	in	r28, 0x3d	; 61
    259c:	de b7       	in	r29, 0x3e	; 62
    259e:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char tmphead;

	tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
    25a0:	80 91 74 06 	lds	r24, 0x0674
    25a4:	8f 5f       	subi	r24, 0xFF	; 255
    25a6:	8f 71       	andi	r24, 0x1F	; 31
    25a8:	89 83       	std	Y+1, r24	; 0x01

	while (tmphead == UART_TxTail) {
    25aa:	90 91 75 06 	lds	r25, 0x0675
    25ae:	89 81       	ldd	r24, Y+1	; 0x01
    25b0:	89 17       	cp	r24, r25
    25b2:	d9 f3       	breq	.-10     	; 0x25aa <uart_putc+0x16>
		;/* wait for free space in buffer */
	}

	UART_TxBuf[tmphead] = data;
    25b4:	89 81       	ldd	r24, Y+1	; 0x01
    25b6:	88 2f       	mov	r24, r24
    25b8:	90 e0       	ldi	r25, 0x00	; 0
    25ba:	fc 01       	movw	r30, r24
    25bc:	ec 52       	subi	r30, 0x2C	; 44
    25be:	fa 4f       	sbci	r31, 0xFA	; 250
    25c0:	8a 81       	ldd	r24, Y+2	; 0x02
    25c2:	80 83       	st	Z, r24
	UART_TxHead = tmphead;
    25c4:	89 81       	ldd	r24, Y+1	; 0x01
    25c6:	80 93 74 06 	sts	0x0674, r24

	/* enable UDRE interrupt */
	UART0_CONTROL |= _BV(UART0_UDRIE);
    25ca:	aa e2       	ldi	r26, 0x2A	; 42
    25cc:	b0 e0       	ldi	r27, 0x00	; 0
    25ce:	ea e2       	ldi	r30, 0x2A	; 42
    25d0:	f0 e0       	ldi	r31, 0x00	; 0
    25d2:	80 81       	ld	r24, Z
    25d4:	80 62       	ori	r24, 0x20	; 32
    25d6:	8c 93       	st	X, r24

}/* uart_putc */
    25d8:	0f 90       	pop	r0
    25da:	0f 90       	pop	r0
    25dc:	cf 91       	pop	r28
    25de:	df 91       	pop	r29
    25e0:	08 95       	ret

000025e2 <uart_puts>:
 Function: uart_puts()
 Purpose:  transmit string to UART
 Input:    string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts(const char *s) {
    25e2:	df 93       	push	r29
    25e4:	cf 93       	push	r28
    25e6:	00 d0       	rcall	.+0      	; 0x25e8 <uart_puts+0x6>
    25e8:	cd b7       	in	r28, 0x3d	; 61
    25ea:	de b7       	in	r29, 0x3e	; 62
    25ec:	9a 83       	std	Y+2, r25	; 0x02
    25ee:	89 83       	std	Y+1, r24	; 0x01
    25f0:	0b c0       	rjmp	.+22     	; 0x2608 <uart_puts+0x26>
	while (*s)
		uart_putc(*s++);
    25f2:	e9 81       	ldd	r30, Y+1	; 0x01
    25f4:	fa 81       	ldd	r31, Y+2	; 0x02
    25f6:	20 81       	ld	r18, Z
    25f8:	89 81       	ldd	r24, Y+1	; 0x01
    25fa:	9a 81       	ldd	r25, Y+2	; 0x02
    25fc:	01 96       	adiw	r24, 0x01	; 1
    25fe:	9a 83       	std	Y+2, r25	; 0x02
    2600:	89 83       	std	Y+1, r24	; 0x01
    2602:	82 2f       	mov	r24, r18
    2604:	0e 94 ca 12 	call	0x2594	; 0x2594 <uart_putc>
 Purpose:  transmit string to UART
 Input:    string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts(const char *s) {
	while (*s)
    2608:	e9 81       	ldd	r30, Y+1	; 0x01
    260a:	fa 81       	ldd	r31, Y+2	; 0x02
    260c:	80 81       	ld	r24, Z
    260e:	88 23       	and	r24, r24
    2610:	81 f7       	brne	.-32     	; 0x25f2 <uart_puts+0x10>
		uart_putc(*s++);

}/* uart_puts */
    2612:	0f 90       	pop	r0
    2614:	0f 90       	pop	r0
    2616:	cf 91       	pop	r28
    2618:	df 91       	pop	r29
    261a:	08 95       	ret

0000261c <uart_puts_p>:
 Function: uart_puts_p()
 Purpose:  transmit string from program memory to UART
 Input:    program memory string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts_p(const char *progmem_s) {
    261c:	df 93       	push	r29
    261e:	cf 93       	push	r28
    2620:	00 d0       	rcall	.+0      	; 0x2622 <uart_puts_p+0x6>
    2622:	00 d0       	rcall	.+0      	; 0x2624 <uart_puts_p+0x8>
    2624:	00 d0       	rcall	.+0      	; 0x2626 <uart_puts_p+0xa>
    2626:	cd b7       	in	r28, 0x3d	; 61
    2628:	de b7       	in	r29, 0x3e	; 62
    262a:	9d 83       	std	Y+5, r25	; 0x05
    262c:	8c 83       	std	Y+4, r24	; 0x04
    262e:	03 c0       	rjmp	.+6      	; 0x2636 <uart_puts_p+0x1a>
	register char c;

	while ((c = pgm_read_byte(progmem_s++)))
		uart_putc(c);
    2630:	8e 81       	ldd	r24, Y+6	; 0x06
    2632:	0e 94 ca 12 	call	0x2594	; 0x2594 <uart_putc>
 Returns:  none
 **************************************************************************/
void uart_puts_p(const char *progmem_s) {
	register char c;

	while ((c = pgm_read_byte(progmem_s++)))
    2636:	8c 81       	ldd	r24, Y+4	; 0x04
    2638:	9d 81       	ldd	r25, Y+5	; 0x05
    263a:	9b 83       	std	Y+3, r25	; 0x03
    263c:	8a 83       	std	Y+2, r24	; 0x02
    263e:	8c 81       	ldd	r24, Y+4	; 0x04
    2640:	9d 81       	ldd	r25, Y+5	; 0x05
    2642:	01 96       	adiw	r24, 0x01	; 1
    2644:	9d 83       	std	Y+5, r25	; 0x05
    2646:	8c 83       	std	Y+4, r24	; 0x04
    2648:	ea 81       	ldd	r30, Y+2	; 0x02
    264a:	fb 81       	ldd	r31, Y+3	; 0x03
    264c:	84 91       	lpm	r24, Z+
    264e:	89 83       	std	Y+1, r24	; 0x01
    2650:	89 81       	ldd	r24, Y+1	; 0x01
    2652:	8e 83       	std	Y+6, r24	; 0x06
    2654:	8e 81       	ldd	r24, Y+6	; 0x06
    2656:	88 23       	and	r24, r24
    2658:	59 f7       	brne	.-42     	; 0x2630 <uart_puts_p+0x14>
		uart_putc(c);

}/* uart_puts_p */
    265a:	26 96       	adiw	r28, 0x06	; 6
    265c:	0f b6       	in	r0, 0x3f	; 63
    265e:	f8 94       	cli
    2660:	de bf       	out	0x3e, r29	; 62
    2662:	0f be       	out	0x3f, r0	; 63
    2664:	cd bf       	out	0x3d, r28	; 61
    2666:	cf 91       	pop	r28
    2668:	df 91       	pop	r29
    266a:	08 95       	ret

0000266c <__prologue_saves__>:
    266c:	2f 92       	push	r2
    266e:	3f 92       	push	r3
    2670:	4f 92       	push	r4
    2672:	5f 92       	push	r5
    2674:	6f 92       	push	r6
    2676:	7f 92       	push	r7
    2678:	8f 92       	push	r8
    267a:	9f 92       	push	r9
    267c:	af 92       	push	r10
    267e:	bf 92       	push	r11
    2680:	cf 92       	push	r12
    2682:	df 92       	push	r13
    2684:	ef 92       	push	r14
    2686:	ff 92       	push	r15
    2688:	0f 93       	push	r16
    268a:	1f 93       	push	r17
    268c:	cf 93       	push	r28
    268e:	df 93       	push	r29
    2690:	cd b7       	in	r28, 0x3d	; 61
    2692:	de b7       	in	r29, 0x3e	; 62
    2694:	ca 1b       	sub	r28, r26
    2696:	db 0b       	sbc	r29, r27
    2698:	0f b6       	in	r0, 0x3f	; 63
    269a:	f8 94       	cli
    269c:	de bf       	out	0x3e, r29	; 62
    269e:	0f be       	out	0x3f, r0	; 63
    26a0:	cd bf       	out	0x3d, r28	; 61
    26a2:	09 94       	ijmp

000026a4 <__epilogue_restores__>:
    26a4:	2a 88       	ldd	r2, Y+18	; 0x12
    26a6:	39 88       	ldd	r3, Y+17	; 0x11
    26a8:	48 88       	ldd	r4, Y+16	; 0x10
    26aa:	5f 84       	ldd	r5, Y+15	; 0x0f
    26ac:	6e 84       	ldd	r6, Y+14	; 0x0e
    26ae:	7d 84       	ldd	r7, Y+13	; 0x0d
    26b0:	8c 84       	ldd	r8, Y+12	; 0x0c
    26b2:	9b 84       	ldd	r9, Y+11	; 0x0b
    26b4:	aa 84       	ldd	r10, Y+10	; 0x0a
    26b6:	b9 84       	ldd	r11, Y+9	; 0x09
    26b8:	c8 84       	ldd	r12, Y+8	; 0x08
    26ba:	df 80       	ldd	r13, Y+7	; 0x07
    26bc:	ee 80       	ldd	r14, Y+6	; 0x06
    26be:	fd 80       	ldd	r15, Y+5	; 0x05
    26c0:	0c 81       	ldd	r16, Y+4	; 0x04
    26c2:	1b 81       	ldd	r17, Y+3	; 0x03
    26c4:	aa 81       	ldd	r26, Y+2	; 0x02
    26c6:	b9 81       	ldd	r27, Y+1	; 0x01
    26c8:	ce 0f       	add	r28, r30
    26ca:	d1 1d       	adc	r29, r1
    26cc:	0f b6       	in	r0, 0x3f	; 63
    26ce:	f8 94       	cli
    26d0:	de bf       	out	0x3e, r29	; 62
    26d2:	0f be       	out	0x3f, r0	; 63
    26d4:	cd bf       	out	0x3d, r28	; 61
    26d6:	ed 01       	movw	r28, r26
    26d8:	08 95       	ret

000026da <_exit>:
    26da:	f8 94       	cli

000026dc <__stop_program>:
    26dc:	ff cf       	rjmp	.-2      	; 0x26dc <__stop_program>
