+incdir+/home/neo/NAND-2-FPGA/project_1/and2
+incdir+/home/neo/NAND-2-FPGA/project_1/demux_2:1
+incdir+/home/neo/NAND-2-FPGA/project_1/mux_2:1
+incdir+/home/neo/NAND-2-FPGA/project_1/nand
+incdir+/home/neo/NAND-2-FPGA/project_1
+incdir+/home/neo/NAND-2-FPGA/project_1/not2
+incdir+/home/neo/NAND-2-FPGA/project_1/or2
+incdir+/home/neo/NAND-2-FPGA/project_1/xor
+incdir+/home/neo/NAND-2-FPGA/trying_verilog
+incdir+/home/neo/NAND-2-FPGA/project_1/and2
+incdir+/home/neo/NAND-2-FPGA/project_1/demux_2:1
+incdir+/home/neo/NAND-2-FPGA/project_1/mux_2:1
+incdir+/home/neo/NAND-2-FPGA/project_1/nand
+incdir+/home/neo/NAND-2-FPGA/project_1
+incdir+/home/neo/NAND-2-FPGA/project_1/not2
+incdir+/home/neo/NAND-2-FPGA/project_1/or2
+incdir+/home/neo/NAND-2-FPGA/project_1/xor
+incdir+/home/neo/NAND-2-FPGA/trying_verilog