// Seed: 1881397315
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4
);
  type_12(
      1 + "", 1, 1
  );
  logic id_5;
  assign id_5 = 1;
  assign id_4 = 1;
  logic id_6;
  assign id_4 = id_6;
  logic id_7;
  type_16(
      id_5, 1, id_5
  );
  assign id_4 = id_3;
  assign {id_0, 1, 1, id_0, 1} = 1;
  logic id_8;
  logic id_9;
  logic id_10;
endmodule
