{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606404579866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606404579867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:29:39 2020 " "Processing started: Thu Nov 26 21:29:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606404579867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404579867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404579867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606404580545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606404580545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606404593539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606404593541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606404593543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606404593545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RedDst decoder.v(9) " "Verilog HDL Implicit Net warning at decoder.v(9): created implicit net for \"RedDst\"" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606404593546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606404593591 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RegDst decoder.v(3) " "Output port \"RegDst\" at decoder.v(3) has no driver" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606404593592 "|decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"main_decoder:md\"" {  } { { "decoder.v" "md" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606404593593 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(8) " "Verilog HDL Case Statement warning at main_decoder.v(8): incomplete case statement has no default case item" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606404593594 "|decoder|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606404593594 "|decoder|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606404593594 "|decoder|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606404593594 "|decoder|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606404593594 "|decoder|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg main_decoder.v(8) " "Inferred latch for \"MemtoReg\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst main_decoder.v(8) " "Inferred latch for \"RegDst\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] main_decoder.v(8) " "Inferred latch for \"ALUOp\[0\]\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] main_decoder.v(8) " "Inferred latch for \"ALUOp\[1\]\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite main_decoder.v(8) " "Inferred latch for \"MemWrite\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch main_decoder.v(8) " "Inferred latch for \"Branch\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc main_decoder.v(8) " "Inferred latch for \"ALUSrc\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite main_decoder.v(8) " "Inferred latch for \"RegWrite\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593595 "|decoder|main_decoder:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"alu_decoder:ad\"" {  } { { "decoder.v" "ad" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606404593596 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_decoder.v(13) " "Verilog HDL Case Statement warning at alu_decoder.v(13): case item expression never matches the case expression" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1606404593597 "|decoder|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_decoder.v(16) " "Verilog HDL Case Statement warning at alu_decoder.v(16): case item expression never matches the case expression" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1606404593597 "|decoder|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_decoder.v(19) " "Verilog HDL Case Statement warning at alu_decoder.v(19): case item expression never matches the case expression" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1606404593597 "|decoder|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_decoder.v(22) " "Verilog HDL Case Statement warning at alu_decoder.v(22): case item expression never matches the case expression" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1606404593597 "|decoder|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_decoder.v(25) " "Verilog HDL Case Statement warning at alu_decoder.v(25): case item expression never matches the case expression" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1606404593597 "|decoder|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_decoder.v(12) " "Verilog HDL Case Statement warning at alu_decoder.v(12): incomplete case statement has no default case item" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606404593597 "|decoder|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_decoder.v(8) " "Verilog HDL Case Statement warning at alu_decoder.v(8): incomplete case statement has no default case item" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606404593598 "|decoder|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl alu_decoder.v(8) " "Verilog HDL Always Construct warning at alu_decoder.v(8): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606404593598 "|decoder|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] alu_decoder.v(8) " "Inferred latch for \"ALUControl\[0\]\" at alu_decoder.v(8)" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593598 "|decoder|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] alu_decoder.v(8) " "Inferred latch for \"ALUControl\[1\]\" at alu_decoder.v(8)" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593598 "|decoder|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] alu_decoder.v(8) " "Inferred latch for \"ALUControl\[2\]\" at alu_decoder.v(8)" {  } { { "alu_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404593598 "|decoder|alu_decoder:ad"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606404594009 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main_decoder:md\|ALUOp\[0\] main_decoder:md\|Branch " "Duplicate LATCH primitive \"main_decoder:md\|ALUOp\[0\]\" merged with LATCH primitive \"main_decoder:md\|Branch\"" {  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606404594014 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606404594014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|MemtoReg " "Latch main_decoder:md\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606404594015 ""}  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606404594015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|MemWrite " "Latch main_decoder:md\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606404594015 ""}  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606404594015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|Branch " "Latch main_decoder:md\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606404594015 ""}  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606404594015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|ALUSrc " "Latch main_decoder:md\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606404594015 ""}  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606404594015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|RegWrite " "Latch main_decoder:md\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606404594016 ""}  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606404594016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|ALUOp\[1\] " "Latch main_decoder:md\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606404594016 ""}  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606404594016 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RegDst GND " "Pin \"RegDst\" is stuck at GND" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606404594032 "|decoder|RegDst"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUControl\[0\] GND " "Pin \"ALUControl\[0\]\" is stuck at GND" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606404594032 "|decoder|ALUControl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUControl\[1\] VCC " "Pin \"ALUControl\[1\]\" is stuck at VCC" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606404594032 "|decoder|ALUControl[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606404594032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606404594126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606404594601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606404594601 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[0\] " "No output dependent on input pin \"funct\[0\]\"" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606404594633 "|decoder|funct[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[1\] " "No output dependent on input pin \"funct\[1\]\"" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606404594633 "|decoder|funct[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[2\] " "No output dependent on input pin \"funct\[2\]\"" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606404594633 "|decoder|funct[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[3\] " "No output dependent on input pin \"funct\[3\]\"" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606404594633 "|decoder|funct[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[4\] " "No output dependent on input pin \"funct\[4\]\"" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606404594633 "|decoder|funct[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[5\] " "No output dependent on input pin \"funct\[5\]\"" {  } { { "decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606404594633 "|decoder|funct[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606404594633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606404594634 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606404594634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606404594634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606404594634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606404594650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:29:54 2020 " "Processing ended: Thu Nov 26 21:29:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606404594650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606404594650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606404594650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606404594650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606404596204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606404596204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:29:55 2020 " "Processing started: Thu Nov 26 21:29:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606404596204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606404596204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex1 -c ex1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606404596204 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606404596380 ""}
{ "Info" "0" "" "Project  = ex1" {  } {  } 0 0 "Project  = ex1" 0 0 "Fitter" 0 0 1606404596381 ""}
{ "Info" "0" "" "Revision = ex1" {  } {  } 0 0 "Revision = ex1" 0 0 "Fitter" 0 0 1606404596381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606404596493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606404596494 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ex1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606404596503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606404596564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606404596564 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606404596839 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606404596850 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606404597066 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606404597066 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606404597069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606404597069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606404597069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606404597069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606404597069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606404597069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606404597069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606404597069 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606404597069 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606404597070 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606404597070 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606404597070 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606404597070 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606404597071 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1606404597450 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606404597937 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex1.sdc " "Synopsys Design Constraints File file not found: 'ex1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606404597938 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606404597938 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md\|WideOr2~0  from: dataa  to: combout " "Cell: md\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606404597940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md\|WideOr4~0  from: dataa  to: combout " "Cell: md\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606404597940 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606404597940 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606404597940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606404597941 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606404597941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_decoder:md\|WideOr1~1  " "Automatically promoted node main_decoder:md\|WideOr1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606404597946 ""}  } { { "main_decoder.v" "" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606404597946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606404598421 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606404598421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606404598422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606404598422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606404598423 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606404598423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606404598423 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606404598423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606404598423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606404598423 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606404598423 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 12 9 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 12 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1606404598426 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1606404598426 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606404598426 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606404598428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606404598428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606404598428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606404598428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606404598428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606404598428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606404598428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606404598428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606404598428 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1606404598428 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606404598428 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606404598466 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1606404598470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606404601022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606404601093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606404601123 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606404604028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606404604028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606404604624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y33 X10_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43" {  } { { "loc" "" { Generic "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43"} { { 12 { 0 ""} 0 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606404606474 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606404606474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606404606894 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606404606894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606404606897 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606404607154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606404607162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606404607504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606404607505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606404608012 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606404609193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/output_files/ex1.fit.smsg " "Generated suppressed messages file D:/1_ASUS/Documents/GitHub/CompArch/Lab13/output_files/ex1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606404609555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5401 " "Peak virtual memory: 5401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606404610054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:30:10 2020 " "Processing ended: Thu Nov 26 21:30:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606404610054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606404610054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606404610054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606404610054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606404611295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606404611296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:30:11 2020 " "Processing started: Thu Nov 26 21:30:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606404611296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606404611296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex1 -c ex1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606404611296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606404611807 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606404613981 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606404614168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606404615436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:30:15 2020 " "Processing ended: Thu Nov 26 21:30:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606404615436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606404615436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606404615436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606404615436 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606404616067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606404616940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606404616941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:30:16 2020 " "Processing started: Thu Nov 26 21:30:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606404616941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606404616941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex1 -c ex1 " "Command: quartus_sta ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606404616941 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606404617126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606404617396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606404617396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404617455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404617455 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606404617760 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex1.sdc " "Synopsys Design Constraints File file not found: 'ex1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606404617775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404617775 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name opcode\[0\] opcode\[0\] " "create_clock -period 1.000 -name opcode\[0\] opcode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606404617776 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main_decoder:md\|ALUOp\[1\] main_decoder:md\|ALUOp\[1\] " "create_clock -period 1.000 -name main_decoder:md\|ALUOp\[1\] main_decoder:md\|ALUOp\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606404617776 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606404617776 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md\|WideOr2~0  from: datad  to: combout " "Cell: md\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606404617776 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md\|WideOr4~0  from: datad  to: combout " "Cell: md\|WideOr4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606404617776 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606404617776 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606404617777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606404617777 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606404617778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606404617788 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1606404617792 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606404617794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.855 " "Worst-case setup slack is -5.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.855              -5.855 main_decoder:md\|ALUOp\[1\]  " "   -5.855              -5.855 main_decoder:md\|ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.280             -10.799 opcode\[0\]  " "   -3.280             -10.799 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404617797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.496 " "Worst-case hold slack is -0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496              -0.980 opcode\[0\]  " "   -0.496              -0.980 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.501               0.000 main_decoder:md\|ALUOp\[1\]  " "    5.501               0.000 main_decoder:md\|ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404617854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606404617857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606404617860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opcode\[0\]  " "   -3.000              -3.000 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 main_decoder:md\|ALUOp\[1\]  " "    0.455               0.000 main_decoder:md\|ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404617862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404617862 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606404617877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606404617904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606404618454 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md\|WideOr2~0  from: datad  to: combout " "Cell: md\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606404618515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md\|WideOr4~0  from: datad  to: combout " "Cell: md\|WideOr4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606404618515 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606404618515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606404618516 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606404618520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.312 " "Worst-case setup slack is -5.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.312              -5.312 main_decoder:md\|ALUOp\[1\]  " "   -5.312              -5.312 main_decoder:md\|ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.176             -10.161 opcode\[0\]  " "   -3.176             -10.161 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404618523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.475 " "Worst-case hold slack is -0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475              -0.955 opcode\[0\]  " "   -0.475              -0.955 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.078               0.000 main_decoder:md\|ALUOp\[1\]  " "    5.078               0.000 main_decoder:md\|ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404618527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606404618531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606404618534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opcode\[0\]  " "   -3.000              -3.000 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 main_decoder:md\|ALUOp\[1\]  " "    0.460               0.000 main_decoder:md\|ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404618536 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606404618549 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md\|WideOr2~0  from: datad  to: combout " "Cell: md\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606404618760 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md\|WideOr4~0  from: datad  to: combout " "Cell: md\|WideOr4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606404618760 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606404618760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606404618760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606404618761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.638 " "Worst-case setup slack is -2.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.638              -2.638 main_decoder:md\|ALUOp\[1\]  " "   -2.638              -2.638 main_decoder:md\|ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427              -3.779 opcode\[0\]  " "   -1.427              -3.779 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404618763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.162 " "Worst-case hold slack is -0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -0.318 opcode\[0\]  " "   -0.162              -0.318 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.418               0.000 main_decoder:md\|ALUOp\[1\]  " "    2.418               0.000 main_decoder:md\|ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404618766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606404618769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606404618772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opcode\[0\]  " "   -3.000              -3.000 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 main_decoder:md\|ALUOp\[1\]  " "    0.476               0.000 main_decoder:md\|ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606404618774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606404618774 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606404619771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606404619771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606404619813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:30:19 2020 " "Processing ended: Thu Nov 26 21:30:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606404619813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606404619813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606404619813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606404619813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1606404620963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606404620964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:30:20 2020 " "Processing started: Thu Nov 26 21:30:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606404620964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606404620964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex1 -c ex1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606404620964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1606404621662 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex1.vo D:/1_ASUS/Documents/GitHub/CompArch/Lab13/simulation/modelsim/ simulation " "Generated file ex1.vo in folder \"D:/1_ASUS/Documents/GitHub/CompArch/Lab13/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606404621733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606404621803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:30:21 2020 " "Processing ended: Thu Nov 26 21:30:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606404621803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606404621803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606404621803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606404621803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1606404623196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606404623196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:30:22 2020 " "Processing started: Thu Nov 26 21:30:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606404623196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1606404623196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui ex1 ex1 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui ex1 ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1606404623196 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui ex1 ex1 " "Quartus(args): --block_on_gui ex1 ex1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1606404623196 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1606404623366 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1606404623488 ""}
{ "Warning" "0" "" "Warning: File ex1_run_msim_gate_verilog.do already exists - backing up current file as ex1_run_msim_gate_verilog.do.bak2" {  } {  } 0 0 "Warning: File ex1_run_msim_gate_verilog.do already exists - backing up current file as ex1_run_msim_gate_verilog.do.bak2" 0 0 "Shell" 0 0 1606404623588 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/1_ASUS/Documents/GitHub/CompArch/Lab13/simulation/modelsim/ex1_run_msim_gate_verilog.do" {  } { { "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/simulation/modelsim/ex1_run_msim_gate_verilog.do" "0" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/simulation/modelsim/ex1_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/1_ASUS/Documents/GitHub/CompArch/Lab13/simulation/modelsim/ex1_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1606404623599 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1606404865599 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1606404865599 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do ex1_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do ex1_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1606404865599 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1606404865599 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1606404865599 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1606404865599 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1606404865600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1606404865600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1606404865600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1606404865600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1606404865600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1606404865600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1606404865600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{ex1.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{ex1.vo\}" 0 0 "Shell" 0 0 1606404865600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1606404865600 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" ex1.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" ex1.vo " 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module decoder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module decoder" 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     decoder" {  } {  } 0 0 "ModelSim-Altera Info: #     decoder" 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1606404865601 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 \{D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 \{D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v\}" 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13\" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13\" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v " 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module alu_decoder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module alu_decoder" 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     alu_decoder" {  } {  } 0 0 "ModelSim-Altera Info: #     alu_decoder" 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1606404865602 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 \{D:/1_ASUS/Documents/GitHub/CompArch/Lab13/testbench.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 \{D:/1_ASUS/Documents/GitHub/CompArch/Lab13/testbench.v\}" 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13\" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/testbench.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13\" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/testbench.v " 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module testbench" 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     testbench" {  } {  } 0 0 "ModelSim-Altera Info: #     testbench" 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 \{D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 \{D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v\}" 0 0 "Shell" 0 0 1606404865603 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13\" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13\" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v " 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module main_decoder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module main_decoder" 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     main_decoder" {  } {  } 0 0 "ModelSim-Altera Info: #     main_decoder" 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 \{D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 \{D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v\}" 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1606404865604 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13\" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13\" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v " 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module decoder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module decoder" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     decoder" {  } {  } 0 0 "ModelSim-Altera Info: #     decoder" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:30:33 on Nov 26,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  testbench" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  testbench" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" testbench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" testbench " 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:30:33 on Nov 26,2020" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.decoder" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.decoder" 0 0 "Shell" 0 0 1606404865605 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.main_decoder" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.main_decoder" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.alu_decoder" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.alu_decoder" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (6) does not match connection size (2) for port 'ALUOp'. The port definition is at: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v(2)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (6) does not match connection size (2) for port 'ALUOp'. The port definition is at: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v(2)." 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/cu/ad File: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v Line: 10" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/cu/ad File: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v Line: 10" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (2) does not match connection size (6) for port 'funct'. The port definition is at: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v(3)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (2) does not match connection size (6) for port 'funct'. The port definition is at: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v(3)." 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/cu/ad File: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v Line: 10" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/cu/ad File: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v Line: 10" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do D:/1_ASUS/Documents/GitHub/CompArch/Lab13/Tcl_script1.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # do D:/1_ASUS/Documents/GitHub/CompArch/Lab13/Tcl_script1.tcl" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave sim:/testbench/*" {  } {  } 0 0 "ModelSim-Altera Info: # add wave sim:/testbench/*" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x20 ALUControl = xxx" {  } {  } 0 0 "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x20 ALUControl = xxx" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x22 ALUControl = xxx" {  } {  } 0 0 "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x22 ALUControl = xxx" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x24 ALUControl = xxx" {  } {  } 0 0 "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x24 ALUControl = xxx" 0 0 "Shell" 0 0 1606404865606 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x25 ALUControl = xxx" {  } {  } 0 0 "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x25 ALUControl = xxx" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x2a ALUControl = xxx" {  } {  } 0 0 "ModelSim-Altera Info: # opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x2a ALUControl = xxx" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # opcode = 0x23 RegWrite = 1 RegDst = z ALUSrc = 1 Branch = 0 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = xxx" {  } {  } 0 0 "ModelSim-Altera Info: # opcode = 0x23 RegWrite = 1 RegDst = z ALUSrc = 1 Branch = 0 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = xxx" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # opcode = 0x2b RegWrite = 0 RegDst = z ALUSrc = 1 Branch = 0 MemWrite = 1 MemtoReg = 1 funct = 0x2a ALUControl = xxx" {  } {  } 0 0 "ModelSim-Altera Info: # opcode = 0x2b RegWrite = 0 RegDst = z ALUSrc = 1 Branch = 0 MemWrite = 1 MemtoReg = 1 funct = 0x2a ALUControl = xxx" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # opcode = 0x04 RegWrite = 0 RegDst = z ALUSrc = 0 Branch = 1 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = xxx" {  } {  } 0 0 "ModelSim-Altera Info: # opcode = 0x04 RegWrite = 0 RegDst = z ALUSrc = 0 Branch = 1 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = xxx" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # wave zoom full" {  } {  } 0 0 "ModelSim-Altera Info: # wave zoom full" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 0 ps" {  } {  } 0 0 "ModelSim-Altera Info: # 0 ps" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 37 ps" {  } {  } 0 0 "ModelSim-Altera Info: # 37 ps" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:34:24 on Nov 26,2020, Elapsed time: 0:03:51" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:34:24 on Nov 26,2020, Elapsed time: 0:03:51" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 2" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 2" 0 0 "Shell" 0 0 1606404865607 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1606404865709 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/1_ASUS/Documents/GitHub/CompArch/Lab13/ex1_nativelink_simulation.rpt" {  } { { "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/ex1_nativelink_simulation.rpt" "0" { Text "D:/1_ASUS/Documents/GitHub/CompArch/Lab13/ex1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/1_ASUS/Documents/GitHub/CompArch/Lab13/ex1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1606404865709 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1606404865710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606404865711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:34:25 2020 " "Processing ended: Thu Nov 26 21:34:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606404865711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:03 " "Elapsed time: 00:04:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606404865711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606404865711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1606404865711 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus Prime Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1606404866307 ""}
