module vga_control_module
(
		clk,rstn,
		ready_sig,column_addr_sig,row_addr_sig,
		red_sig,green_sig,blue_sig

);
	input clk;
	input rstn;
	input ready_sig;
	input [10:0]column_addr_sig;
	input [10:0]row_addr_sig;
	output red_sig;
	output green_sig;
	output blue_sig;
	
	reg isRectangle;
	
	always @(posedge clk or negedge rstn)
	if(!rstn)
		isRectangle <= 1'b0;
	else if(column_addr_sig>11'd0 && row_addr_sig<11'd100)
		isRectangle <= 1'b1;
	else 
		isRectangle <= 1'b0;
		
	assign red_sig = ready_sig && isRectangle ? 1'b1:1'b0;
	assign green_sig_sig = ready_sig && isRectangle ? 1'b1:1'b0;
	assign blue_sig = ready_sig && isRectangle ? 1'b1:1'b0;
	
	endmodule
	