AR reg_reset_test behavioral "//w3.b45x.dtu.dk/users/studerende/dtu/s072923/private/dokument/Hentede filer/reg_reset_test.vhd" sub00/vhpl10 1267186421
AR agtb4bit agtb4bit_arch //w3.b45x.dtu.dk/users/studerende/dtu/s072923/Public/Lab1/Xilinx/list_ch02_01_eq1.vhd sub00/vhpl05 1266576087
EN testout NULL //w3.b45x.dtu.dk/users/studerende/dtu/s072923/Public/Lab1/Xilinx/list_ch02_02_eq2.vhd sub00/vhpl06 1266576088
AR reg_reset arch //w3.b45x.dtu.dk/users/studerende/dtu/s072923/Public/Lab1/Xilinx/reg_reset.vhd sub00/vhpl09 1267186419
EN eq1 NULL //w3.b45x.dtu.dk/users/studerende/dtu/s072923/Public/Lab1/Xilinx/list_ch02_01_eq1.vhd sub00/vhpl00 1266575880
EN eq2 NULL //w3.b45x.dtu.dk/users/studerende/dtu/s072923/Public/Lab1/Xilinx/list_ch02_02_eq2.vhd sub00/vhpl02 1266575759
AR eq1 sop_arch //w3.b45x.dtu.dk/users/studerende/dtu/s072923/Public/Lab1/Xilinx/list_ch02_01_eq1.vhd sub00/vhpl01 1266575881
EN reg_reset NULL //w3.b45x.dtu.dk/users/studerende/dtu/s072923/Public/Lab1/Xilinx/reg_reset.vhd sub00/vhpl08 1267186418
AR eq2 struc_arch //w3.b45x.dtu.dk/users/studerende/dtu/s072923/Public/Lab1/Xilinx/list_ch02_02_eq2.vhd sub00/vhpl03 1266576089
EN reg_reset_test NULL "//w3.b45x.dtu.dk/users/studerende/dtu/s072923/private/dokument/Hentede filer/reg_reset_test.vhd" sub00/vhpl07 1267186420
EN agtb4bit NULL //w3.b45x.dtu.dk/users/studerende/dtu/s072923/Public/Lab1/Xilinx/list_ch02_01_eq1.vhd sub00/vhpl04 1266576086
