# Coarse Grain Reconfigurable Architecture

## Reiner Hartenstein -- Coarse Grain Reconfigurable Architectures
http://helios.informatik.uni-kl.de/papers/paper110.pdf

http://aces.snu.ac.kr/~bernhard/teaching/4541.775/lecture/4541.775.9.CGRA.Introduction.pdf

## HT Kung -- Why systolic architectures?
http://www.eecs.harvard.edu/~htk/publication/1982-kung-why-systolic-architecture.pdf

## Mihaela Maliţa, Gheorghe Ştefan, Dominique Thiébaut -- Not multi-, but many-core: designing integral parallel architectures for embedded computation
http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.133.9871&rep=rep1&type=pdf

## GM Stefan, M Malita -- Can One-Chip Parallel Computing Be Liberated From Ad Hoc Solutions? A Computation Model Based Approach and Its Implementation
http://inase.org/library/2014/santorini/bypaper/COMPUTERS/COMPUTERS2-42.pdf


## Karthikeyan Sankaralingam Ramadass Nagarajan Haiming Liu Changkyu Kim Jaehyuk Huh Doug Burger Stephen W. Keckler Charles R. Moore -- Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture
http://www.cs.utexas.edu/ftp/dburger/papers/ieee_micro04_itdlp.pdf

## PACT XPP
https://courses.cs.washington.edu/courses/cse591n/06au/papers/XPP-III_overview_WP.pdf

## TTA

http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.77.8746&rep=rep1&type=pdf

http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.474.5187&rep=rep1&type=pdf

## VLIW
http://web.eecs.umich.edu/~mahlke/courses/583f11/reading/HPL-1999-111.pdf
