

================================================================
== Synthesis Summary Report of 'hls_macc'
================================================================
+ General Information: 
    * Date:           Sat Oct 16 17:19:21 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        vhls_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |   Modules  | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |   & Loops  | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +------------+------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ hls_macc  |     -|  -0.37|        9|  36.000|         -|       10|     -|        no|     -|   -|  575 (~0%)|  383 (~0%)|    -|
    +------------+------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+

