#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct 20 16:02:18 2021
# Process ID: 100464
# Current directory: /home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: /home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 100844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2376.914 ; gain = 0.000 ; free physical = 6107 ; free virtual = 23777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_1' declared at '/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-3491] module 'design_1_c_counter_binary_0_0' declared at '/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/.Xil/Vivado-100464-idlab2/realtime/design_1_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'design_1_c_counter_binary_0_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/.Xil/Vivado-100464-idlab2/realtime/design_1_c_counter_binary_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0' declared at '/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/.Xil/Vivado-100464-idlab2/realtime/design_1_clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'design_1_clk_wiz_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/.Xil/Vivado-100464-idlab2/realtime/design_1_clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_ila_0_0' declared at '/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/.Xil/Vivado-100464-idlab2/realtime/design_1_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'design_1_ila_0_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/.Xil/Vivado-100464-idlab2/realtime/design_1_ila_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_vio_0_0' declared at '/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/.Xil/Vivado-100464-idlab2/realtime/design_1_vio_0_0_stub.vhdl:5' bound to instance 'vio_0' of component 'design_1_vio_0_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:96]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/.Xil/Vivado-100464-idlab2/realtime/design_1_vio_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_0' declared at '/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:102]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 26 - type: integer 
	Parameter DIN_TO bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (1#1) [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (2#1) [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlslice_0'. This will prevent further optimization [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2376.914 ; gain = 0.000 ; free physical = 5739 ; free virtual = 23410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.691 ; gain = 11.777 ; free physical = 6440 ; free virtual = 24111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.691 ; gain = 11.777 ; free physical = 6440 ; free virtual = 24110
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.691 ; gain = 0.000 ; free physical = 6426 ; free virtual = 24096
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_0'
Finished Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_0'
Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.srcs/constrs_1/new/test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home2/shivang/github/vivado_ex/build/project_1/project_1.srcs/constrs_1/new/test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.535 ; gain = 0.000 ; free physical = 6382 ; free virtual = 24053
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2472.535 ; gain = 0.000 ; free physical = 6382 ; free virtual = 24053
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2472.535 ; gain = 95.621 ; free physical = 6459 ; free virtual = 24130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2472.535 ; gain = 95.621 ; free physical = 6459 ; free virtual = 24130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home2/shivang/github/vivado_ex/build/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlslice_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2472.535 ; gain = 95.621 ; free physical = 6462 ; free virtual = 24134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2472.535 ; gain = 95.621 ; free physical = 6459 ; free virtual = 24131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2472.535 ; gain = 95.621 ; free physical = 6455 ; free virtual = 24130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2472.535 ; gain = 95.621 ; free physical = 6335 ; free virtual = 24010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2472.535 ; gain = 95.621 ; free physical = 6334 ; free virtual = 24009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2476.551 ; gain = 99.637 ; free physical = 6333 ; free virtual = 24008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2482.488 ; gain = 105.574 ; free physical = 6331 ; free virtual = 24007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2482.488 ; gain = 105.574 ; free physical = 6331 ; free virtual = 24007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2482.488 ; gain = 105.574 ; free physical = 6332 ; free virtual = 24007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2482.488 ; gain = 105.574 ; free physical = 6331 ; free virtual = 24006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2482.488 ; gain = 105.574 ; free physical = 6331 ; free virtual = 24006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2482.488 ; gain = 105.574 ; free physical = 6331 ; free virtual = 24006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_c_counter_binary_0_0 |         1|
|2     |design_1_clk_wiz_0            |         1|
|3     |design_1_ila_0_0              |         1|
|4     |design_1_vio_0_0              |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_c_counter_binary_0_0_bbox |     1|
|2     |design_1_clk_wiz_0_bbox            |     1|
|3     |design_1_ila_0_0_bbox              |     1|
|4     |design_1_vio_0_0_bbox              |     1|
|5     |IBUF                               |     1|
|6     |OBUF                               |     4|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2482.488 ; gain = 105.574 ; free physical = 6330 ; free virtual = 24006
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2482.488 ; gain = 21.730 ; free physical = 6386 ; free virtual = 24062
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2482.496 ; gain = 105.574 ; free physical = 6386 ; free virtual = 24062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2482.496 ; gain = 0.000 ; free physical = 6380 ; free virtual = 24055
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.426 ; gain = 0.000 ; free physical = 6417 ; free virtual = 24092
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 2488.426 ; gain = 111.609 ; free physical = 6555 ; free virtual = 24230
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home2/shivang/github/vivado_ex/build/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 20 16:03:47 2021...
