$VERSION 1

$INFO_BLOCK halfadd

$NMOS n12 
$PMOS p12 
$NPN  
$PNP  

$POWER 
$GROUND 

$INOUT_PORT
$CELL n12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL p12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL halfadd
$TYPE CELL
$INPUT Y X 
$OUTPUT S Y C X gnd! vdd! 
$PINCLASS S 6 Y 4 C 3 X 5 gnd! 1 vdd! 2 

$TRIMMED_NET
