/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* RX */
#define RX__0__DM__MASK 0x07u
#define RX__0__DM__SHIFT 0u
#define RX__0__DR CYREG_PRT4_DR
#define RX__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define RX__0__HSIOM_GPIO 0u
#define RX__0__HSIOM_I2C 14u
#define RX__0__HSIOM_I2C_SCL 14u
#define RX__0__HSIOM_MASK 0x0000000Fu
#define RX__0__HSIOM_SHIFT 0u
#define RX__0__HSIOM_SPI 15u
#define RX__0__HSIOM_SPI_MOSI 15u
#define RX__0__HSIOM_UART 9u
#define RX__0__HSIOM_UART_RX 9u
#define RX__0__INTCFG CYREG_PRT4_INTCFG
#define RX__0__INTSTAT CYREG_PRT4_INTSTAT
#define RX__0__MASK 0x01u
#define RX__0__PC CYREG_PRT4_PC
#define RX__0__PC2 CYREG_PRT4_PC2
#define RX__0__PORT 4u
#define RX__0__PS CYREG_PRT4_PS
#define RX__0__SHIFT 0u
#define RX__DR CYREG_PRT4_DR
#define RX__INTCFG CYREG_PRT4_INTCFG
#define RX__INTSTAT CYREG_PRT4_INTSTAT
#define RX__MASK 0x01u
#define RX__PC CYREG_PRT4_PC
#define RX__PC2 CYREG_PRT4_PC2
#define RX__PORT 4u
#define RX__PS CYREG_PRT4_PS
#define RX__SHIFT 0u

/* TX */
#define TX__0__DM__MASK 0x38u
#define TX__0__DM__SHIFT 3u
#define TX__0__DR CYREG_PRT4_DR
#define TX__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define TX__0__HSIOM_GPIO 0u
#define TX__0__HSIOM_I2C 14u
#define TX__0__HSIOM_I2C_SDA 14u
#define TX__0__HSIOM_MASK 0x000000F0u
#define TX__0__HSIOM_SHIFT 4u
#define TX__0__HSIOM_SPI 15u
#define TX__0__HSIOM_SPI_MISO 15u
#define TX__0__HSIOM_UART 9u
#define TX__0__HSIOM_UART_TX 9u
#define TX__0__INTCFG CYREG_PRT4_INTCFG
#define TX__0__INTSTAT CYREG_PRT4_INTSTAT
#define TX__0__MASK 0x02u
#define TX__0__PC CYREG_PRT4_PC
#define TX__0__PC2 CYREG_PRT4_PC2
#define TX__0__PORT 4u
#define TX__0__PS CYREG_PRT4_PS
#define TX__0__SHIFT 1u
#define TX__DR CYREG_PRT4_DR
#define TX__INTCFG CYREG_PRT4_INTCFG
#define TX__INTSTAT CYREG_PRT4_INTSTAT
#define TX__MASK 0x02u
#define TX__PC CYREG_PRT4_PC
#define TX__PC2 CYREG_PRT4_PC2
#define TX__PORT 4u
#define TX__PS CYREG_PRT4_PS
#define TX__SHIFT 1u

/* MS1 */
#define MS1__0__DM__MASK 0x07u
#define MS1__0__DM__SHIFT 0u
#define MS1__0__DR CYREG_PRT3_DR
#define MS1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define MS1__0__HSIOM_MASK 0x0000000Fu
#define MS1__0__HSIOM_SHIFT 0u
#define MS1__0__INTCFG CYREG_PRT3_INTCFG
#define MS1__0__INTSTAT CYREG_PRT3_INTSTAT
#define MS1__0__MASK 0x01u
#define MS1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define MS1__0__OUT_SEL_SHIFT 0u
#define MS1__0__OUT_SEL_VAL 1u
#define MS1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define MS1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define MS1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define MS1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define MS1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define MS1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define MS1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define MS1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define MS1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define MS1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define MS1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define MS1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define MS1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define MS1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define MS1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define MS1__0__PC CYREG_PRT3_PC
#define MS1__0__PC2 CYREG_PRT3_PC2
#define MS1__0__PORT 3u
#define MS1__0__PS CYREG_PRT3_PS
#define MS1__0__SHIFT 0u
#define MS1__DR CYREG_PRT3_DR
#define MS1__INTCFG CYREG_PRT3_INTCFG
#define MS1__INTSTAT CYREG_PRT3_INTSTAT
#define MS1__MASK 0x01u
#define MS1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define MS1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define MS1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define MS1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define MS1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define MS1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define MS1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define MS1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define MS1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define MS1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define MS1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define MS1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define MS1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define MS1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define MS1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define MS1__PC CYREG_PRT3_PC
#define MS1__PC2 CYREG_PRT3_PC2
#define MS1__PORT 3u
#define MS1__PS CYREG_PRT3_PS
#define MS1__SHIFT 0u

/* MS2 */
#define MS2__0__DM__MASK 0xE00000u
#define MS2__0__DM__SHIFT 21u
#define MS2__0__DR CYREG_PRT3_DR
#define MS2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define MS2__0__HSIOM_MASK 0xF0000000u
#define MS2__0__HSIOM_SHIFT 28u
#define MS2__0__INTCFG CYREG_PRT3_INTCFG
#define MS2__0__INTSTAT CYREG_PRT3_INTSTAT
#define MS2__0__MASK 0x80u
#define MS2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define MS2__0__OUT_SEL_SHIFT 14u
#define MS2__0__OUT_SEL_VAL 1u
#define MS2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define MS2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define MS2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define MS2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define MS2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define MS2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define MS2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define MS2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define MS2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define MS2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define MS2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define MS2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define MS2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define MS2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define MS2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define MS2__0__PC CYREG_PRT3_PC
#define MS2__0__PC2 CYREG_PRT3_PC2
#define MS2__0__PORT 3u
#define MS2__0__PS CYREG_PRT3_PS
#define MS2__0__SHIFT 7u
#define MS2__DR CYREG_PRT3_DR
#define MS2__INTCFG CYREG_PRT3_INTCFG
#define MS2__INTSTAT CYREG_PRT3_INTSTAT
#define MS2__MASK 0x80u
#define MS2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define MS2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define MS2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define MS2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define MS2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define MS2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define MS2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define MS2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define MS2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define MS2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define MS2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define MS2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define MS2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define MS2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define MS2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define MS2__PC CYREG_PRT3_PC
#define MS2__PC2 CYREG_PRT3_PC2
#define MS2__PORT 3u
#define MS2__PS CYREG_PRT3_PS
#define MS2__SHIFT 7u

/* MS3 */
#define MS3__0__DM__MASK 0x1C0000u
#define MS3__0__DM__SHIFT 18u
#define MS3__0__DR CYREG_PRT1_DR
#define MS3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MS3__0__HSIOM_MASK 0x0F000000u
#define MS3__0__HSIOM_SHIFT 24u
#define MS3__0__INTCFG CYREG_PRT1_INTCFG
#define MS3__0__INTSTAT CYREG_PRT1_INTSTAT
#define MS3__0__MASK 0x40u
#define MS3__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define MS3__0__OUT_SEL_SHIFT 12u
#define MS3__0__OUT_SEL_VAL 0u
#define MS3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MS3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MS3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MS3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MS3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MS3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MS3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MS3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MS3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MS3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MS3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MS3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MS3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MS3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MS3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MS3__0__PC CYREG_PRT1_PC
#define MS3__0__PC2 CYREG_PRT1_PC2
#define MS3__0__PORT 1u
#define MS3__0__PS CYREG_PRT1_PS
#define MS3__0__SHIFT 6u
#define MS3__DR CYREG_PRT1_DR
#define MS3__INTCFG CYREG_PRT1_INTCFG
#define MS3__INTSTAT CYREG_PRT1_INTSTAT
#define MS3__MASK 0x40u
#define MS3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MS3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MS3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MS3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MS3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MS3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MS3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MS3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MS3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MS3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MS3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MS3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MS3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MS3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MS3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MS3__PC CYREG_PRT1_PC
#define MS3__PC2 CYREG_PRT1_PC2
#define MS3__PORT 1u
#define MS3__PS CYREG_PRT1_PS
#define MS3__SHIFT 6u

/* SPI */
#define SPI_miso_m__0__DM__MASK 0x38000u
#define SPI_miso_m__0__DM__SHIFT 15u
#define SPI_miso_m__0__DR CYREG_PRT0_DR
#define SPI_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_miso_m__0__HSIOM_GPIO 0u
#define SPI_miso_m__0__HSIOM_I2C 14u
#define SPI_miso_m__0__HSIOM_I2C_SDA 14u
#define SPI_miso_m__0__HSIOM_MASK 0x00F00000u
#define SPI_miso_m__0__HSIOM_SHIFT 20u
#define SPI_miso_m__0__HSIOM_SPI 15u
#define SPI_miso_m__0__HSIOM_SPI_MISO 15u
#define SPI_miso_m__0__HSIOM_UART 9u
#define SPI_miso_m__0__HSIOM_UART_TX 9u
#define SPI_miso_m__0__INTCFG CYREG_PRT0_INTCFG
#define SPI_miso_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPI_miso_m__0__MASK 0x20u
#define SPI_miso_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_miso_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_miso_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_miso_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_miso_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_miso_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_miso_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_miso_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_miso_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_miso_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_miso_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_miso_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_miso_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_miso_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_miso_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_miso_m__0__PC CYREG_PRT0_PC
#define SPI_miso_m__0__PC2 CYREG_PRT0_PC2
#define SPI_miso_m__0__PORT 0u
#define SPI_miso_m__0__PS CYREG_PRT0_PS
#define SPI_miso_m__0__SHIFT 5u
#define SPI_miso_m__DR CYREG_PRT0_DR
#define SPI_miso_m__INTCFG CYREG_PRT0_INTCFG
#define SPI_miso_m__INTSTAT CYREG_PRT0_INTSTAT
#define SPI_miso_m__MASK 0x20u
#define SPI_miso_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_miso_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_miso_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_miso_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_miso_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_miso_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_miso_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_miso_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_miso_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_miso_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_miso_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_miso_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_miso_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_miso_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_miso_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_miso_m__PC CYREG_PRT0_PC
#define SPI_miso_m__PC2 CYREG_PRT0_PC2
#define SPI_miso_m__PORT 0u
#define SPI_miso_m__PS CYREG_PRT0_PS
#define SPI_miso_m__SHIFT 5u
#define SPI_mosi_m__0__DM__MASK 0x7000u
#define SPI_mosi_m__0__DM__SHIFT 12u
#define SPI_mosi_m__0__DR CYREG_PRT0_DR
#define SPI_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_mosi_m__0__HSIOM_GPIO 0u
#define SPI_mosi_m__0__HSIOM_I2C 14u
#define SPI_mosi_m__0__HSIOM_I2C_SCL 14u
#define SPI_mosi_m__0__HSIOM_MASK 0x000F0000u
#define SPI_mosi_m__0__HSIOM_SHIFT 16u
#define SPI_mosi_m__0__HSIOM_SPI 15u
#define SPI_mosi_m__0__HSIOM_SPI_MOSI 15u
#define SPI_mosi_m__0__HSIOM_UART 9u
#define SPI_mosi_m__0__HSIOM_UART_RX 9u
#define SPI_mosi_m__0__INTCFG CYREG_PRT0_INTCFG
#define SPI_mosi_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPI_mosi_m__0__MASK 0x10u
#define SPI_mosi_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SPI_mosi_m__0__OUT_SEL_SHIFT 8u
#define SPI_mosi_m__0__OUT_SEL_VAL -1u
#define SPI_mosi_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_mosi_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_mosi_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_mosi_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_mosi_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_mosi_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_mosi_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_mosi_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_mosi_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_mosi_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_mosi_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_mosi_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_mosi_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_mosi_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_mosi_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_mosi_m__0__PC CYREG_PRT0_PC
#define SPI_mosi_m__0__PC2 CYREG_PRT0_PC2
#define SPI_mosi_m__0__PORT 0u
#define SPI_mosi_m__0__PS CYREG_PRT0_PS
#define SPI_mosi_m__0__SHIFT 4u
#define SPI_mosi_m__DR CYREG_PRT0_DR
#define SPI_mosi_m__INTCFG CYREG_PRT0_INTCFG
#define SPI_mosi_m__INTSTAT CYREG_PRT0_INTSTAT
#define SPI_mosi_m__MASK 0x10u
#define SPI_mosi_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_mosi_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_mosi_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_mosi_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_mosi_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_mosi_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_mosi_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_mosi_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_mosi_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_mosi_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_mosi_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_mosi_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_mosi_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_mosi_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_mosi_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_mosi_m__PC CYREG_PRT0_PC
#define SPI_mosi_m__PC2 CYREG_PRT0_PC2
#define SPI_mosi_m__PORT 0u
#define SPI_mosi_m__PS CYREG_PRT0_PS
#define SPI_mosi_m__SHIFT 4u
#define SPI_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define SPI_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define SPI_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define SPI_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define SPI_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define SPI_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define SPI_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define SPI_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define SPI_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define SPI_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define SPI_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define SPI_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define SPI_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_SCB__SS0_POSISTION 0u
#define SPI_SCB__SS1_POSISTION 1u
#define SPI_SCB__SS2_POSISTION 2u
#define SPI_SCB__SS3_POSISTION 3u
#define SPI_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define SPI_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SPI_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SPI_SCB_IRQ__INTC_MASK 0x800u
#define SPI_SCB_IRQ__INTC_NUMBER 11u
#define SPI_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define SPI_SCB_IRQ__INTC_PRIOR_NUM 3u
#define SPI_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define SPI_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define SPI_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define SPI_sclk_m__0__DM__MASK 0x1C0000u
#define SPI_sclk_m__0__DM__SHIFT 18u
#define SPI_sclk_m__0__DR CYREG_PRT0_DR
#define SPI_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_sclk_m__0__HSIOM_GPIO 0u
#define SPI_sclk_m__0__HSIOM_MASK 0x0F000000u
#define SPI_sclk_m__0__HSIOM_SHIFT 24u
#define SPI_sclk_m__0__HSIOM_SPI 15u
#define SPI_sclk_m__0__HSIOM_SPI_CLK 15u
#define SPI_sclk_m__0__INTCFG CYREG_PRT0_INTCFG
#define SPI_sclk_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPI_sclk_m__0__MASK 0x40u
#define SPI_sclk_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SPI_sclk_m__0__OUT_SEL_SHIFT 12u
#define SPI_sclk_m__0__OUT_SEL_VAL -1u
#define SPI_sclk_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_sclk_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_sclk_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_sclk_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_sclk_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_sclk_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_sclk_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_sclk_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_sclk_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_sclk_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_sclk_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_sclk_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_sclk_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_sclk_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_sclk_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_sclk_m__0__PC CYREG_PRT0_PC
#define SPI_sclk_m__0__PC2 CYREG_PRT0_PC2
#define SPI_sclk_m__0__PORT 0u
#define SPI_sclk_m__0__PS CYREG_PRT0_PS
#define SPI_sclk_m__0__SHIFT 6u
#define SPI_sclk_m__DR CYREG_PRT0_DR
#define SPI_sclk_m__INTCFG CYREG_PRT0_INTCFG
#define SPI_sclk_m__INTSTAT CYREG_PRT0_INTSTAT
#define SPI_sclk_m__MASK 0x40u
#define SPI_sclk_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_sclk_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_sclk_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_sclk_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_sclk_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_sclk_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_sclk_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_sclk_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_sclk_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_sclk_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_sclk_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_sclk_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_sclk_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_sclk_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_sclk_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_sclk_m__PC CYREG_PRT0_PC
#define SPI_sclk_m__PC2 CYREG_PRT0_PC2
#define SPI_sclk_m__PORT 0u
#define SPI_sclk_m__PS CYREG_PRT0_PS
#define SPI_sclk_m__SHIFT 6u
#define SPI_ss0_m__0__DM__MASK 0xE00000u
#define SPI_ss0_m__0__DM__SHIFT 21u
#define SPI_ss0_m__0__DR CYREG_PRT0_DR
#define SPI_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_ss0_m__0__HSIOM_GPIO 0u
#define SPI_ss0_m__0__HSIOM_MASK 0xF0000000u
#define SPI_ss0_m__0__HSIOM_SHIFT 28u
#define SPI_ss0_m__0__HSIOM_SPI 15u
#define SPI_ss0_m__0__HSIOM_SPI_SSEL0 15u
#define SPI_ss0_m__0__INTCFG CYREG_PRT0_INTCFG
#define SPI_ss0_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPI_ss0_m__0__MASK 0x80u
#define SPI_ss0_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define SPI_ss0_m__0__OUT_SEL_SHIFT 14u
#define SPI_ss0_m__0__OUT_SEL_VAL -1u
#define SPI_ss0_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_ss0_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_ss0_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_ss0_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_ss0_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_ss0_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_ss0_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_ss0_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_ss0_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_ss0_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_ss0_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_ss0_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_ss0_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_ss0_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_ss0_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_ss0_m__0__PC CYREG_PRT0_PC
#define SPI_ss0_m__0__PC2 CYREG_PRT0_PC2
#define SPI_ss0_m__0__PORT 0u
#define SPI_ss0_m__0__PS CYREG_PRT0_PS
#define SPI_ss0_m__0__SHIFT 7u
#define SPI_ss0_m__DR CYREG_PRT0_DR
#define SPI_ss0_m__INTCFG CYREG_PRT0_INTCFG
#define SPI_ss0_m__INTSTAT CYREG_PRT0_INTSTAT
#define SPI_ss0_m__MASK 0x80u
#define SPI_ss0_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPI_ss0_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPI_ss0_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPI_ss0_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPI_ss0_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPI_ss0_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPI_ss0_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPI_ss0_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPI_ss0_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPI_ss0_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPI_ss0_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPI_ss0_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPI_ss0_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPI_ss0_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPI_ss0_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPI_ss0_m__PC CYREG_PRT0_PC
#define SPI_ss0_m__PC2 CYREG_PRT0_PC2
#define SPI_ss0_m__PORT 0u
#define SPI_ss0_m__PS CYREG_PRT0_PS
#define SPI_ss0_m__SHIFT 7u
#define SPI_ss1_m__0__DM__MASK 0x1C0000u
#define SPI_ss1_m__0__DM__SHIFT 18u
#define SPI_ss1_m__0__DR CYREG_PRT3_DR
#define SPI_ss1_m__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SPI_ss1_m__0__HSIOM_GPIO 0u
#define SPI_ss1_m__0__HSIOM_MASK 0x0F000000u
#define SPI_ss1_m__0__HSIOM_SHIFT 24u
#define SPI_ss1_m__0__HSIOM_SPI 15u
#define SPI_ss1_m__0__HSIOM_SPI_SSEL3 15u
#define SPI_ss1_m__0__INTCFG CYREG_PRT3_INTCFG
#define SPI_ss1_m__0__INTSTAT CYREG_PRT3_INTSTAT
#define SPI_ss1_m__0__MASK 0x40u
#define SPI_ss1_m__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define SPI_ss1_m__0__OUT_SEL_SHIFT 12u
#define SPI_ss1_m__0__OUT_SEL_VAL -1u
#define SPI_ss1_m__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPI_ss1_m__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPI_ss1_m__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPI_ss1_m__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPI_ss1_m__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPI_ss1_m__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPI_ss1_m__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPI_ss1_m__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPI_ss1_m__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPI_ss1_m__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPI_ss1_m__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPI_ss1_m__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPI_ss1_m__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPI_ss1_m__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPI_ss1_m__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPI_ss1_m__0__PC CYREG_PRT3_PC
#define SPI_ss1_m__0__PC2 CYREG_PRT3_PC2
#define SPI_ss1_m__0__PORT 3u
#define SPI_ss1_m__0__PS CYREG_PRT3_PS
#define SPI_ss1_m__0__SHIFT 6u
#define SPI_ss1_m__DR CYREG_PRT3_DR
#define SPI_ss1_m__INTCFG CYREG_PRT3_INTCFG
#define SPI_ss1_m__INTSTAT CYREG_PRT3_INTSTAT
#define SPI_ss1_m__MASK 0x40u
#define SPI_ss1_m__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPI_ss1_m__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPI_ss1_m__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPI_ss1_m__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPI_ss1_m__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPI_ss1_m__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPI_ss1_m__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPI_ss1_m__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPI_ss1_m__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPI_ss1_m__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPI_ss1_m__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPI_ss1_m__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPI_ss1_m__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPI_ss1_m__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPI_ss1_m__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPI_ss1_m__PC CYREG_PRT3_PC
#define SPI_ss1_m__PC2 CYREG_PRT3_PC2
#define SPI_ss1_m__PORT 3u
#define SPI_ss1_m__PS CYREG_PRT3_PS
#define SPI_ss1_m__SHIFT 6u

/* ADC0 */
#define ADC0__0__DM__MASK 0x38000u
#define ADC0__0__DM__SHIFT 15u
#define ADC0__0__DR CYREG_PRT3_DR
#define ADC0__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ADC0__0__HSIOM_MASK 0x00F00000u
#define ADC0__0__HSIOM_SHIFT 20u
#define ADC0__0__INTCFG CYREG_PRT3_INTCFG
#define ADC0__0__INTSTAT CYREG_PRT3_INTSTAT
#define ADC0__0__MASK 0x20u
#define ADC0__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define ADC0__0__OUT_SEL_SHIFT 10u
#define ADC0__0__OUT_SEL_VAL 0u
#define ADC0__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ADC0__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ADC0__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ADC0__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ADC0__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ADC0__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ADC0__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ADC0__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ADC0__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ADC0__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ADC0__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ADC0__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ADC0__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ADC0__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ADC0__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ADC0__0__PC CYREG_PRT3_PC
#define ADC0__0__PC2 CYREG_PRT3_PC2
#define ADC0__0__PORT 3u
#define ADC0__0__PS CYREG_PRT3_PS
#define ADC0__0__SHIFT 5u
#define ADC0__DR CYREG_PRT3_DR
#define ADC0__INTCFG CYREG_PRT3_INTCFG
#define ADC0__INTSTAT CYREG_PRT3_INTSTAT
#define ADC0__MASK 0x20u
#define ADC0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define ADC0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define ADC0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define ADC0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define ADC0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define ADC0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define ADC0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define ADC0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define ADC0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define ADC0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define ADC0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define ADC0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define ADC0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define ADC0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define ADC0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define ADC0__PC CYREG_PRT3_PC
#define ADC0__PC2 CYREG_PRT3_PC2
#define ADC0__PORT 3u
#define ADC0__PS CYREG_PRT3_PS
#define ADC0__SHIFT 5u

/* UART */
#define UART_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define UART_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_SCB_IRQ__INTC_MASK 0x400u
#define UART_SCB_IRQ__INTC_NUMBER 10u
#define UART_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define UART_SCB_IRQ__INTC_PRIOR_NUM 3u
#define UART_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define UART_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ADC12 */
#define ADC12_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC12_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC12_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC12_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC12_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC12_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC12_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC12_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC12_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC12_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC12_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC12_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC12_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC12_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC12_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC12_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC12_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC12_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC12_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC12_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC12_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC12_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC12_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC12_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC12_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC12_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC12_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC12_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC12_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC12_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC12_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC12_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC12_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC12_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC12_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC12_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC12_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC12_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC12_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC12_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC12_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC12_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC12_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC12_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC12_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC12_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC12_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC12_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC12_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC12_intClock__ENABLE CYREG_CLK_DIVIDER_B00
#define ADC12_intClock__ENABLE_MASK 0x80000000u
#define ADC12_intClock__MASK 0x80000000u
#define ADC12_intClock__REGISTER CYREG_CLK_DIVIDER_B00
#define ADC12_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC12_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC12_IRQ__INTC_MASK 0x4000u
#define ADC12_IRQ__INTC_NUMBER 14u
#define ADC12_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC12_IRQ__INTC_PRIOR_NUM 3u
#define ADC12_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC12_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC12_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PWM_0 */
#define PWM_0_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_0_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_0_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_0_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_0_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_0_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_0_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_0_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_0_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_0_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_0_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* Servo */
#define Servo_Ctrl__0__DM__MASK 0x1C0u
#define Servo_Ctrl__0__DM__SHIFT 6u
#define Servo_Ctrl__0__DR CYREG_PRT1_DR
#define Servo_Ctrl__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Servo_Ctrl__0__HSIOM_MASK 0x00000F00u
#define Servo_Ctrl__0__HSIOM_SHIFT 8u
#define Servo_Ctrl__0__INTCFG CYREG_PRT1_INTCFG
#define Servo_Ctrl__0__INTSTAT CYREG_PRT1_INTSTAT
#define Servo_Ctrl__0__MASK 0x04u
#define Servo_Ctrl__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Servo_Ctrl__0__OUT_SEL_SHIFT 4u
#define Servo_Ctrl__0__OUT_SEL_VAL -1u
#define Servo_Ctrl__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Servo_Ctrl__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Servo_Ctrl__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Servo_Ctrl__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Servo_Ctrl__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Servo_Ctrl__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Servo_Ctrl__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Servo_Ctrl__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Servo_Ctrl__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Servo_Ctrl__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Servo_Ctrl__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Servo_Ctrl__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Servo_Ctrl__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Servo_Ctrl__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Servo_Ctrl__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Servo_Ctrl__0__PC CYREG_PRT1_PC
#define Servo_Ctrl__0__PC2 CYREG_PRT1_PC2
#define Servo_Ctrl__0__PORT 1u
#define Servo_Ctrl__0__PS CYREG_PRT1_PS
#define Servo_Ctrl__0__SHIFT 2u
#define Servo_Ctrl__DR CYREG_PRT1_DR
#define Servo_Ctrl__INTCFG CYREG_PRT1_INTCFG
#define Servo_Ctrl__INTSTAT CYREG_PRT1_INTSTAT
#define Servo_Ctrl__MASK 0x04u
#define Servo_Ctrl__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Servo_Ctrl__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Servo_Ctrl__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Servo_Ctrl__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Servo_Ctrl__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Servo_Ctrl__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Servo_Ctrl__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Servo_Ctrl__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Servo_Ctrl__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Servo_Ctrl__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Servo_Ctrl__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Servo_Ctrl__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Servo_Ctrl__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Servo_Ctrl__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Servo_Ctrl__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Servo_Ctrl__PC CYREG_PRT1_PC
#define Servo_Ctrl__PC2 CYREG_PRT1_PC2
#define Servo_Ctrl__PORT 1u
#define Servo_Ctrl__PS CYREG_PRT1_PS
#define Servo_Ctrl__SHIFT 2u
#define Servo_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define Servo_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define Servo_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define Servo_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define Servo_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define Servo_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define Servo_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define Servo_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define Servo_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define Servo_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define Servo_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define Servo_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define Servo_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define Servo_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define Servo_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2
#define Servo_PWR__0__DM__MASK 0x1C0u
#define Servo_PWR__0__DM__SHIFT 6u
#define Servo_PWR__0__DR CYREG_PRT4_DR
#define Servo_PWR__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Servo_PWR__0__HSIOM_MASK 0x00000F00u
#define Servo_PWR__0__HSIOM_SHIFT 8u
#define Servo_PWR__0__INTCFG CYREG_PRT4_INTCFG
#define Servo_PWR__0__INTSTAT CYREG_PRT4_INTSTAT
#define Servo_PWR__0__MASK 0x04u
#define Servo_PWR__0__PC CYREG_PRT4_PC
#define Servo_PWR__0__PC2 CYREG_PRT4_PC2
#define Servo_PWR__0__PORT 4u
#define Servo_PWR__0__PS CYREG_PRT4_PS
#define Servo_PWR__0__SHIFT 2u
#define Servo_PWR__DR CYREG_PRT4_DR
#define Servo_PWR__INTCFG CYREG_PRT4_INTCFG
#define Servo_PWR__INTSTAT CYREG_PRT4_INTSTAT
#define Servo_PWR__MASK 0x04u
#define Servo_PWR__PC CYREG_PRT4_PC
#define Servo_PWR__PC2 CYREG_PRT4_PC2
#define Servo_PWR__PORT 4u
#define Servo_PWR__PS CYREG_PRT4_PS
#define Servo_PWR__SHIFT 2u

/* Step0 */
#define Step0__0__DM__MASK 0x38u
#define Step0__0__DM__SHIFT 3u
#define Step0__0__DR CYREG_PRT1_DR
#define Step0__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Step0__0__HSIOM_MASK 0x000000F0u
#define Step0__0__HSIOM_SHIFT 4u
#define Step0__0__INTCFG CYREG_PRT1_INTCFG
#define Step0__0__INTSTAT CYREG_PRT1_INTSTAT
#define Step0__0__MASK 0x02u
#define Step0__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Step0__0__OUT_SEL_SHIFT 2u
#define Step0__0__OUT_SEL_VAL 1u
#define Step0__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Step0__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Step0__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Step0__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Step0__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Step0__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Step0__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Step0__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Step0__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Step0__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Step0__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Step0__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Step0__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Step0__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Step0__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Step0__0__PC CYREG_PRT1_PC
#define Step0__0__PC2 CYREG_PRT1_PC2
#define Step0__0__PORT 1u
#define Step0__0__PS CYREG_PRT1_PS
#define Step0__0__SHIFT 1u
#define Step0__DR CYREG_PRT1_DR
#define Step0__INTCFG CYREG_PRT1_INTCFG
#define Step0__INTSTAT CYREG_PRT1_INTSTAT
#define Step0__MASK 0x02u
#define Step0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Step0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Step0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Step0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Step0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Step0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Step0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Step0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Step0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Step0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Step0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Step0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Step0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Step0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Step0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Step0__PC CYREG_PRT1_PC
#define Step0__PC2 CYREG_PRT1_PC2
#define Step0__PORT 1u
#define Step0__PS CYREG_PRT1_PS
#define Step0__SHIFT 1u

/* Button */
#define Button__0__DM__MASK 0x38u
#define Button__0__DM__SHIFT 3u
#define Button__0__DR CYREG_PRT0_DR
#define Button__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Button__0__HSIOM_MASK 0x000000F0u
#define Button__0__HSIOM_SHIFT 4u
#define Button__0__INTCFG CYREG_PRT0_INTCFG
#define Button__0__INTSTAT CYREG_PRT0_INTSTAT
#define Button__0__MASK 0x02u
#define Button__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Button__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Button__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Button__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Button__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Button__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Button__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Button__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Button__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Button__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Button__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Button__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Button__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Button__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Button__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Button__0__PC CYREG_PRT0_PC
#define Button__0__PC2 CYREG_PRT0_PC2
#define Button__0__PORT 0u
#define Button__0__PS CYREG_PRT0_PS
#define Button__0__SHIFT 1u
#define Button__DR CYREG_PRT0_DR
#define Button__INTCFG CYREG_PRT0_INTCFG
#define Button__INTSTAT CYREG_PRT0_INTSTAT
#define Button__MASK 0x02u
#define Button__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Button__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Button__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Button__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Button__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Button__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Button__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Button__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Button__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Button__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Button__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Button__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Button__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Button__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Button__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Button__PC CYREG_PRT0_PC
#define Button__PC2 CYREG_PRT0_PC2
#define Button__PORT 0u
#define Button__PS CYREG_PRT0_PS
#define Button__SHIFT 1u

/* EEP_CS */
#define EEP_CS__0__DM__MASK 0xE00u
#define EEP_CS__0__DM__SHIFT 9u
#define EEP_CS__0__DR CYREG_PRT4_DR
#define EEP_CS__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define EEP_CS__0__HSIOM_MASK 0x0000F000u
#define EEP_CS__0__HSIOM_SHIFT 12u
#define EEP_CS__0__INTCFG CYREG_PRT4_INTCFG
#define EEP_CS__0__INTSTAT CYREG_PRT4_INTSTAT
#define EEP_CS__0__MASK 0x08u
#define EEP_CS__0__PC CYREG_PRT4_PC
#define EEP_CS__0__PC2 CYREG_PRT4_PC2
#define EEP_CS__0__PORT 4u
#define EEP_CS__0__PS CYREG_PRT4_PS
#define EEP_CS__0__SHIFT 3u
#define EEP_CS__DR CYREG_PRT4_DR
#define EEP_CS__INTCFG CYREG_PRT4_INTCFG
#define EEP_CS__INTSTAT CYREG_PRT4_INTSTAT
#define EEP_CS__MASK 0x08u
#define EEP_CS__PC CYREG_PRT4_PC
#define EEP_CS__PC2 CYREG_PRT4_PC2
#define EEP_CS__PORT 4u
#define EEP_CS__PS CYREG_PRT4_PS
#define EEP_CS__SHIFT 3u

/* DISP_CD */
#define DISP_CD__0__DM__MASK 0xE00u
#define DISP_CD__0__DM__SHIFT 9u
#define DISP_CD__0__DR CYREG_PRT0_DR
#define DISP_CD__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DISP_CD__0__HSIOM_MASK 0x0000F000u
#define DISP_CD__0__HSIOM_SHIFT 12u
#define DISP_CD__0__INTCFG CYREG_PRT0_INTCFG
#define DISP_CD__0__INTSTAT CYREG_PRT0_INTSTAT
#define DISP_CD__0__MASK 0x08u
#define DISP_CD__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DISP_CD__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DISP_CD__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DISP_CD__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DISP_CD__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DISP_CD__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DISP_CD__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DISP_CD__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DISP_CD__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DISP_CD__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DISP_CD__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DISP_CD__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DISP_CD__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DISP_CD__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DISP_CD__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DISP_CD__0__PC CYREG_PRT0_PC
#define DISP_CD__0__PC2 CYREG_PRT0_PC2
#define DISP_CD__0__PORT 0u
#define DISP_CD__0__PS CYREG_PRT0_PS
#define DISP_CD__0__SHIFT 3u
#define DISP_CD__DR CYREG_PRT0_DR
#define DISP_CD__INTCFG CYREG_PRT0_INTCFG
#define DISP_CD__INTSTAT CYREG_PRT0_INTSTAT
#define DISP_CD__MASK 0x08u
#define DISP_CD__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DISP_CD__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DISP_CD__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DISP_CD__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DISP_CD__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DISP_CD__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DISP_CD__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DISP_CD__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DISP_CD__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DISP_CD__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DISP_CD__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DISP_CD__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DISP_CD__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DISP_CD__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DISP_CD__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DISP_CD__PC CYREG_PRT0_PC
#define DISP_CD__PC2 CYREG_PRT0_PC2
#define DISP_CD__PORT 0u
#define DISP_CD__PS CYREG_PRT0_PS
#define DISP_CD__SHIFT 3u

/* PWM_FAN */
#define PWM_FAN__0__DM__MASK 0x07u
#define PWM_FAN__0__DM__SHIFT 0u
#define PWM_FAN__0__DR CYREG_PRT1_DR
#define PWM_FAN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM_FAN__0__HSIOM_MASK 0x0000000Fu
#define PWM_FAN__0__HSIOM_SHIFT 0u
#define PWM_FAN__0__INTCFG CYREG_PRT1_INTCFG
#define PWM_FAN__0__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_FAN__0__MASK 0x01u
#define PWM_FAN__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM_FAN__0__OUT_SEL_SHIFT 0u
#define PWM_FAN__0__OUT_SEL_VAL -1u
#define PWM_FAN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_FAN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_FAN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_FAN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_FAN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_FAN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_FAN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_FAN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_FAN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_FAN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_FAN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_FAN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_FAN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_FAN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_FAN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_FAN__0__PC CYREG_PRT1_PC
#define PWM_FAN__0__PC2 CYREG_PRT1_PC2
#define PWM_FAN__0__PORT 1u
#define PWM_FAN__0__PS CYREG_PRT1_PS
#define PWM_FAN__0__SHIFT 0u
#define PWM_FAN__DR CYREG_PRT1_DR
#define PWM_FAN__INTCFG CYREG_PRT1_INTCFG
#define PWM_FAN__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_FAN__MASK 0x01u
#define PWM_FAN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_FAN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_FAN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_FAN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_FAN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_FAN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_FAN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_FAN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_FAN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_FAN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_FAN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_FAN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_FAN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_FAN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_FAN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_FAN__PC CYREG_PRT1_PC
#define PWM_FAN__PC2 CYREG_PRT1_PC2
#define PWM_FAN__PORT 1u
#define PWM_FAN__PS CYREG_PRT1_PS
#define PWM_FAN__SHIFT 0u

/* StepDir */
#define StepDir__0__DM__MASK 0x07u
#define StepDir__0__DM__SHIFT 0u
#define StepDir__0__DR CYREG_PRT0_DR
#define StepDir__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define StepDir__0__HSIOM_MASK 0x0000000Fu
#define StepDir__0__HSIOM_SHIFT 0u
#define StepDir__0__INTCFG CYREG_PRT0_INTCFG
#define StepDir__0__INTSTAT CYREG_PRT0_INTSTAT
#define StepDir__0__MASK 0x01u
#define StepDir__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define StepDir__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define StepDir__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define StepDir__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define StepDir__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define StepDir__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define StepDir__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define StepDir__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define StepDir__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define StepDir__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define StepDir__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define StepDir__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define StepDir__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define StepDir__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define StepDir__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define StepDir__0__PC CYREG_PRT0_PC
#define StepDir__0__PC2 CYREG_PRT0_PC2
#define StepDir__0__PORT 0u
#define StepDir__0__PS CYREG_PRT0_PS
#define StepDir__0__SHIFT 0u
#define StepDir__DR CYREG_PRT0_DR
#define StepDir__INTCFG CYREG_PRT0_INTCFG
#define StepDir__INTSTAT CYREG_PRT0_INTSTAT
#define StepDir__MASK 0x01u
#define StepDir__PA__CFG0 CYREG_UDB_PA0_CFG0
#define StepDir__PA__CFG1 CYREG_UDB_PA0_CFG1
#define StepDir__PA__CFG10 CYREG_UDB_PA0_CFG10
#define StepDir__PA__CFG11 CYREG_UDB_PA0_CFG11
#define StepDir__PA__CFG12 CYREG_UDB_PA0_CFG12
#define StepDir__PA__CFG13 CYREG_UDB_PA0_CFG13
#define StepDir__PA__CFG14 CYREG_UDB_PA0_CFG14
#define StepDir__PA__CFG2 CYREG_UDB_PA0_CFG2
#define StepDir__PA__CFG3 CYREG_UDB_PA0_CFG3
#define StepDir__PA__CFG4 CYREG_UDB_PA0_CFG4
#define StepDir__PA__CFG5 CYREG_UDB_PA0_CFG5
#define StepDir__PA__CFG6 CYREG_UDB_PA0_CFG6
#define StepDir__PA__CFG7 CYREG_UDB_PA0_CFG7
#define StepDir__PA__CFG8 CYREG_UDB_PA0_CFG8
#define StepDir__PA__CFG9 CYREG_UDB_PA0_CFG9
#define StepDir__PC CYREG_PRT0_PC
#define StepDir__PC2 CYREG_PRT0_PC2
#define StepDir__PORT 0u
#define StepDir__PS CYREG_PRT0_PS
#define StepDir__SHIFT 0u

/* WireSns */
#define WireSns__0__DM__MASK 0x38u
#define WireSns__0__DM__SHIFT 3u
#define WireSns__0__DR CYREG_PRT3_DR
#define WireSns__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define WireSns__0__HSIOM_MASK 0x000000F0u
#define WireSns__0__HSIOM_SHIFT 4u
#define WireSns__0__INTCFG CYREG_PRT3_INTCFG
#define WireSns__0__INTSTAT CYREG_PRT3_INTSTAT
#define WireSns__0__MASK 0x02u
#define WireSns__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define WireSns__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define WireSns__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define WireSns__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define WireSns__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define WireSns__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define WireSns__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define WireSns__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define WireSns__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define WireSns__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define WireSns__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define WireSns__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define WireSns__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define WireSns__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define WireSns__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define WireSns__0__PC CYREG_PRT3_PC
#define WireSns__0__PC2 CYREG_PRT3_PC2
#define WireSns__0__PORT 3u
#define WireSns__0__PS CYREG_PRT3_PS
#define WireSns__0__SHIFT 1u
#define WireSns__DR CYREG_PRT3_DR
#define WireSns__INTCFG CYREG_PRT3_INTCFG
#define WireSns__INTSTAT CYREG_PRT3_INTSTAT
#define WireSns__MASK 0x02u
#define WireSns__PA__CFG0 CYREG_UDB_PA3_CFG0
#define WireSns__PA__CFG1 CYREG_UDB_PA3_CFG1
#define WireSns__PA__CFG10 CYREG_UDB_PA3_CFG10
#define WireSns__PA__CFG11 CYREG_UDB_PA3_CFG11
#define WireSns__PA__CFG12 CYREG_UDB_PA3_CFG12
#define WireSns__PA__CFG13 CYREG_UDB_PA3_CFG13
#define WireSns__PA__CFG14 CYREG_UDB_PA3_CFG14
#define WireSns__PA__CFG2 CYREG_UDB_PA3_CFG2
#define WireSns__PA__CFG3 CYREG_UDB_PA3_CFG3
#define WireSns__PA__CFG4 CYREG_UDB_PA3_CFG4
#define WireSns__PA__CFG5 CYREG_UDB_PA3_CFG5
#define WireSns__PA__CFG6 CYREG_UDB_PA3_CFG6
#define WireSns__PA__CFG7 CYREG_UDB_PA3_CFG7
#define WireSns__PA__CFG8 CYREG_UDB_PA3_CFG8
#define WireSns__PA__CFG9 CYREG_UDB_PA3_CFG9
#define WireSns__PC CYREG_PRT3_PC
#define WireSns__PC2 CYREG_PRT3_PC2
#define WireSns__PORT 3u
#define WireSns__PS CYREG_PRT3_PS
#define WireSns__SHIFT 1u

/* BuzzClock */
#define BuzzClock__DIVIDER_MASK 0x0000FFFFu
#define BuzzClock__ENABLE CYREG_CLK_DIVIDER_B01
#define BuzzClock__ENABLE_MASK 0x80000000u
#define BuzzClock__MASK 0x80000000u
#define BuzzClock__REGISTER CYREG_CLK_DIVIDER_B01

/* Clock_SPI */
#define Clock_SPI__DIVIDER_MASK 0x0000FFFFu
#define Clock_SPI__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_SPI__ENABLE_MASK 0x80000000u
#define Clock_SPI__MASK 0x80000000u
#define Clock_SPI__REGISTER CYREG_CLK_DIVIDER_A00

/* BuzzDriver */
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_UDB_CAT16_A_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_UDB_W8_A0_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_UDB_W8_A1_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_UDB_CAT16_D_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_UDB_W8_D0_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_UDB_W8_D1_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_UDB_CAT16_F_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_UDB_W8_F0_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_UDB_W8_F1_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define BuzzDriver_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define BuzzDriver_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define BuzzDriver_bSR_StsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define BuzzDriver_bSR_StsReg__3__MASK 0x08u
#define BuzzDriver_bSR_StsReg__3__POS 3
#define BuzzDriver_bSR_StsReg__4__MASK 0x10u
#define BuzzDriver_bSR_StsReg__4__POS 4
#define BuzzDriver_bSR_StsReg__5__MASK 0x20u
#define BuzzDriver_bSR_StsReg__5__POS 5
#define BuzzDriver_bSR_StsReg__6__MASK 0x40u
#define BuzzDriver_bSR_StsReg__6__POS 6
#define BuzzDriver_bSR_StsReg__MASK 0x78u
#define BuzzDriver_bSR_StsReg__MASK_REG CYREG_UDB_W8_MSK_01
#define BuzzDriver_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define BuzzDriver_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define BuzzDriver_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define BuzzDriver_bSR_StsReg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_01
#define BuzzDriver_bSR_StsReg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_01
#define BuzzDriver_bSR_StsReg__STATUS_REG CYREG_UDB_W8_ST_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define BuzzDriver_bSR_SyncCtl_CtrlReg__0__POS 0
#define BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_UDB_W8_CTL_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define BuzzDriver_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define BuzzDriver_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_UDB_W8_MSK_01

/* Buzzer_out */
#define Buzzer_out__0__DM__MASK 0x7000u
#define Buzzer_out__0__DM__SHIFT 12u
#define Buzzer_out__0__DR CYREG_PRT3_DR
#define Buzzer_out__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Buzzer_out__0__HSIOM_MASK 0x000F0000u
#define Buzzer_out__0__HSIOM_SHIFT 16u
#define Buzzer_out__0__INTCFG CYREG_PRT3_INTCFG
#define Buzzer_out__0__INTSTAT CYREG_PRT3_INTSTAT
#define Buzzer_out__0__MASK 0x10u
#define Buzzer_out__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Buzzer_out__0__OUT_SEL_SHIFT 8u
#define Buzzer_out__0__OUT_SEL_VAL 3u
#define Buzzer_out__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Buzzer_out__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Buzzer_out__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Buzzer_out__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Buzzer_out__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Buzzer_out__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Buzzer_out__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Buzzer_out__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Buzzer_out__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Buzzer_out__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Buzzer_out__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Buzzer_out__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Buzzer_out__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Buzzer_out__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Buzzer_out__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Buzzer_out__0__PC CYREG_PRT3_PC
#define Buzzer_out__0__PC2 CYREG_PRT3_PC2
#define Buzzer_out__0__PORT 3u
#define Buzzer_out__0__PS CYREG_PRT3_PS
#define Buzzer_out__0__SHIFT 4u
#define Buzzer_out__DR CYREG_PRT3_DR
#define Buzzer_out__INTCFG CYREG_PRT3_INTCFG
#define Buzzer_out__INTSTAT CYREG_PRT3_INTSTAT
#define Buzzer_out__MASK 0x10u
#define Buzzer_out__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Buzzer_out__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Buzzer_out__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Buzzer_out__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Buzzer_out__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Buzzer_out__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Buzzer_out__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Buzzer_out__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Buzzer_out__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Buzzer_out__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Buzzer_out__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Buzzer_out__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Buzzer_out__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Buzzer_out__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Buzzer_out__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Buzzer_out__PC CYREG_PRT3_PC
#define Buzzer_out__PC2 CYREG_PRT3_PC2
#define Buzzer_out__PORT 3u
#define Buzzer_out__PS CYREG_PRT3_PS
#define Buzzer_out__SHIFT 4u

/* Clock_Btns */
#define Clock_Btns__DIVIDER_MASK 0x0000FFFFu
#define Clock_Btns__ENABLE CYREG_CLK_DIVIDER_B02
#define Clock_Btns__ENABLE_MASK 0x80000000u
#define Clock_Btns__MASK 0x80000000u
#define Clock_Btns__REGISTER CYREG_CLK_DIVIDER_B02

/* Clock_UART */
#define Clock_UART__DIVIDER_MASK 0x0000FFFFu
#define Clock_UART__ENABLE CYREG_CLK_DIVIDER_FRAC_B00
#define Clock_UART__ENABLE_MASK 0x80000000u
#define Clock_UART__FRAC_MASK 0x001F0000u
#define Clock_UART__MASK 0x80000000u
#define Clock_UART__REGISTER CYREG_CLK_DIVIDER_FRAC_B00

/* DISP_RESET */
#define DISP_RESET__0__DM__MASK 0x1C0u
#define DISP_RESET__0__DM__SHIFT 6u
#define DISP_RESET__0__DR CYREG_PRT0_DR
#define DISP_RESET__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DISP_RESET__0__HSIOM_MASK 0x00000F00u
#define DISP_RESET__0__HSIOM_SHIFT 8u
#define DISP_RESET__0__INTCFG CYREG_PRT0_INTCFG
#define DISP_RESET__0__INTSTAT CYREG_PRT0_INTSTAT
#define DISP_RESET__0__MASK 0x04u
#define DISP_RESET__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DISP_RESET__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DISP_RESET__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DISP_RESET__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DISP_RESET__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DISP_RESET__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DISP_RESET__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DISP_RESET__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DISP_RESET__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DISP_RESET__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DISP_RESET__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DISP_RESET__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DISP_RESET__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DISP_RESET__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DISP_RESET__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DISP_RESET__0__PC CYREG_PRT0_PC
#define DISP_RESET__0__PC2 CYREG_PRT0_PC2
#define DISP_RESET__0__PORT 0u
#define DISP_RESET__0__PS CYREG_PRT0_PS
#define DISP_RESET__0__SHIFT 2u
#define DISP_RESET__DR CYREG_PRT0_DR
#define DISP_RESET__INTCFG CYREG_PRT0_INTCFG
#define DISP_RESET__INTSTAT CYREG_PRT0_INTSTAT
#define DISP_RESET__MASK 0x04u
#define DISP_RESET__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DISP_RESET__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DISP_RESET__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DISP_RESET__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DISP_RESET__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DISP_RESET__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DISP_RESET__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DISP_RESET__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DISP_RESET__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DISP_RESET__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DISP_RESET__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DISP_RESET__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DISP_RESET__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DISP_RESET__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DISP_RESET__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DISP_RESET__PC CYREG_PRT0_PC
#define DISP_RESET__PC2 CYREG_PRT0_PC2
#define DISP_RESET__PORT 0u
#define DISP_RESET__PS CYREG_PRT0_PS
#define DISP_RESET__SHIFT 2u

/* StepPulser */
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A0_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A1_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D0_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D1_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F0_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F1_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define StepPulser_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define StepPulser_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define StepPulser_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define StepPulser_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define StepPulser_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define StepPulser_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define StepPulser_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define StepPulser_BUART_sTX_TxShifter_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define StepPulser_BUART_sTX_TxShifter_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define StepPulser_BUART_sTX_TxShifter_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define StepPulser_BUART_sTX_TxShifter_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define StepPulser_BUART_sTX_TxShifter_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define StepPulser_BUART_sTX_TxShifter_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define StepPulser_BUART_sTX_TxShifter_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define StepPulser_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define StepPulser_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A0_00
#define StepPulser_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A1_00
#define StepPulser_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define StepPulser_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D0_00
#define StepPulser_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D1_00
#define StepPulser_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define StepPulser_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define StepPulser_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F0_00
#define StepPulser_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F1_00
#define StepPulser_BUART_sTX_TxSts__0__MASK 0x01u
#define StepPulser_BUART_sTX_TxSts__0__POS 0
#define StepPulser_BUART_sTX_TxSts__1__MASK 0x02u
#define StepPulser_BUART_sTX_TxSts__1__POS 1
#define StepPulser_BUART_sTX_TxSts__2__MASK 0x04u
#define StepPulser_BUART_sTX_TxSts__2__POS 2
#define StepPulser_BUART_sTX_TxSts__3__MASK 0x08u
#define StepPulser_BUART_sTX_TxSts__3__POS 3
#define StepPulser_BUART_sTX_TxSts__MASK 0x0Fu
#define StepPulser_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK_03
#define StepPulser_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define StepPulser_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define StepPulser_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define StepPulser_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define StepPulser_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define StepPulser_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST_03
#define StepPulser_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define StepPulser_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define StepPulser_TXInternalInterrupt__INTC_MASK 0x04u
#define StepPulser_TXInternalInterrupt__INTC_NUMBER 2u
#define StepPulser_TXInternalInterrupt__INTC_PRIOR_MASK 0xC00000u
#define StepPulser_TXInternalInterrupt__INTC_PRIOR_NUM 3u
#define StepPulser_TXInternalInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define StepPulser_TXInternalInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define StepPulser_TXInternalInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_Servo */
#define Clock_Servo__DIVIDER_MASK 0x0000FFFFu
#define Clock_Servo__ENABLE CYREG_CLK_DIVIDER_FRAC_A00
#define Clock_Servo__ENABLE_MASK 0x80000000u
#define Clock_Servo__FRAC_MASK 0x001F0000u
#define Clock_Servo__MASK 0x80000000u
#define Clock_Servo__REGISTER CYREG_CLK_DIVIDER_FRAC_A00

/* TMC2130_PWR */
#define TMC2130_PWR__0__DM__MASK 0xE00u
#define TMC2130_PWR__0__DM__SHIFT 9u
#define TMC2130_PWR__0__DR CYREG_PRT1_DR
#define TMC2130_PWR__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define TMC2130_PWR__0__HSIOM_MASK 0x0000F000u
#define TMC2130_PWR__0__HSIOM_SHIFT 12u
#define TMC2130_PWR__0__INTCFG CYREG_PRT1_INTCFG
#define TMC2130_PWR__0__INTSTAT CYREG_PRT1_INTSTAT
#define TMC2130_PWR__0__MASK 0x08u
#define TMC2130_PWR__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TMC2130_PWR__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TMC2130_PWR__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TMC2130_PWR__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TMC2130_PWR__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TMC2130_PWR__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TMC2130_PWR__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TMC2130_PWR__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TMC2130_PWR__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TMC2130_PWR__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TMC2130_PWR__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TMC2130_PWR__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TMC2130_PWR__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TMC2130_PWR__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TMC2130_PWR__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TMC2130_PWR__0__PC CYREG_PRT1_PC
#define TMC2130_PWR__0__PC2 CYREG_PRT1_PC2
#define TMC2130_PWR__0__PORT 1u
#define TMC2130_PWR__0__PS CYREG_PRT1_PS
#define TMC2130_PWR__0__SHIFT 3u
#define TMC2130_PWR__DR CYREG_PRT1_DR
#define TMC2130_PWR__INTCFG CYREG_PRT1_INTCFG
#define TMC2130_PWR__INTSTAT CYREG_PRT1_INTSTAT
#define TMC2130_PWR__MASK 0x08u
#define TMC2130_PWR__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TMC2130_PWR__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TMC2130_PWR__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TMC2130_PWR__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TMC2130_PWR__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TMC2130_PWR__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TMC2130_PWR__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TMC2130_PWR__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TMC2130_PWR__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TMC2130_PWR__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TMC2130_PWR__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TMC2130_PWR__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TMC2130_PWR__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TMC2130_PWR__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TMC2130_PWR__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TMC2130_PWR__PC CYREG_PRT1_PC
#define TMC2130_PWR__PC2 CYREG_PRT1_PC2
#define TMC2130_PWR__PORT 1u
#define TMC2130_PWR__PS CYREG_PRT1_PS
#define TMC2130_PWR__SHIFT 3u

/* isr_ServoOV */
#define isr_ServoOV__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_ServoOV__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_ServoOV__INTC_MASK 0x100u
#define isr_ServoOV__INTC_NUMBER 8u
#define isr_ServoOV__INTC_PRIOR_MASK 0xC0u
#define isr_ServoOV__INTC_PRIOR_NUM 3u
#define isr_ServoOV__INTC_PRIOR_REG CYREG_CM0_IPR2
#define isr_ServoOV__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_ServoOV__INTC_SET_PD_REG CYREG_CM0_ISPR

/* MatrixKeypad */
#define MatrixKeypad_Columns__0__DM__MASK 0x07u
#define MatrixKeypad_Columns__0__DM__SHIFT 0u
#define MatrixKeypad_Columns__0__DR CYREG_PRT2_DR
#define MatrixKeypad_Columns__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define MatrixKeypad_Columns__0__HSIOM_MASK 0x0000000Fu
#define MatrixKeypad_Columns__0__HSIOM_SHIFT 0u
#define MatrixKeypad_Columns__0__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Columns__0__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Columns__0__MASK 0x01u
#define MatrixKeypad_Columns__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Columns__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Columns__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Columns__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Columns__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Columns__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Columns__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Columns__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Columns__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Columns__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Columns__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Columns__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Columns__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Columns__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Columns__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Columns__0__PC CYREG_PRT2_PC
#define MatrixKeypad_Columns__0__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Columns__0__PORT 2u
#define MatrixKeypad_Columns__0__PS CYREG_PRT2_PS
#define MatrixKeypad_Columns__0__SHIFT 0u
#define MatrixKeypad_Columns__1__DM__MASK 0x38u
#define MatrixKeypad_Columns__1__DM__SHIFT 3u
#define MatrixKeypad_Columns__1__DR CYREG_PRT2_DR
#define MatrixKeypad_Columns__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define MatrixKeypad_Columns__1__HSIOM_MASK 0x000000F0u
#define MatrixKeypad_Columns__1__HSIOM_SHIFT 4u
#define MatrixKeypad_Columns__1__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Columns__1__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Columns__1__MASK 0x02u
#define MatrixKeypad_Columns__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Columns__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Columns__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Columns__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Columns__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Columns__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Columns__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Columns__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Columns__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Columns__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Columns__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Columns__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Columns__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Columns__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Columns__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Columns__1__PC CYREG_PRT2_PC
#define MatrixKeypad_Columns__1__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Columns__1__PORT 2u
#define MatrixKeypad_Columns__1__PS CYREG_PRT2_PS
#define MatrixKeypad_Columns__1__SHIFT 1u
#define MatrixKeypad_Columns__2__DM__MASK 0x1C0u
#define MatrixKeypad_Columns__2__DM__SHIFT 6u
#define MatrixKeypad_Columns__2__DR CYREG_PRT2_DR
#define MatrixKeypad_Columns__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define MatrixKeypad_Columns__2__HSIOM_MASK 0x00000F00u
#define MatrixKeypad_Columns__2__HSIOM_SHIFT 8u
#define MatrixKeypad_Columns__2__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Columns__2__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Columns__2__MASK 0x04u
#define MatrixKeypad_Columns__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Columns__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Columns__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Columns__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Columns__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Columns__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Columns__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Columns__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Columns__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Columns__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Columns__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Columns__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Columns__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Columns__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Columns__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Columns__2__PC CYREG_PRT2_PC
#define MatrixKeypad_Columns__2__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Columns__2__PORT 2u
#define MatrixKeypad_Columns__2__PS CYREG_PRT2_PS
#define MatrixKeypad_Columns__2__SHIFT 2u
#define MatrixKeypad_Columns__3__DM__MASK 0xE00u
#define MatrixKeypad_Columns__3__DM__SHIFT 9u
#define MatrixKeypad_Columns__3__DR CYREG_PRT2_DR
#define MatrixKeypad_Columns__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define MatrixKeypad_Columns__3__HSIOM_MASK 0x0000F000u
#define MatrixKeypad_Columns__3__HSIOM_SHIFT 12u
#define MatrixKeypad_Columns__3__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Columns__3__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Columns__3__MASK 0x08u
#define MatrixKeypad_Columns__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Columns__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Columns__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Columns__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Columns__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Columns__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Columns__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Columns__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Columns__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Columns__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Columns__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Columns__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Columns__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Columns__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Columns__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Columns__3__PC CYREG_PRT2_PC
#define MatrixKeypad_Columns__3__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Columns__3__PORT 2u
#define MatrixKeypad_Columns__3__PS CYREG_PRT2_PS
#define MatrixKeypad_Columns__3__SHIFT 3u
#define MatrixKeypad_Columns__DR CYREG_PRT2_DR
#define MatrixKeypad_Columns__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Columns__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Columns__MASK 0x0Fu
#define MatrixKeypad_Columns__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Columns__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Columns__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Columns__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Columns__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Columns__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Columns__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Columns__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Columns__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Columns__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Columns__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Columns__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Columns__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Columns__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Columns__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Columns__PC CYREG_PRT2_PC
#define MatrixKeypad_Columns__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Columns__PORT 2u
#define MatrixKeypad_Columns__PS CYREG_PRT2_PS
#define MatrixKeypad_Columns__SHIFT 0u
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__0__MASK 0x01u
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__0__POS 0
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__1__MASK 0x02u
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__1__POS 1
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__MASK 0x03u
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define MatrixKeypad_KbdControl_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define MatrixKeypad_KbdScan_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define MatrixKeypad_KbdScan_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define MatrixKeypad_KbdScan_Int__INTC_MASK 0x01u
#define MatrixKeypad_KbdScan_Int__INTC_NUMBER 0u
#define MatrixKeypad_KbdScan_Int__INTC_PRIOR_MASK 0xC0u
#define MatrixKeypad_KbdScan_Int__INTC_PRIOR_NUM 3u
#define MatrixKeypad_KbdScan_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define MatrixKeypad_KbdScan_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define MatrixKeypad_KbdScan_Int__INTC_SET_PD_REG CYREG_CM0_ISPR
#define MatrixKeypad_Rows__0__DM__MASK 0x7000u
#define MatrixKeypad_Rows__0__DM__SHIFT 12u
#define MatrixKeypad_Rows__0__DR CYREG_PRT2_DR
#define MatrixKeypad_Rows__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define MatrixKeypad_Rows__0__HSIOM_MASK 0x000F0000u
#define MatrixKeypad_Rows__0__HSIOM_SHIFT 16u
#define MatrixKeypad_Rows__0__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Rows__0__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Rows__0__MASK 0x10u
#define MatrixKeypad_Rows__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Rows__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Rows__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Rows__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Rows__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Rows__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Rows__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Rows__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Rows__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Rows__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Rows__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Rows__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Rows__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Rows__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Rows__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Rows__0__PC CYREG_PRT2_PC
#define MatrixKeypad_Rows__0__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Rows__0__PORT 2u
#define MatrixKeypad_Rows__0__PS CYREG_PRT2_PS
#define MatrixKeypad_Rows__0__SHIFT 4u
#define MatrixKeypad_Rows__1__DM__MASK 0x38000u
#define MatrixKeypad_Rows__1__DM__SHIFT 15u
#define MatrixKeypad_Rows__1__DR CYREG_PRT2_DR
#define MatrixKeypad_Rows__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define MatrixKeypad_Rows__1__HSIOM_MASK 0x00F00000u
#define MatrixKeypad_Rows__1__HSIOM_SHIFT 20u
#define MatrixKeypad_Rows__1__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Rows__1__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Rows__1__MASK 0x20u
#define MatrixKeypad_Rows__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Rows__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Rows__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Rows__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Rows__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Rows__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Rows__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Rows__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Rows__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Rows__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Rows__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Rows__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Rows__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Rows__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Rows__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Rows__1__PC CYREG_PRT2_PC
#define MatrixKeypad_Rows__1__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Rows__1__PORT 2u
#define MatrixKeypad_Rows__1__PS CYREG_PRT2_PS
#define MatrixKeypad_Rows__1__SHIFT 5u
#define MatrixKeypad_Rows__2__DM__MASK 0x1C0000u
#define MatrixKeypad_Rows__2__DM__SHIFT 18u
#define MatrixKeypad_Rows__2__DR CYREG_PRT2_DR
#define MatrixKeypad_Rows__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define MatrixKeypad_Rows__2__HSIOM_MASK 0x0F000000u
#define MatrixKeypad_Rows__2__HSIOM_SHIFT 24u
#define MatrixKeypad_Rows__2__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Rows__2__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Rows__2__MASK 0x40u
#define MatrixKeypad_Rows__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Rows__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Rows__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Rows__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Rows__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Rows__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Rows__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Rows__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Rows__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Rows__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Rows__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Rows__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Rows__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Rows__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Rows__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Rows__2__PC CYREG_PRT2_PC
#define MatrixKeypad_Rows__2__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Rows__2__PORT 2u
#define MatrixKeypad_Rows__2__PS CYREG_PRT2_PS
#define MatrixKeypad_Rows__2__SHIFT 6u
#define MatrixKeypad_Rows__3__DM__MASK 0xE00000u
#define MatrixKeypad_Rows__3__DM__SHIFT 21u
#define MatrixKeypad_Rows__3__DR CYREG_PRT2_DR
#define MatrixKeypad_Rows__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define MatrixKeypad_Rows__3__HSIOM_MASK 0xF0000000u
#define MatrixKeypad_Rows__3__HSIOM_SHIFT 28u
#define MatrixKeypad_Rows__3__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Rows__3__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Rows__3__MASK 0x80u
#define MatrixKeypad_Rows__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Rows__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Rows__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Rows__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Rows__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Rows__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Rows__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Rows__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Rows__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Rows__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Rows__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Rows__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Rows__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Rows__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Rows__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Rows__3__PC CYREG_PRT2_PC
#define MatrixKeypad_Rows__3__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Rows__3__PORT 2u
#define MatrixKeypad_Rows__3__PS CYREG_PRT2_PS
#define MatrixKeypad_Rows__3__SHIFT 7u
#define MatrixKeypad_Rows__DR CYREG_PRT2_DR
#define MatrixKeypad_Rows__INTCFG CYREG_PRT2_INTCFG
#define MatrixKeypad_Rows__INTSTAT CYREG_PRT2_INTSTAT
#define MatrixKeypad_Rows__MASK 0xF0u
#define MatrixKeypad_Rows__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MatrixKeypad_Rows__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MatrixKeypad_Rows__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MatrixKeypad_Rows__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MatrixKeypad_Rows__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MatrixKeypad_Rows__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MatrixKeypad_Rows__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MatrixKeypad_Rows__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MatrixKeypad_Rows__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MatrixKeypad_Rows__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MatrixKeypad_Rows__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MatrixKeypad_Rows__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MatrixKeypad_Rows__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MatrixKeypad_Rows__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MatrixKeypad_Rows__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MatrixKeypad_Rows__PC CYREG_PRT2_PC
#define MatrixKeypad_Rows__PC2 CYREG_PRT2_PC2
#define MatrixKeypad_Rows__PORT 2u
#define MatrixKeypad_Rows__PS CYREG_PRT2_PS
#define MatrixKeypad_Rows__SHIFT 4u

/* Clock_Stepper */
#define Clock_Stepper__DIVIDER_MASK 0x0000FFFFu
#define Clock_Stepper__ENABLE CYREG_CLK_DIVIDER_FRAC_C00
#define Clock_Stepper__ENABLE_MASK 0x80000000u
#define Clock_Stepper__FRAC_MASK 0x001F0000u
#define Clock_Stepper__MASK 0x80000000u
#define Clock_Stepper__REGISTER CYREG_CLK_DIVIDER_FRAC_C00

/* isr_ADC12done */
#define isr_ADC12done__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_ADC12done__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_ADC12done__INTC_MASK 0x08u
#define isr_ADC12done__INTC_NUMBER 3u
#define isr_ADC12done__INTC_PRIOR_MASK 0xC0000000u
#define isr_ADC12done__INTC_PRIOR_NUM 3u
#define isr_ADC12done__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_ADC12done__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_ADC12done__INTC_SET_PD_REG CYREG_CM0_ISPR

/* TMC2130_diag01 */
#define TMC2130_diag01__0__DM__MASK 0x7000u
#define TMC2130_diag01__0__DM__SHIFT 12u
#define TMC2130_diag01__0__DR CYREG_PRT1_DR
#define TMC2130_diag01__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define TMC2130_diag01__0__HSIOM_MASK 0x000F0000u
#define TMC2130_diag01__0__HSIOM_SHIFT 16u
#define TMC2130_diag01__0__INTCFG CYREG_PRT1_INTCFG
#define TMC2130_diag01__0__INTSTAT CYREG_PRT1_INTSTAT
#define TMC2130_diag01__0__MASK 0x10u
#define TMC2130_diag01__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TMC2130_diag01__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TMC2130_diag01__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TMC2130_diag01__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TMC2130_diag01__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TMC2130_diag01__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TMC2130_diag01__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TMC2130_diag01__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TMC2130_diag01__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TMC2130_diag01__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TMC2130_diag01__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TMC2130_diag01__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TMC2130_diag01__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TMC2130_diag01__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TMC2130_diag01__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TMC2130_diag01__0__PC CYREG_PRT1_PC
#define TMC2130_diag01__0__PC2 CYREG_PRT1_PC2
#define TMC2130_diag01__0__PORT 1u
#define TMC2130_diag01__0__PS CYREG_PRT1_PS
#define TMC2130_diag01__0__SHIFT 4u
#define TMC2130_diag01__1__DM__MASK 0x38000u
#define TMC2130_diag01__1__DM__SHIFT 15u
#define TMC2130_diag01__1__DR CYREG_PRT1_DR
#define TMC2130_diag01__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define TMC2130_diag01__1__HSIOM_MASK 0x00F00000u
#define TMC2130_diag01__1__HSIOM_SHIFT 20u
#define TMC2130_diag01__1__INTCFG CYREG_PRT1_INTCFG
#define TMC2130_diag01__1__INTSTAT CYREG_PRT1_INTSTAT
#define TMC2130_diag01__1__MASK 0x20u
#define TMC2130_diag01__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TMC2130_diag01__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TMC2130_diag01__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TMC2130_diag01__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TMC2130_diag01__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TMC2130_diag01__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TMC2130_diag01__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TMC2130_diag01__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TMC2130_diag01__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TMC2130_diag01__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TMC2130_diag01__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TMC2130_diag01__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TMC2130_diag01__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TMC2130_diag01__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TMC2130_diag01__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TMC2130_diag01__1__PC CYREG_PRT1_PC
#define TMC2130_diag01__1__PC2 CYREG_PRT1_PC2
#define TMC2130_diag01__1__PORT 1u
#define TMC2130_diag01__1__PS CYREG_PRT1_PS
#define TMC2130_diag01__1__SHIFT 5u
#define TMC2130_diag01__DR CYREG_PRT1_DR
#define TMC2130_diag01__INTCFG CYREG_PRT1_INTCFG
#define TMC2130_diag01__INTSTAT CYREG_PRT1_INTSTAT
#define TMC2130_diag01__MASK 0x30u
#define TMC2130_diag01__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TMC2130_diag01__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TMC2130_diag01__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TMC2130_diag01__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TMC2130_diag01__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TMC2130_diag01__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TMC2130_diag01__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TMC2130_diag01__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TMC2130_diag01__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TMC2130_diag01__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TMC2130_diag01__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TMC2130_diag01__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TMC2130_diag01__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TMC2130_diag01__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TMC2130_diag01__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TMC2130_diag01__PC CYREG_PRT1_PC
#define TMC2130_diag01__PC2 CYREG_PRT1_PC2
#define TMC2130_diag01__PORT 1u
#define TMC2130_diag01__PS CYREG_PRT1_PS
#define TMC2130_diag01__SHIFT 4u
#define TMC2130_diag01__SNAP CYREG_PRT1_INTSTAT

/* WireSnsTimeout */
#define WireSnsTimeout_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define WireSnsTimeout_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define WireSnsTimeout_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define WireSnsTimeout_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define WireSnsTimeout_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define WireSnsTimeout_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define WireSnsTimeout_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define WireSnsTimeout_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define WireSnsTimeout_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define WireSnsTimeout_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define WireSnsTimeout_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define WireSnsTimeout_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_KeyPressed */
#define isr_KeyPressed__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_KeyPressed__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_KeyPressed__INTC_MASK 0x40u
#define isr_KeyPressed__INTC_NUMBER 6u
#define isr_KeyPressed__INTC_PRIOR_MASK 0xC00000u
#define isr_KeyPressed__INTC_PRIOR_NUM 3u
#define isr_KeyPressed__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_KeyPressed__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_KeyPressed__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Stepper_CtrlReg */
#define Stepper_CtrlReg_Sync_ctrl_reg__0__MASK 0x01u
#define Stepper_CtrlReg_Sync_ctrl_reg__0__POS 0
#define Stepper_CtrlReg_Sync_ctrl_reg__1__MASK 0x02u
#define Stepper_CtrlReg_Sync_ctrl_reg__1__POS 1
#define Stepper_CtrlReg_Sync_ctrl_reg__2__MASK 0x04u
#define Stepper_CtrlReg_Sync_ctrl_reg__2__POS 2
#define Stepper_CtrlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Stepper_CtrlReg_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define Stepper_CtrlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Stepper_CtrlReg_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_03
#define Stepper_CtrlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Stepper_CtrlReg_Sync_ctrl_reg__MASK 0x07u
#define Stepper_CtrlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Stepper_CtrlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Stepper_CtrlReg_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_03

/* isr_BtnLongPress */
#define isr_BtnLongPress__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_BtnLongPress__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_BtnLongPress__INTC_MASK 0x10u
#define isr_BtnLongPress__INTC_NUMBER 4u
#define isr_BtnLongPress__INTC_PRIOR_MASK 0xC0u
#define isr_BtnLongPress__INTC_PRIOR_NUM 3u
#define isr_BtnLongPress__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_BtnLongPress__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_BtnLongPress__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_TMC2130_fail */
#define isr_TMC2130_fail__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_TMC2130_fail__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_TMC2130_fail__INTC_MASK 0x02u
#define isr_TMC2130_fail__INTC_NUMBER 1u
#define isr_TMC2130_fail__INTC_PRIOR_MASK 0xC000u
#define isr_TMC2130_fail__INTC_PRIOR_NUM 3u
#define isr_TMC2130_fail__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_TMC2130_fail__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_TMC2130_fail__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_WireNotFound */
#define isr_WireNotFound__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_WireNotFound__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_WireNotFound__INTC_MASK 0x1000u
#define isr_WireNotFound__INTC_NUMBER 12u
#define isr_WireNotFound__INTC_PRIOR_MASK 0xC0u
#define isr_WireNotFound__INTC_PRIOR_NUM 3u
#define isr_WireNotFound__INTC_PRIOR_REG CYREG_CM0_IPR3
#define isr_WireNotFound__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_WireNotFound__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_BtnShortPress */
#define isr_BtnShortPress__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_BtnShortPress__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_BtnShortPress__INTC_MASK 0x20u
#define isr_BtnShortPress__INTC_NUMBER 5u
#define isr_BtnShortPress__INTC_PRIOR_MASK 0xC000u
#define isr_BtnShortPress__INTC_PRIOR_NUM 3u
#define isr_BtnShortPress__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_BtnShortPress__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_BtnShortPress__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_KeyPressedLong */
#define isr_KeyPressedLong__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_KeyPressedLong__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_KeyPressedLong__INTC_MASK 0x80u
#define isr_KeyPressedLong__INTC_NUMBER 7u
#define isr_KeyPressedLong__INTC_PRIOR_MASK 0xC0000000u
#define isr_KeyPressedLong__INTC_PRIOR_NUM 3u
#define isr_KeyPressedLong__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_KeyPressedLong__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_KeyPressedLong__INTC_SET_PD_REG CYREG_CM0_ISPR

/* BtnLongPressDetector */
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define BtnLongPressDetector_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* FNbutton_inputStateReg */
#define FNbutton_inputStateReg_sts_sts_reg__0__MASK 0x01u
#define FNbutton_inputStateReg_sts_sts_reg__0__POS 0
#define FNbutton_inputStateReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define FNbutton_inputStateReg_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define FNbutton_inputStateReg_sts_sts_reg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define FNbutton_inputStateReg_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define FNbutton_inputStateReg_sts_sts_reg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define FNbutton_inputStateReg_sts_sts_reg__MASK 0x01u
#define FNbutton_inputStateReg_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_00
#define FNbutton_inputStateReg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define FNbutton_inputStateReg_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_00

/* isr_StepPulserFifoNotEmpty */
#define isr_StepPulserFifoNotEmpty__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_StepPulserFifoNotEmpty__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_StepPulserFifoNotEmpty__INTC_MASK 0x200u
#define isr_StepPulserFifoNotEmpty__INTC_NUMBER 9u
#define isr_StepPulserFifoNotEmpty__INTC_PRIOR_MASK 0xC000u
#define isr_StepPulserFifoNotEmpty__INTC_PRIOR_NUM 3u
#define isr_StepPulserFifoNotEmpty__INTC_PRIOR_REG CYREG_CM0_IPR2
#define isr_StepPulserFifoNotEmpty__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_StepPulserFifoNotEmpty__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "WireCutterPSoC4_V245"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 44000000U
#define CYDEV_BCLK__HFCLK__KHZ 44000U
#define CYDEV_BCLK__HFCLK__MHZ 44U
#define CYDEV_BCLK__SYSCLK__HZ 44000000U
#define CYDEV_BCLK__SYSCLK__KHZ 44000U
#define CYDEV_BCLK__SYSCLK__MHZ 44U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0600
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
