
*** Running vivado
    with args -log fifo_fallthrough.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_fallthrough.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Apr  5 14:25:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fifo_fallthrough.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1510.730 ; gain = 51.836 ; free physical = 19233 ; free virtual = 26889
Command: synth_design -top fifo_fallthrough -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33188
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1959.555 ; gain = 442.883 ; free physical = 18459 ; free virtual = 26121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo_fallthrough' [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/fifo_fallthrough.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_ctrl' [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/fifo_ctrl.sv:23]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6090] variable 'empty_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/fifo_ctrl.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ctrl' (0#1) [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/fifo_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/regfile.sv:23]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_fallthrough' (0#1) [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/fifo_fallthrough.sv:23]
WARNING: [Synth 8-7137] Register registers_reg[15] in module regfile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/regfile.sv:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2031.523 ; gain = 514.852 ; free physical = 18374 ; free virtual = 26039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2049.336 ; gain = 532.664 ; free physical = 18369 ; free virtual = 26034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2057.340 ; gain = 540.668 ; free physical = 18364 ; free virtual = 26029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2066.246 ; gain = 549.574 ; free physical = 18345 ; free virtual = 26013
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2203.168 ; gain = 686.496 ; free physical = 18584 ; free virtual = 26267
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2206.137 ; gain = 689.465 ; free physical = 18586 ; free virtual = 26268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2206.137 ; gain = 689.465 ; free physical = 18587 ; free virtual = 26269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2350.949 ; gain = 834.277 ; free physical = 18494 ; free virtual = 26172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2350.949 ; gain = 834.277 ; free physical = 18496 ; free virtual = 26173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2350.949 ; gain = 834.277 ; free physical = 18496 ; free virtual = 26173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2350.949 ; gain = 834.277 ; free physical = 18496 ; free virtual = 26173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2350.949 ; gain = 834.277 ; free physical = 18496 ; free virtual = 26173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2350.949 ; gain = 834.277 ; free physical = 18496 ; free virtual = 26173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     3|
|3     |LUT2  |     4|
|4     |LUT3  |     2|
|5     |LUT4  |     3|
|6     |LUT5  |     2|
|7     |LUT6  |   148|
|8     |MUXF7 |    64|
|9     |MUXF8 |    32|
|10    |FDCE  |   489|
|11    |FDPE  |     1|
|12    |FDRE  |    32|
|13    |IBUF  |    36|
|14    |OBUF  |    34|
+------+------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |   851|
|2     |  buffer     |regfile   |   737|
|3     |  controller |fifo_ctrl |    43|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2350.949 ; gain = 834.277 ; free physical = 18496 ; free virtual = 26174
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2350.949 ; gain = 834.277 ; free physical = 18496 ; free virtual = 26174
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2350.957 ; gain = 834.277 ; free physical = 18496 ; free virtual = 26174
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.824 ; gain = 0.000 ; free physical = 18481 ; free virtual = 26159
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.445 ; gain = 0.000 ; free physical = 18552 ; free virtual = 26246
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: dd7b67ae
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2512.445 ; gain = 1001.715 ; free physical = 18553 ; free virtual = 26246
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1731.456; main = 1731.456; forked = 267.782
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2993.398; main = 2512.449; forked = 918.242
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2536.457 ; gain = 0.000 ; free physical = 18553 ; free virtual = 26246
INFO: [Common 17-1381] The checkpoint '/home/cole/Documents/SoC/SoC.runs/synth_1/fifo_fallthrough.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fifo_fallthrough_utilization_synth.rpt -pb fifo_fallthrough_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  5 14:26:13 2025...
