
---------- Begin Simulation Statistics ----------
final_tick                               402553739000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215261                       # Simulator instruction rate (inst/s)
host_mem_usage                                8556660                       # Number of bytes of host memory used
host_op_rate                                   348941                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.52                       # Real time elapsed on the host
host_tick_rate                            12379084386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      11347155                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.402554                       # Number of seconds simulated
sim_ticks                                402553739000                       # Number of ticks simulated
system.cpu.Branches                           1110509                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      11347155                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1207392                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            40                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      980019                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        260168                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9172099                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        402553739                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  402553739                       # Number of busy cycles
system.cpu.num_cc_register_reads              5934978                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5610817                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       986239                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    661                       # Number of float alu accesses
system.cpu.num_fp_insts                           661                       # number of float instructions
system.cpu.num_fp_register_reads                  959                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 363                       # number of times the floating registers were written
system.cpu.num_func_calls                        8317                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              11461735                       # Number of integer alu accesses
system.cpu.num_int_insts                     11461735                       # number of integer instructions
system.cpu.num_int_register_reads            22575477                       # number of times the integer registers were read
system.cpu.num_int_register_writes            9532463                       # number of times the integer registers were written
system.cpu.num_load_insts                     1207070                       # Number of load instructions
system.cpu.num_mem_refs                       2186702                       # number of memory refs
system.cpu.num_store_insts                     979632                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 14978      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                   9126838     79.52%     79.65% # Class of executed instruction
system.cpu.op_class::IntMult                   148331      1.29%     80.94% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::FloatAdd                      11      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.94% # Class of executed instruction
system.cpu.op_class::SimdAlu                      100      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdCvt                       84      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                     145      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.95% # Class of executed instruction
system.cpu.op_class::MemRead                  1207012     10.52%     91.46% # Class of executed instruction
system.cpu.op_class::MemWrite                  979402      8.53%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  58      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                230      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   11477231                       # Class of executed instruction
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       530359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         7675                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        1061353                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             7675                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       520499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1044248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1694                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       519921                       # Transaction distribution
system.membus.trans_dist::CleanEvict              578                       # Transaction distribution
system.membus.trans_dist::ReadExReq            522055                       # Transaction distribution
system.membus.trans_dist::ReadExResp           522055                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1694                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      1567997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      1567997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1567997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave     66794880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total     66794880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66794880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            523749                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  523749    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              523749                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3123932000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2774158500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9168928                       # number of demand (read+write) hits
system.icache.demand_hits::total              9168928                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9168928                       # number of overall hits
system.icache.overall_hits::total             9168928                       # number of overall hits
system.icache.demand_misses::.cpu.inst           3171                       # number of demand (read+write) misses
system.icache.demand_misses::total               3171                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst          3171                       # number of overall misses
system.icache.overall_misses::total              3171                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    754493000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    754493000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    754493000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    754493000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9172099                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9172099                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9172099                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9172099                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000346                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000346                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000346                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000346                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 237935.351624                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 237935.351624                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 237935.351624                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 237935.351624                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst         3171                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total          3171                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst         3171                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total         3171                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    748151000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    748151000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    748151000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    748151000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000346                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000346                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000346                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000346                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 235935.351624                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 235935.351624                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 235935.351624                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 235935.351624                       # average overall mshr miss latency
system.icache.replacements                       2737                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9168928                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9168928                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst          3171                       # number of ReadReq misses
system.icache.ReadReq_misses::total              3171                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    754493000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    754493000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9172099                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9172099                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000346                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000346                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 237935.351624                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 237935.351624                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst         3171                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total         3171                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    748151000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    748151000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000346                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000346                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 235935.351624                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 235935.351624                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               297.350848                       # Cycle average of tags in use
system.icache.tags.total_refs                 9172099                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                  3171                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs               2892.494166                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   297.350848                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.580763                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.580763                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9175270                       # Number of tag accesses
system.icache.tags.data_accesses              9175270                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           60032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        33459904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            33519936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        60032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          60032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     33274944                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         33274944                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              938                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           522811                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               523749                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        519921                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              519921                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             149128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           83119099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               83268227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        149128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            149128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        82659632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              82659632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        82659632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            149128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          83119099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             165927859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    519921.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       938.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    522809.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.011973320500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         28883                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         28883                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1670815                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              491011                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       523749                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      519921                       # Number of write requests accepted
system.mem_ctrl.readBursts                     523749                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    519921                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              32791                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              32693                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              32711                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              32634                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              32682                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              32781                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              32704                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              32863                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              32853                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              32737                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             32735                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             32768                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             32737                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             32713                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             32647                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             32698                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              32494                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              32490                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              32481                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              32487                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              32485                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              32490                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              32490                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              32552                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              32493                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              32488                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             32487                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             32491                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             32494                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             32488                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             32488                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             32496                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.42                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    5245481250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  2618735000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              15065737500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10015.30                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28765.30                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    413886                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   429600                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.02                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 82.63                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 523749                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                519921                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   523746                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   28884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   28883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   28883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   28883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   28883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   28883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   28883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       200155                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     333.706497                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    280.194588                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    159.933295                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         20585     10.28%     10.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        39475     19.72%     30.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        39331     19.65%     49.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        39278     19.62%     69.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        61409     30.68%     99.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           74      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        200155                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        28883                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.125645                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.019877                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev       8.224494                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63           28871     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127             1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          28883                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        28883                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             28883    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          28883                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                33519808                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 33273216                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 33519936                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              33274944                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         83.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         82.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      83.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      82.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.30                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.65                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.65                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   402540815000                       # Total gap between requests
system.mem_ctrl.avgGap                      385697.41                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        60032                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     33459776                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     33273216                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 149127.915565081843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 83118780.819472149014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 82655339.589331194758                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          938                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       522811                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       519921                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     29558750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  15036178750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 9393661188500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31512.53                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28760.26                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  18067477.92                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     80.82                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             714099960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             379553130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           1869880320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          1356808500                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      31776888000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      109791706530                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       62124462240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        208013398680                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         516.734484                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 160568306500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  13442000000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 228543432500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             715006740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             380035095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           1869673260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          1357038180                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      31776888000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      109684909050                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       62214396960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        207997947285                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         516.696101                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 160802406500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  13442000000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 228309332500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2087                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            3315                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5402                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2087                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           3315                       # number of overall hits
system.l2cache.overall_hits::total               5402                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1084                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        524508                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            525592                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1084                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       524508                       # number of overall misses
system.l2cache.overall_misses::total           525592                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    694793000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 377699510000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 378394303000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    694793000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 377699510000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 378394303000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3171                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       527823                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          530994                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3171                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       527823                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         530994                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.341848                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.993719                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.989827                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.341848                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.993719                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.989827                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 640952.952030                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 720102.476988                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 719939.236138                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 640952.952030                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 720102.476988                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 719939.236138                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         522129                       # number of writebacks
system.l2cache.writebacks::total               522129                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1084                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       524508                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       525592                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1084                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       524508                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       525592                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    673113000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 367209350000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 367882463000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    673113000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 367209350000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 367882463000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.341848                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.993719                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.989827                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.341848                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.993719                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.989827                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 620952.952030                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 700102.476988                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 699939.236138                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 620952.952030                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 700102.476988                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 699939.236138                       # average overall mshr miss latency
system.l2cache.replacements                    527560                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       525440                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       525440                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       525440                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       525440                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         1776                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1776                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          100                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             100                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          211                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           211                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data        92000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total        92000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          311                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          311                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.678457                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.678457                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data   436.018957                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total   436.018957                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          211                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          211                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     15735000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     15735000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.678457                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.678457                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 74573.459716                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 74573.459716                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          582                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              582                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       522260                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         522260                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 376978520000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 376978520000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       522842                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       522842                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.998887                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.998887                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 721821.544824                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 721821.544824                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       522260                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       522260                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 366533320000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 366533320000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.998887                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.998887                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 701821.544824                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 701821.544824                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2087                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2733                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         4820                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1084                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3332                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    694793000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    720990000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1415783000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3171                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         4981                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         8152                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.341848                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.451315                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.408734                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 640952.952030                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 320725.088968                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 424904.861945                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1084                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2248                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3332                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    673113000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    676030000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1349143000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.341848                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.451315                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.408734                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 620952.952030                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 300725.088968                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 404904.861945                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              547.840845                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1059367                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               528584                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.004160                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    18.027858                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   319.146540                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   210.666447                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.017605                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.311667                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.205729                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.535001                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          666                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1589937                       # Number of tag accesses
system.l2cache.tags.data_accesses             1589937                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst              138                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             1456                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 1594                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst             138                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            1456                       # number of overall hits
system.l3Dram.overall_hits::total                1594                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            946                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data         523052                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total             523998                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           946                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data        523052                       # number of overall misses
system.l3Dram.overall_misses::total            523998                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    643311000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 356119936000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 356763247000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    643311000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 356119936000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 356763247000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         1084                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data       524508                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           525592                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         1084                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data       524508                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          525592                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.872694                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.997224                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.996967                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.872694                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.997224                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.996967                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 680032.769556                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 680849.965204                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 680848.489880                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 680032.769556                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 680849.965204                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 680848.489880                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks          520393                       # number of writebacks
system.l3Dram.writebacks::total                520393                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          946                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data       523052                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total        523998                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          946                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data       523052                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total       523998                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    595065000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 329444284000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 330039349000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    595065000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 329444284000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 330039349000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.872694                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.997224                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.996967                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.872694                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.997224                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.996967                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 629032.769556                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 629849.965204                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 629848.489880                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 629032.769556                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 629849.965204                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 629848.489880                       # average overall mshr miss latency
system.l3Dram.replacements                     522416                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks       522129                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total       522129                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks       522129                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total       522129                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          616                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          616                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          208                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              208                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data            3                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total              3                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          211                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          211                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.014218                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.014218                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data       543000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total       543000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.014218                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.014218                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           163                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               163                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data       522097                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total          522097                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 355557547000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 355557547000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data       522260                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total        522260                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.999688                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.999688                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 681018.176699                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 681018.176699                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data       522097                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total       522097                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 328930600000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 328930600000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.999688                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.999688                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 630018.176699                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 630018.176699                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst          138                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         1293                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          1431                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          946                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          955                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         1901                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    643311000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    562389000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   1205700000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         1084                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         2248                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         3332                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.872694                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.424822                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.570528                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 680032.769556                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 588889.005236                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 634245.134140                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          946                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          955                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         1901                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    595065000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    513684000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   1108749000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.872694                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.424822                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.570528                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 629032.769556                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 537889.005236                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 583245.134140                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse               846.182989                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 1049469                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                524792                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.999781                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     5.665512                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   382.763192                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data   457.754285                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.001383                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.093448                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.111756                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.206588                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         2376                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1000                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1264                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               1574890                       # Number of tag accesses
system.l3Dram.tags.data_accesses              1574890                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1528998                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1528998                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1529006                       # number of overall hits
system.dcache.overall_hits::total             1529006                       # number of overall hits
system.dcache.demand_misses::.cpu.data         528130                       # number of demand (read+write) misses
system.dcache.demand_misses::total             528130                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        528326                       # number of overall misses
system.dcache.overall_misses::total            528326                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 380404370000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 380404370000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 380404370000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 380404370000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2057128                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2057128                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2057332                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2057332                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.256732                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.256732                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.256802                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.256802                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 720285.478954                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 720285.478954                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 720018.265238                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 720018.265238                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          525440                       # number of writebacks
system.dcache.writebacks::total                525440                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          192                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             192                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          192                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            192                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data       527938                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        527938                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       528134                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       528134                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 379238495000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 379238495000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 379379984000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 379379984000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.256638                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.256638                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.256708                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.256708                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 718339.075801                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 718339.075801                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 718340.390886                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 718340.390886                       # average overall mshr miss latency
system.dcache.replacements                     527311                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1202400                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1202400                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          4785                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              4785                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    665568000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    665568000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1207185                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1207185                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.003964                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.003964                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 139094.670846                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 139094.670846                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         4785                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         4785                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    655998000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    655998000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003964                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.003964                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 137094.670846                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 137094.670846                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         326598                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             326598                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       523345                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           523345                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 379738802000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 379738802000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       849943                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         849943                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.615741                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.615741                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 725599.369441                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 725599.369441                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data          192                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total           192                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data       523153                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       523153                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 378582497000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 378582497000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.615515                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.615515                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 723655.406736                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 723655.406736                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data             8                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                 8                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          196                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             196                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          204                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           204                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.960784                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.960784                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          196                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          196                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    141489000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    141489000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.960784                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.960784                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 721882.653061                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 721882.653061                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               193.497254                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2057140                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                527823                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  3.897405                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   193.497254                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.377924                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.377924                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2585155                       # Number of tag accesses
system.dcache.tags.data_accesses              2585155                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          241                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total            249                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst            8                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          241                       # number of overall hits
system.DynamicCache.overall_hits::total           249                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          938                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data       522811                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total       523749                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          938                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data       522811                       # number of overall misses
system.DynamicCache.overall_misses::total       523749                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    545779000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 302737302000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 303283081000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    545779000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 302737302000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 303283081000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          946                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data       523052                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total       523998                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          946                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data       523052                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total       523998                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.991543                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.999539                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.999525                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.991543                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.999539                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.999525                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581853.944563                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 579056.871412                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 579061.880786                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581853.944563                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 579056.871412                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 579061.880786                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks       519921                       # number of writebacks
system.DynamicCache.writebacks::total          519921                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          938                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data       522811                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total       523749                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          938                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data       522811                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total       523749                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    423839000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 234771872000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 235195711000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    423839000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 234771872000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 235195711000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.991543                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.999539                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.999525                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.991543                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.999539                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.999525                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451853.944563                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 449056.871412                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 449061.880786                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451853.944563                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 449056.871412                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 449061.880786                       # average overall mshr miss latency
system.DynamicCache.replacements              1041708                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks       520393                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total       520393                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks       520393                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total       520393                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          492                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          492                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data            3                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data           42                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           42                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data       522055                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total       522055                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 302298193000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 302298193000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data       522097                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total       522097                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.999920                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.999920                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 579054.300792                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 579054.300792                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data       522055                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total       522055                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 234431043000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 234431043000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.999920                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.999920                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 449054.300792                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 449054.300792                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          199                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total          207                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          938                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          756                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         1694                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    545779000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    439109000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    984888000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          946                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          955                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         1901                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.991543                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.791623                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.891110                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581853.944563                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 580832.010582                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581397.874852                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          938                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          756                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         1694                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    423839000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    340829000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    764668000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.991543                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.791623                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.891110                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451853.944563                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 450832.010582                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451397.874852                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse         846.183757                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           1044703                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         1044084                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.000593                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   257.033022                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   383.956786                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data   205.193948                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.062752                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.093739                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.050096                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.206588                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         2376                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3          992                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         1309                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         2089279                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        2089279                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                8152                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       2087883                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             13634                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               311                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              311                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             522842                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            522842                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           8152                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      1583579                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         9079                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 1592658                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     67408832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       202944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 67611776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           1571469                       # Total snoops (count)
system.l2bar.snoopTraffic                    99996352                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            2102774                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.003650                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.060304                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  2095099     99.64%     99.64% # Request fanout histogram
system.l2bar.snoop_fanout::1                     7675      0.36%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total              2102774                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           2112233000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             9513000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          1583780000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 402553739000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 402553739000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
