0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/3_half_adder/3_half_adder.srcs/sources_1/new/half_adder.v,1659810479,verilog,,F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/4_Full_adder/4_Full_adder.srcs/sim_1/new/full_adder_tb.v,,half_adder,,,,,,,,
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/4_Full_adder/4_Full_adder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/4_Full_adder/4_Full_adder.srcs/sim_1/new/full_adder_tb.v,1659810284,verilog,,,,full_adder_tb,,,,,,,,
F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/4_Full_adder/4_Full_adder.srcs/sources_1/new/full_adder.v,1659811068,verilog,,F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/3_half_adder/3_half_adder.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
