// This Source Code Form is subject to the terms of the Mozilla Public
// License, v. 2.0. If a copy of the MPL was not distributed with this
// file, You can obtain one at https://mozilla.org/MPL/2.0/.
//
// SWD (Serial Wire Debug) control from the RoT to the SP
//
// The ARM Debug Interface Specification (ADI) describes the Serial Wire Debug
// Port (SW-DP) protocol. This is frequently implemented as a bit-bang protocol
// (setting the GPIO pins manually). Per 5.3.2 of ADIv5
//
// A successful write operation consists of three phases:
// - an eight-bit write packet request, from the host to the target
// - a three-bit OK acknowledge response, from the target to the host
// - a 33-bit data write phase, from the host to the target.
//
// There is one bit of turnaround between the request and acknowledge and
// the acknowledge and write phase.
//
// Per 5.3.3 of ADIv5
//
// A successful read operation consists of three phases:
// - an eight-bit read packet request, from the host to the target
// - a three-bit OK acknowledge response, from the target to the host
// - a 33-bit data read phase, where data is transferred from the target to the
//   host
//
// There is one bit of turnaround between the request and acknowledge.
//
// It turns out this specification can be implemented on top of a SPI block
// with some specific implementation details:
//
// - SPI has 4 pins (MOSI, MISO, CS, CSK) and importantly expects MOSI and MISO
//   to be separate. This is in contrast to SWD which assumes a single pin for
//   both input and output. For our SPI implementation, we tie MOSI and MISO
//   together and configure exactly one of MOSI or MISO for use with SPI at a
//   time.
//
//   A side effect of this choice is that reading needs to be precise with the
//   specification. Adding extra idle cycles is fairly easy when writing but
//   that is not possible with reading.
//
// - The LPC55 can transmit between 4 and 16 bits at a time. This makes
//   makes transmitting the various combinations of phases and turnaround bits
//   a bit of a pain. This is broken up into the following combinations:
//
//   -- 8-bit packet write
//   -- 4-bit ACK read (turnaround + three bits of response)
//   -- 34-bit write (one bit turnaround, 32 bits data, one bit parity) broken
//      up into 9 bit + 8 bit + 8 bit + 9 bit writes
//   -- 33-bit read (32 bits data, one bit parity) broken up into 8 bit +
//      8 bit + 8 bit + 9 bit reads. There is also one bit of turnaround after
//      the read but this is aborbed into idle cycles.
//
// - The SWD protocol is LSB first. This works very well when bit-banging but
//   somewhat less well with a register based hardware block such as SPI. The
//   SPI controller can do LSB first transfers but it turns out to be easier to
//   debug and understand if we keep it in MSB form and reverse bits where
//   needed. Endianness is one of the hardest problems in programming after
//   all.

#![no_std]
#![no_main]

use drv_lpc55_spi as spi_core;
use drv_lpc55_syscon_api::{Peripheral, Syscon};
use drv_sp_ctrl_api::SpCtrlError;
use idol_runtime::{
    LeaseBufReader, LeaseBufWriter, Leased, LenLimit, RequestError, R, W,
};
use lpc55_pac as device;
use ringbuf::*;
use userlib::*;

#[derive(Copy, Clone, PartialEq)]
enum Trace {
    Idcode(u32),
    Idr(u32),
    MemVal(u32),
    SwdRead(Port, RawSwdReg),
    SwdWrite(Port, RawSwdReg, u32),
    ReadCmd,
    WriteCmd,
    None,
    AckErr(Ack),
    DongleDetected,
    Dhcsr(u32),
    ParityFail { data: u32, received_parity: u16 },
}

ringbuf!(Trace, 128, Trace::None);

task_slot!(SYSCON, syscon_driver);
task_slot!(GPIO, gpio_driver);

#[derive(Copy, Clone, PartialEq)]
enum Ack {
    //Ok,
    Wait,
    Fault,
    Protocol,
}

// ADIv5 11.2.1 describes the CSW bits. Several of those fields (DbgSwEnable,
// Prot, SPIDEN) are implementation defined. RM0433 60.4.2 gives us the details
// of the implementation we care about. Note that the "Cacheable" bit (bit 27)
// is essential to correctly read memory that is in fact dirty in the L1 and
// has not been written back to SRAM!

// Full 32-bit word transfer
const CSW_SIZE32: u32 = 0x00000002;
// Increment by size bytes in the transaction
const CSW_SADDRINC: u32 = 0x00000010;
// AP access enabled
const CSW_DBGSTAT: u32 = 0x00000040;
// Cacheable + privileged + data access
const CSW_HPROT: u32 = 0x0b000000;

const DP_CTRL_CDBGPWRUPREQ: u32 = 1 << 28;
const DP_CTRL_CDBGPWRUPACK: u32 = 1 << 29;

// See Ch5 of ARM ADI for bit pattern
const START_BIT: u8 = 7;
// Stop is bit 1 and always 0
const PARITY_BIT: u8 = 2;
const ADDR_BITS: u8 = 3;

const RDWR_BIT: u8 = 5;
const APDP_BIT: u8 = 6;
const PARK_BIT: u8 = 0;

const START_VAL: u8 = 1 << START_BIT;
const PARK_VAL: u8 = 1 << PARK_BIT;

const DHCSR: u32 = 0xE000EDF0;
const DHCSR_HALT_MAGIC: u32 = 0xa05f_0003;
const DHCSR_RESUME_MAGIC: u32 = 0xa05f_0000;
const DHCSR_S_HALT: u32 = 1 << 17;
const DHCSR_S_REGRDY: u32 = 1 << 16;

const DCRSR: u32 = 0xE000EDF4;
const DCRDR: u32 = 0xE000EDF8;

#[derive(Copy, Clone, PartialEq)]
enum Port {
    DP = 0,
    AP = 1,
}

#[repr(u8)]
#[derive(Copy, Clone, PartialEq)]
enum DpRead {
    IDCode = 0x0,
    Ctrl = 0x4,
    //Resend = 0x8,
    Rdbuf = 0xc,
}

impl DpRead {
    fn addr_bits(&self) -> u8 {
        // Everything in SWD is transmitted LSB first.
        // This represents bits [2:3] of the address in the form we want
        // to transfer.
        match *self {
            DpRead::IDCode => 0b00,
            DpRead::Ctrl => 0b10,
            DpRead::Rdbuf => 0b11,
        }
    }
}

#[repr(u8)]
#[derive(Copy, Clone, PartialEq)]
enum DpWrite {
    Abort = 0x0,
    Ctrl = 0x4,
    Select = 0x8,
}

impl DpWrite {
    fn addr_bits(&self) -> u8 {
        // Everything in SWD is transmitted LSB first.
        // This represents bits [2:3] of the address in the form we want
        // to transfer.
        match *self {
            DpWrite::Abort => 0b00,
            DpWrite::Ctrl => 0b10,
            DpWrite::Select => 0b01,
        }
    }
}

#[repr(u8)]
#[derive(Copy, Clone, PartialEq)]
enum RawSwdReg {
    DpRead(DpRead),
    DpWrite(DpWrite),
    ApRead(ApReg),
    ApWrite(ApReg),
}

#[repr(u8)]
#[derive(Copy, Clone, PartialEq)]
// Be picky and match the spec
#[allow(clippy::upper_case_acronyms)]
enum ApReg {
    CSW = 0x0,
    TAR = 0x4,
    DRW = 0xC,
    //BD0 = 0x10,
    //BD1 = 0x14,
    //BD2 = 0x18,
    //BD3 = 0x1C,
    //ROM = 0xF8,
    IDR = 0xFC,
}

impl ApReg {
    fn addr_bits(&self) -> u8 {
        // Everything in SWD is transmitted LSB first.
        // This represents bits [2:3] of the address in the form we want
        // to transfer.
        match *self {
            ApReg::CSW => 0b00,
            ApReg::TAR => 0b10,
            ApReg::DRW => 0b11,

            ApReg::IDR => 0b11,
        }
    }
}

// represents the port + register
struct ApAddr(u32, ApReg);

fn get_addr_and_rw(reg: RawSwdReg) -> (u8, u8) {
    match reg {
        RawSwdReg::DpRead(v) => (1 << RDWR_BIT, v.addr_bits() << ADDR_BITS),
        RawSwdReg::DpWrite(v) => (0 << RDWR_BIT, v.addr_bits() << ADDR_BITS),
        RawSwdReg::ApRead(v) => (1 << RDWR_BIT, v.addr_bits() << ADDR_BITS),
        RawSwdReg::ApWrite(v) => (0 << RDWR_BIT, v.addr_bits() << ADDR_BITS),
    }
}

// The parity is only over 4 of the bits
fn calc_parity(val: u8) -> u8 {
    let b = val >> 3 & 0xf;

    ((b.count_ones() % 2) as u8) << PARITY_BIT
}

#[derive(Copy, Clone, PartialEq)]
struct MemTransaction {
    total_word_cnt: usize,
    read_cnt: usize,
}

struct ServerImpl {
    spi: spi_core::Spi,
    gpio: TaskId,
    init: bool,
    transaction: Option<MemTransaction>,
}

impl idl::InOrderSpCtrlImpl for ServerImpl {
    fn read_transaction_start(
        &mut self,
        _: &RecvMessage,
        start: u32,
        end: u32,
    ) -> Result<(), RequestError<SpCtrlError>> {
        if !self.init {
            return Err(SpCtrlError::NeedInit.into());
        }
        self.start_read_transaction(start, ((end - start) as usize) / 4)
            .map_err(|_| SpCtrlError::Fault.into())
    }

    fn read_transaction(
        &mut self,
        _: &RecvMessage,
        dest: LenLimit<Leased<W, [u8]>, 4096>,
    ) -> Result<(), RequestError<SpCtrlError>> {
        if !self.init {
            return Err(SpCtrlError::NeedInit.into());
        }

        let cnt = dest.len();
        if cnt % 4 != 0 {
            return Err(SpCtrlError::BadLen.into());
        }
        let mut buf = LeaseBufWriter::<_, 32>::from(dest.into_inner());

        for _ in 0..cnt / 4 {
            match self.read_transaction_word() {
                Ok(r) => {
                    if let Some(w) = r {
                        ringbuf_entry!(Trace::MemVal(w));
                        for b in w.to_le_bytes() {
                            if buf.write(b).is_err() {
                                return Ok(());
                            }
                        }
                    }
                }
                Err(_) => return Err(SpCtrlError::Fault.into()),
            }
        }

        Ok(())
    }

    fn read(
        &mut self,
        _: &RecvMessage,
        addr: u32,
        dest: LenLimit<Leased<W, [u8]>, 4096>,
    ) -> Result<(), RequestError<SpCtrlError>> {
        ringbuf_entry!(Trace::ReadCmd);
        if !self.init {
            return Err(SpCtrlError::NeedInit.into());
        }
        let cnt = dest.len();
        if cnt % 4 != 0 {
            return Err(SpCtrlError::BadLen.into());
        }
        let mut buf = LeaseBufWriter::<_, 32>::from(dest.into_inner());

        for i in 0..cnt / 4 {
            match self.read_single_target_addr(addr + ((i * 4) as u32)) {
                Ok(r) => {
                    ringbuf_entry!(Trace::MemVal(r));
                    for b in r.to_le_bytes() {
                        if buf.write(b).is_err() {
                            return Ok(());
                        }
                    }
                }
                Err(_) => return Err(SpCtrlError::Fault.into()),
            }
        }

        Ok(())
    }

    fn write(
        &mut self,
        _: &RecvMessage,
        addr: u32,
        dest: LenLimit<Leased<R, [u8]>, 4096>,
    ) -> Result<(), RequestError<SpCtrlError>> {
        ringbuf_entry!(Trace::WriteCmd);
        if !self.init {
            return Err(SpCtrlError::NeedInit.into());
        }
        let cnt = dest.len();
        if cnt % 4 != 0 {
            return Err(SpCtrlError::BadLen.into());
        }
        let mut buf = LeaseBufReader::<_, 32>::from(dest.into_inner());

        for i in 0..cnt / 4 {
            let mut word: [u8; 4] = [0; 4];
            for item in &mut word {
                match buf.read() {
                    Some(b) => *item = b,
                    None => return Ok(()),
                };
            }
            if self
                .write_single_target_addr(
                    addr + ((i * 4) as u32),
                    u32::from_le_bytes(word),
                )
                .is_err()
            {
                return Err(SpCtrlError::Fault.into());
            }
        }

        Ok(())
    }

    fn setup(
        &mut self,
        _: &RecvMessage,
    ) -> Result<(), RequestError<SpCtrlError>> {
        if !self.init {
            self.pin_setup();
        }

        if self.swd_dongle_detected() {
            ringbuf_entry!(Trace::DongleDetected);
            return Err(SpCtrlError::DongleDetected.into());
        }

        match self.swd_setup() {
            Ok(_) => {
                self.init = true;
                Ok(())
            }
            Err(_) => Err(SpCtrlError::Fault.into()),
        }
    }

    fn halt(
        &mut self,
        _: &RecvMessage,
    ) -> Result<(), RequestError<SpCtrlError>> {
        match self.write_single_target_addr(DHCSR, DHCSR_HALT_MAGIC) {
            Ok(_) => loop {
                match self.read_single_target_addr(DHCSR) {
                    Ok(dhcsr) => {
                        ringbuf_entry!(Trace::Dhcsr(dhcsr));

                        if dhcsr & DHCSR_S_HALT != 0 {
                            return Ok(());
                        }
                    }
                    Err(_) => {
                        return Err(SpCtrlError::Fault.into());
                    }
                }
            },
            Err(_) => Err(SpCtrlError::Fault.into()),
        }
    }

    fn resume(
        &mut self,
        _: &RecvMessage,
    ) -> Result<(), RequestError<SpCtrlError>> {
        match self.write_single_target_addr(DHCSR, DHCSR_RESUME_MAGIC) {
            Ok(_) => Ok(()),
            Err(_) => Err(SpCtrlError::Fault.into()),
        }
    }

    fn read_core_register(
        &mut self,
        _: &RecvMessage,
        register: u16,
    ) -> Result<u32, RequestError<SpCtrlError>> {
        // C1.6 Debug system registers
        let r = match register {
            // R0-R12
            0b0000000..=0b0001100

            // LR - PSP
            | 0b0001101..=0b0010010

            // CONTROL/FAULTMASK/BASEPRI/PRIMASK
            | 0b0010100

            // FPCSR
            | 0b0100001

            // S0-S31
            | 0b1000000..=0b1011111 => Ok::<u16, SpCtrlError>(register),
            _ => Err(SpCtrlError::InvalidCoreRegister)
        }?;

        if self.write_single_target_addr(DCRSR, r as u32).is_err() {
            return Err(SpCtrlError::Fault.into());
        }

        loop {
            match self.read_single_target_addr(DHCSR) {
                Ok(dhcsr) => {
                    ringbuf_entry!(Trace::Dhcsr(dhcsr));

                    if dhcsr & DHCSR_S_REGRDY != 0 {
                        break;
                    }
                }
                Err(_) => {
                    return Err(SpCtrlError::Fault.into());
                }
            }
        }

        match self.read_single_target_addr(DCRDR) {
            Ok(val) => Ok(val),
            Err(_) => Err(SpCtrlError::Fault.into()),
        }
    }
}

impl ServerImpl {
    fn io_out(&mut self) {
        self.wait_for_mstidle();
        switch_io_out();
    }

    fn io_in(&mut self) {
        self.wait_for_mstidle();
        switch_io_in();
    }

    fn read_ack(&mut self) -> Result<(), Ack> {
        // This read includes the turnaround bit which we
        // don't care about.
        let b = self.read_nibble();

        // We configured the SPI controller to give us back 4 bits,
        // if we got more than that something has gone very wrong
        if b & 0xF0 != 0 {
            ringbuf_entry!(Trace::AckErr(Ack::Protocol));
            return Err(Ack::Protocol);
        }

        // Section 5.3 of ADIv5 describes the bit patterns
        match b & 0x7 {
            0b001 => {
                ringbuf_entry!(Trace::AckErr(Ack::Fault));
                Err(Ack::Fault)
            }
            0b010 => {
                ringbuf_entry!(Trace::AckErr(Ack::Wait));
                Err(Ack::Wait)
            }
            0b100 => Ok(()),
            _ => {
                ringbuf_entry!(Trace::AckErr(Ack::Protocol));
                Err(Ack::Protocol)
            }
        }
    }

    // We purposely poll on these functions instead of waiting for an interrupt
    // because the overhead of the system calls is much higher than the number
    // of cycles we expect to wait given the throughput.

    fn wait_to_tx(&mut self) {
        while !self.spi.can_tx() {
            cortex_m::asm::nop();
        }
    }

    fn wait_for_rx(&mut self) {
        while !self.spi.has_entry() {
            cortex_m::asm::nop();
        }
    }

    fn wait_for_mstidle(&mut self) {
        while !self.spi.mstidle() {
            cortex_m::asm::nop();
        }
    }

    fn tx_byte(&mut self, byte: u8) {
        self.wait_to_tx();
        self.spi.send_u8_no_rx(byte);
    }

    // SW-DP is intended to be used as a bit based protocol.
    // The smallest unit the SPI controller can do is 4 bits
    fn read_nibble(&mut self) -> u8 {
        self.wait_to_tx();
        self.spi.send_raw_data(0x0, true, false, 4);
        self.wait_for_rx();
        self.spi.read_u8()
    }

    fn read_byte(&mut self) -> u8 {
        self.wait_to_tx();
        self.spi.send_raw_data(0x0, true, false, 8);
        self.wait_for_rx();
        self.spi.read_u8()
    }

    fn read_nine_bits(&mut self) -> u16 {
        self.wait_to_tx();
        self.spi.send_raw_data(0x0, true, false, 9);
        self.wait_for_rx();
        self.spi.read_u16()
    }

    fn swd_transfer_cmd(
        &mut self,
        port: Port,
        reg: RawSwdReg,
    ) -> Result<(), Ack> {
        self.io_out();

        // has our start and stop bits set
        let mut byte: u8 = START_VAL | PARK_VAL;

        let (rd, abits) = get_addr_and_rw(reg);

        let port_bit: u8 = match port {
            Port::DP => 0 << APDP_BIT,
            Port::AP => 1 << APDP_BIT,
        };

        byte |= abits | rd | port_bit;

        let p = calc_parity(byte);

        byte |= p;

        self.tx_byte(byte);

        self.io_in();

        self.read_ack()
    }

    fn reset(&mut self) {
        // Spec says hold high for 50 clock cycles, more is okay
        // this gives us 56
        for _ in 0..7 {
            self.tx_byte(0xff);
        }
    }

    fn idle_cycles(&mut self, cnt: usize) {
        // Transmitting one bit = one idle cycle, convert bytes to bits
        // for the correct count.
        //
        // Round up here just to be safe
        let rounded = ((cnt + 7) / 8) * 8;
        for _ in 0..(rounded / 8) {
            self.tx_byte(0x00);
        }
    }

    #[inline(never)]
    fn swd_switch(&mut self) {
        // Section B5.2.2 of ADIv6 specifies this constant
        // This is the MSB version. If this ever switches to LSB transmission
        // this should be updated!
        const JTAG_MAGIC: u16 = 0x79E7;

        self.wait_to_tx();
        self.spi.send_raw_data(JTAG_MAGIC, true, true, 16);
    }

    fn read_word(&mut self) -> Option<u32> {
        let mut result: u32 = 0;

        self.io_in();

        let mut parity = 0;

        // We need to read exactly 33 bits. We have MOSI disabled so trying to
        // read more results in protocol errors because we can't appropriately
        // drive the line low to treat it as extra idle cycles.
        for i in 0..4 {
            let b = if i == 3 {
                // The last read is 9 bits. Right now we just shift the parity
                // bit away because it's not clear what the appropriate
                // response is if we detect a parity error. "Might have to
                // re-issue original read request or use the RESEND register if
                // a parity or protocol fault" doesn't give much of a hint...
                let val = self.read_nine_bits();
                parity = val & 1;
                ((val >> 1).reverse_bits() >> 8) as u32
            } else {
                (self.read_byte().reverse_bits()) as u32
            };
            result |= b << (i * 8);
        }

        if result.count_ones() % 2 != (parity as u32) {
            ringbuf_entry!(Trace::ParityFail {
                data: result,
                received_parity: parity
            });
            None
        } else {
            Some(result)
        }
    }

    fn write_word(&mut self, val: u32) {
        let parity: u32 = u32::from(val.count_ones() % 2 != 0);

        let rev = val.reverse_bits();

        let first: u16 = (rev >> 24 & 0xFF) as u16;
        let second: u16 = (rev >> 16 & 0xFF) as u16;
        let third: u16 = (rev >> 8 & 0xFF) as u16;
        let fourth: u16 = (((rev & 0xFF) << 1) | parity) as u16;

        // We're going to transmit 34 bits: one bit of turnaround (i.e.
        // don't care), 32 bits of data and one bit of parity.
        // Break this up by transmitting 9 bits (turnaround + first byte)
        // 8 bits, 8 bits, 9 bits (last byte + parity)

        self.spi.send_raw_data(first, true, true, 9);
        self.spi.send_raw_data(second, true, true, 8);
        self.spi.send_raw_data(third, true, true, 8);
        self.spi.send_raw_data(fourth, true, true, 9);
    }

    fn swd_read(&mut self, port: Port, reg: RawSwdReg) -> Result<u32, Ack> {
        ringbuf_entry!(Trace::SwdRead(port, reg));
        loop {
            let result = self.swd_transfer_cmd(port, reg);

            match result {
                Ok(_) => (),
                Err(e) => {
                    // Need to handle the turnaround bit
                    self.io_out();
                    self.idle_cycles(8);
                    match e {
                        Ack::Wait => continue,
                        _ => return Err(e),
                    }
                }
            }

            let ret = self.read_word();

            self.io_out();

            // These cycles are absolutely necessary on a read to account
            // for the required turnaround bit!
            self.swd_finish();

            return ret.ok_or(Ack::Fault);
        }
    }

    fn swd_dongle_detected(&self) -> bool {
        cfg_if::cfg_if! {
            if #[cfg(any(
                target_board = "oxide-rot-1",
            ))] {
                use drv_lpc55_gpio_api::*;

                let gpio = Pins::from(self.gpio);
                gpio.read_val(SP_TO_ROT_JTAG_DETECT_L) == Value::Zero
            } else {
                false
            }
        }
    }

    fn swd_setup(&mut self) -> Result<(), Ack> {
        self.io_out();
        // Section B5.2.2 of ADIv6 specifies this sequence
        self.reset();
        self.swd_switch();
        self.reset();

        self.idle_cycles(16);

        // Must read DP IDCODE register after reset
        let result =
            self.swd_read(Port::DP, RawSwdReg::DpRead(DpRead::IDCode))?;

        ringbuf_entry!(Trace::Idcode(result));

        self.power_up()?;

        // Read the IDR as a basic test for reading from the AP
        let result = self.swd_read_ap_reg(ApAddr(0, ApReg::IDR), false)?;
        ringbuf_entry!(Trace::Idr(result));

        Ok(())
    }

    fn swd_finish(&mut self) {
        // Allow some idle cycles
        self.idle_cycles(8);
    }

    fn swd_write(
        &mut self,
        port: Port,
        reg: RawSwdReg,
        val: u32,
    ) -> Result<(), Ack> {
        ringbuf_entry!(Trace::SwdWrite(port, reg, val));
        loop {
            let result = self.swd_transfer_cmd(port, reg);

            if let Err(e) = result {
                // Need to account for the turnaround bit before continuing
                self.io_out();
                self.idle_cycles(8);
                match e {
                    Ack::Wait => continue,
                    _ => return Err(e),
                }
            }

            self.io_out();
            self.write_word(val);
            self.swd_finish();
            return Ok(());
        }
    }

    fn swd_write_ap_reg(
        &mut self,
        addr: ApAddr,
        val: u32,
        skip_sel: bool,
    ) -> Result<(), Ack> {
        let ap_sel = addr.0 << 24;
        let bank_sel = (addr.1 as u32) & 0xF0;

        if !skip_sel {
            self.swd_write(
                Port::DP,
                RawSwdReg::DpWrite(DpWrite::Select),
                ap_sel | bank_sel,
            )?;
        }

        self.swd_write(Port::AP, RawSwdReg::ApWrite(addr.1), val)
    }
    fn swd_read_ap_reg(
        &mut self,
        addr: ApAddr,
        skip_sel: bool,
    ) -> Result<u32, Ack> {
        let ap_sel = addr.0 << 24;
        let bank_sel = (addr.1 as u32) & 0xF0;

        if !skip_sel {
            self.swd_write(
                Port::DP,
                RawSwdReg::DpWrite(DpWrite::Select),
                ap_sel | bank_sel,
            )?;
        }

        // See section 6.2.5 ADIV5
        // If you require the value from an AP register read, that read must be
        // followed by one of:
        // - A second AP register read, with the appropriate AP selected as the
        //   current AP.
        // - A read of the DP Read Buffer
        //
        // We intentionally take the DP read buffer option to avoid screwing up
        // the auto incrementing TAR register
        let _ = self.swd_read(Port::AP, RawSwdReg::ApRead(addr.1))?;

        let val = self.swd_read(Port::DP, RawSwdReg::DpRead(DpRead::Rdbuf))?;

        Ok(val)
    }

    fn start_read_transaction(
        &mut self,
        addr: u32,
        word_cnt: usize,
    ) -> Result<(), Ack> {
        // The transaction size limit is 1k, see C2.2.2 of ADIv5
        const TRANSACTION_LIMIT: usize = 1024;
        // Check against the number of 32-bit words we expect to read
        if word_cnt > TRANSACTION_LIMIT / 4 {
            return Err(Ack::Fault);
        }
        self.clear_errors()?;

        self.swd_write_ap_reg(
            ApAddr(0, ApReg::CSW),
            CSW_HPROT | CSW_DBGSTAT | CSW_SADDRINC | CSW_SIZE32,
            false,
        )?;

        self.swd_write_ap_reg(ApAddr(0, ApReg::TAR), addr, false)?;

        self.transaction = Some(MemTransaction {
            total_word_cnt: word_cnt,
            read_cnt: 0,
        });

        Ok(())
    }

    fn read_transaction_word(&mut self) -> Result<Option<u32>, Ack> {
        if let Some(mut transaction) = &self.transaction {
            let val = self.swd_read_ap_reg(ApAddr(0, ApReg::DRW), true)?;

            transaction.read_cnt += 1;
            if transaction.read_cnt == transaction.total_word_cnt {
                self.transaction = None;
            } else {
                self.transaction = Some(transaction);
            }
            Ok(Some(val))
        } else {
            Ok(None)
        }
    }

    fn read_single_target_addr(&mut self, addr: u32) -> Result<u32, Ack> {
        if self.transaction.is_some() {
            return Err(Ack::Fault);
        }

        self.clear_errors()?;
        self.swd_write_ap_reg(
            ApAddr(0, ApReg::CSW),
            CSW_HPROT | CSW_DBGSTAT | CSW_SADDRINC | CSW_SIZE32,
            false,
        )?;

        self.swd_write_ap_reg(ApAddr(0, ApReg::TAR), addr, false)?;

        let val = self.swd_read_ap_reg(ApAddr(0, ApReg::DRW), false)?;

        Ok(val)
    }

    fn write_single_target_addr(
        &mut self,
        addr: u32,
        val: u32,
    ) -> Result<(), Ack> {
        if self.transaction.is_some() {
            return Err(Ack::Fault);
        }

        self.clear_errors()?;

        self.swd_write_ap_reg(
            ApAddr(0, ApReg::CSW),
            CSW_HPROT | CSW_DBGSTAT | CSW_SADDRINC | CSW_SIZE32,
            false,
        )?;

        self.swd_write_ap_reg(ApAddr(0, ApReg::TAR), addr, false)?;

        self.swd_write_ap_reg(ApAddr(0, ApReg::DRW), val, false)?;

        Ok(())
    }

    fn clear_errors(&mut self) -> Result<(), Ack> {
        self.swd_write(Port::DP, RawSwdReg::DpWrite(DpWrite::Abort), 0x1F)
    }

    fn power_up(&mut self) -> Result<(), Ack> {
        self.clear_errors()?;
        self.swd_write(Port::DP, RawSwdReg::DpWrite(DpWrite::Select), 0x0)?;
        self.swd_write(
            Port::DP,
            RawSwdReg::DpWrite(DpWrite::Ctrl),
            DP_CTRL_CDBGPWRUPREQ,
        )?;

        loop {
            let r = self.swd_read(Port::DP, RawSwdReg::DpRead(DpRead::Ctrl))?;
            if r & DP_CTRL_CDBGPWRUPACK == DP_CTRL_CDBGPWRUPACK {
                break;
            }
        }

        Ok(())
    }

    fn pin_setup(&mut self) {
        setup_pins(self.gpio).unwrap_lite();
    }
}

#[export_name = "main"]
fn main() -> ! {
    let syscon = SYSCON.get_task_id();

    let gpio = GPIO.get_task_id();

    let mut spi = setup_spi(syscon);

    // This should correspond to SPI mode 0
    spi.initialize(
        device::spi0::cfg::MASTER_A::MASTER_MODE,
        device::spi0::cfg::LSBF_A::STANDARD, // MSB First
        device::spi0::cfg::CPHA_A::CHANGE,
        device::spi0::cfg::CPOL_A::LOW,
        spi_core::TxLvl::Tx7Items,
        spi_core::RxLvl::Rx1Item,
    );

    spi.enable();

    let mut server = ServerImpl {
        spi,
        gpio,
        init: false,
        transaction: None,
    };

    let mut incoming = [0; idl::INCOMING_SIZE];
    loop {
        idol_runtime::dispatch(&mut incoming, &mut server);
    }
}

mod idl {
    use drv_sp_ctrl_api::SpCtrlError;

    include!(concat!(env!("OUT_DIR"), "/server_stub.rs"));
}

include!(concat!(env!("OUT_DIR"), "/pin_config.rs"));
include!(concat!(env!("OUT_DIR"), "/swd.rs"));
