#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cd73e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cd7570 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1ccf110 .functor NOT 1, L_0x1d06b40, C4<0>, C4<0>, C4<0>;
L_0x1d068a0 .functor XOR 1, L_0x1d06740, L_0x1d06800, C4<0>, C4<0>;
L_0x1d06a30 .functor XOR 1, L_0x1d068a0, L_0x1d06960, C4<0>, C4<0>;
v0x1d03dc0_0 .net *"_ivl_10", 0 0, L_0x1d06960;  1 drivers
v0x1d03ec0_0 .net *"_ivl_12", 0 0, L_0x1d06a30;  1 drivers
v0x1d03fa0_0 .net *"_ivl_2", 0 0, L_0x1d066a0;  1 drivers
v0x1d04060_0 .net *"_ivl_4", 0 0, L_0x1d06740;  1 drivers
v0x1d04140_0 .net *"_ivl_6", 0 0, L_0x1d06800;  1 drivers
v0x1d04270_0 .net *"_ivl_8", 0 0, L_0x1d068a0;  1 drivers
v0x1d04350_0 .var "clk", 0 0;
v0x1d043f0_0 .net "f_dut", 0 0, L_0x1d06520;  1 drivers
v0x1d04490_0 .net "f_ref", 0 0, L_0x1d05600;  1 drivers
v0x1d045c0_0 .var/2u "stats1", 159 0;
v0x1d04660_0 .var/2u "strobe", 0 0;
v0x1d04700_0 .net "tb_match", 0 0, L_0x1d06b40;  1 drivers
v0x1d047c0_0 .net "tb_mismatch", 0 0, L_0x1ccf110;  1 drivers
v0x1d04880_0 .net "wavedrom_enable", 0 0, v0x1d02730_0;  1 drivers
v0x1d04920_0 .net "wavedrom_title", 511 0, v0x1d027f0_0;  1 drivers
v0x1d049f0_0 .net "x1", 0 0, v0x1d028b0_0;  1 drivers
v0x1d04a90_0 .net "x2", 0 0, v0x1d02950_0;  1 drivers
v0x1d04c40_0 .net "x3", 0 0, v0x1d02a40_0;  1 drivers
L_0x1d066a0 .concat [ 1 0 0 0], L_0x1d05600;
L_0x1d06740 .concat [ 1 0 0 0], L_0x1d05600;
L_0x1d06800 .concat [ 1 0 0 0], L_0x1d06520;
L_0x1d06960 .concat [ 1 0 0 0], L_0x1d05600;
L_0x1d06b40 .cmp/eeq 1, L_0x1d066a0, L_0x1d06a30;
S_0x1cd7700 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1cd7570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1cc3e70 .functor NOT 1, v0x1d02a40_0, C4<0>, C4<0>, C4<0>;
L_0x1cd7e20 .functor AND 1, L_0x1cc3e70, v0x1d02950_0, C4<1>, C4<1>;
L_0x1ccf180 .functor NOT 1, v0x1d028b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d04ee0 .functor AND 1, L_0x1cd7e20, L_0x1ccf180, C4<1>, C4<1>;
L_0x1d04fb0 .functor NOT 1, v0x1d02a40_0, C4<0>, C4<0>, C4<0>;
L_0x1d05020 .functor AND 1, L_0x1d04fb0, v0x1d02950_0, C4<1>, C4<1>;
L_0x1d050d0 .functor AND 1, L_0x1d05020, v0x1d028b0_0, C4<1>, C4<1>;
L_0x1d05190 .functor OR 1, L_0x1d04ee0, L_0x1d050d0, C4<0>, C4<0>;
L_0x1d052f0 .functor NOT 1, v0x1d02950_0, C4<0>, C4<0>, C4<0>;
L_0x1d05360 .functor AND 1, v0x1d02a40_0, L_0x1d052f0, C4<1>, C4<1>;
L_0x1d05480 .functor AND 1, L_0x1d05360, v0x1d028b0_0, C4<1>, C4<1>;
L_0x1d054f0 .functor OR 1, L_0x1d05190, L_0x1d05480, C4<0>, C4<0>;
L_0x1d05670 .functor AND 1, v0x1d02a40_0, v0x1d02950_0, C4<1>, C4<1>;
L_0x1d056e0 .functor AND 1, L_0x1d05670, v0x1d028b0_0, C4<1>, C4<1>;
L_0x1d05600 .functor OR 1, L_0x1d054f0, L_0x1d056e0, C4<0>, C4<0>;
v0x1ccf380_0 .net *"_ivl_0", 0 0, L_0x1cc3e70;  1 drivers
v0x1ccf420_0 .net *"_ivl_10", 0 0, L_0x1d05020;  1 drivers
v0x1cc3ee0_0 .net *"_ivl_12", 0 0, L_0x1d050d0;  1 drivers
v0x1d01090_0 .net *"_ivl_14", 0 0, L_0x1d05190;  1 drivers
v0x1d01170_0 .net *"_ivl_16", 0 0, L_0x1d052f0;  1 drivers
v0x1d012a0_0 .net *"_ivl_18", 0 0, L_0x1d05360;  1 drivers
v0x1d01380_0 .net *"_ivl_2", 0 0, L_0x1cd7e20;  1 drivers
v0x1d01460_0 .net *"_ivl_20", 0 0, L_0x1d05480;  1 drivers
v0x1d01540_0 .net *"_ivl_22", 0 0, L_0x1d054f0;  1 drivers
v0x1d016b0_0 .net *"_ivl_24", 0 0, L_0x1d05670;  1 drivers
v0x1d01790_0 .net *"_ivl_26", 0 0, L_0x1d056e0;  1 drivers
v0x1d01870_0 .net *"_ivl_4", 0 0, L_0x1ccf180;  1 drivers
v0x1d01950_0 .net *"_ivl_6", 0 0, L_0x1d04ee0;  1 drivers
v0x1d01a30_0 .net *"_ivl_8", 0 0, L_0x1d04fb0;  1 drivers
v0x1d01b10_0 .net "f", 0 0, L_0x1d05600;  alias, 1 drivers
v0x1d01bd0_0 .net "x1", 0 0, v0x1d028b0_0;  alias, 1 drivers
v0x1d01c90_0 .net "x2", 0 0, v0x1d02950_0;  alias, 1 drivers
v0x1d01d50_0 .net "x3", 0 0, v0x1d02a40_0;  alias, 1 drivers
S_0x1d01e90 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1cd7570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1d02670_0 .net "clk", 0 0, v0x1d04350_0;  1 drivers
v0x1d02730_0 .var "wavedrom_enable", 0 0;
v0x1d027f0_0 .var "wavedrom_title", 511 0;
v0x1d028b0_0 .var "x1", 0 0;
v0x1d02950_0 .var "x2", 0 0;
v0x1d02a40_0 .var "x3", 0 0;
E_0x1cd22c0/0 .event negedge, v0x1d02670_0;
E_0x1cd22c0/1 .event posedge, v0x1d02670_0;
E_0x1cd22c0 .event/or E_0x1cd22c0/0, E_0x1cd22c0/1;
E_0x1cd2050 .event negedge, v0x1d02670_0;
E_0x1cbd9f0 .event posedge, v0x1d02670_0;
S_0x1d02170 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1d01e90;
 .timescale -12 -12;
v0x1d02370_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d02470 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1d01e90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d02b40 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1cd7570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1d05910 .functor NOT 1, v0x1d02a40_0, C4<0>, C4<0>, C4<0>;
L_0x1d05a90 .functor AND 1, L_0x1d05910, v0x1d02950_0, C4<1>, C4<1>;
L_0x1d05c80 .functor NOT 1, v0x1d028b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d05e00 .functor AND 1, L_0x1d05a90, L_0x1d05c80, C4<1>, C4<1>;
L_0x1d05f40 .functor NOT 1, v0x1d02950_0, C4<0>, C4<0>, C4<0>;
L_0x1d05fb0 .functor AND 1, v0x1d02a40_0, L_0x1d05f40, C4<1>, C4<1>;
L_0x1d060b0 .functor AND 1, L_0x1d05fb0, v0x1d028b0_0, C4<1>, C4<1>;
L_0x1d06170 .functor OR 1, L_0x1d05e00, L_0x1d060b0, C4<0>, C4<0>;
L_0x1d062d0 .functor AND 1, v0x1d02a40_0, v0x1d028b0_0, C4<1>, C4<1>;
L_0x1d06340 .functor OR 1, L_0x1d06170, L_0x1d062d0, C4<0>, C4<0>;
L_0x1d064b0 .functor AND 1, v0x1d02950_0, v0x1d028b0_0, C4<1>, C4<1>;
L_0x1d06520 .functor OR 1, L_0x1d06340, L_0x1d064b0, C4<0>, C4<0>;
v0x1d02d50_0 .net *"_ivl_0", 0 0, L_0x1d05910;  1 drivers
v0x1d02e30_0 .net *"_ivl_10", 0 0, L_0x1d05fb0;  1 drivers
v0x1d02f10_0 .net *"_ivl_12", 0 0, L_0x1d060b0;  1 drivers
v0x1d03000_0 .net *"_ivl_14", 0 0, L_0x1d06170;  1 drivers
v0x1d030e0_0 .net *"_ivl_16", 0 0, L_0x1d062d0;  1 drivers
v0x1d03210_0 .net *"_ivl_18", 0 0, L_0x1d06340;  1 drivers
v0x1d032f0_0 .net *"_ivl_2", 0 0, L_0x1d05a90;  1 drivers
v0x1d033d0_0 .net *"_ivl_20", 0 0, L_0x1d064b0;  1 drivers
v0x1d034b0_0 .net *"_ivl_4", 0 0, L_0x1d05c80;  1 drivers
v0x1d03620_0 .net *"_ivl_6", 0 0, L_0x1d05e00;  1 drivers
v0x1d03700_0 .net *"_ivl_8", 0 0, L_0x1d05f40;  1 drivers
v0x1d037e0_0 .net "f", 0 0, L_0x1d06520;  alias, 1 drivers
v0x1d038a0_0 .net "x1", 0 0, v0x1d028b0_0;  alias, 1 drivers
v0x1d03940_0 .net "x2", 0 0, v0x1d02950_0;  alias, 1 drivers
v0x1d03a30_0 .net "x3", 0 0, v0x1d02a40_0;  alias, 1 drivers
S_0x1d03ba0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1cd7570;
 .timescale -12 -12;
E_0x1cd2510 .event anyedge, v0x1d04660_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d04660_0;
    %nor/r;
    %assign/vec4 v0x1d04660_0, 0;
    %wait E_0x1cd2510;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d01e90;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d028b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d02950_0, 0;
    %assign/vec4 v0x1d02a40_0, 0;
    %wait E_0x1cd2050;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cbd9f0;
    %load/vec4 v0x1d02a40_0;
    %load/vec4 v0x1d02950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d028b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d028b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d02950_0, 0;
    %assign/vec4 v0x1d02a40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cd2050;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d02470;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd22c0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1d028b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d02950_0, 0;
    %assign/vec4 v0x1d02a40_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1cd7570;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d04350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d04660_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cd7570;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d04350_0;
    %inv;
    %store/vec4 v0x1d04350_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cd7570;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d02670_0, v0x1d047c0_0, v0x1d04c40_0, v0x1d04a90_0, v0x1d049f0_0, v0x1d04490_0, v0x1d043f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cd7570;
T_7 ;
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cd7570;
T_8 ;
    %wait E_0x1cd22c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d045c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d045c0_0, 4, 32;
    %load/vec4 v0x1d04700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d045c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d045c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d045c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d04490_0;
    %load/vec4 v0x1d04490_0;
    %load/vec4 v0x1d043f0_0;
    %xor;
    %load/vec4 v0x1d04490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d045c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d045c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d045c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/truthtable1/iter4/response0/top_module.sv";
