

================================================================
== Vitis HLS Report for 'write_link_out'
================================================================
* Date:           Wed Apr  2 21:07:27 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|      0 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read" [src/algo_unpacked.cpp:85]   --->   Operation 2 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i128 %p_read_1" [src/algo_unpacked.cpp:85]   --->   Operation 3 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [src/algo_unpacked.cpp:85]   --->   Operation 4 'specpipeline' 'specpipeline_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%link_out_read = read i256 @_ssdm_op_Read.ap_auto.i256P0A, i256 %link_out" [src/algo_unpacked.cpp:91]   --->   Operation 5 'read' 'link_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %link_out_read, i32 192, i32 255" [src/algo_unpacked.cpp:91]   --->   Operation 6 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i192, i64 %tmp, i192 %zext_ln85" [src/algo_unpacked.cpp:91]   --->   Operation 7 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %link_out, i256 %or_ln" [src/algo_unpacked.cpp:91]   --->   Operation 8 'write' 'write_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln93 = ret" [src/algo_unpacked.cpp:93]   --->   Operation 9 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ link_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read          ) [ 00]
zext_ln85         (zext          ) [ 00]
specpipeline_ln85 (specpipeline  ) [ 00]
link_out_read     (read          ) [ 00]
tmp               (partselect    ) [ 00]
or_ln             (bitconcatenate) [ 00]
write_ln91        (write         ) [ 00]
ret_ln93          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="link_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i64.i192"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="p_read_1_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="128" slack="0"/>
<pin id="28" dir="0" index="1" bw="128" slack="0"/>
<pin id="29" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="link_out_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="256" slack="0"/>
<pin id="34" dir="0" index="1" bw="256" slack="0"/>
<pin id="35" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="link_out_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="write_ln91_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="256" slack="0"/>
<pin id="41" dir="0" index="2" bw="256" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln91/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="zext_ln85_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="128" slack="0"/>
<pin id="47" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="tmp_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="0"/>
<pin id="51" dir="0" index="1" bw="256" slack="0"/>
<pin id="52" dir="0" index="2" bw="9" slack="0"/>
<pin id="53" dir="0" index="3" bw="9" slack="0"/>
<pin id="54" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="or_ln_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="256" slack="0"/>
<pin id="61" dir="0" index="1" bw="64" slack="0"/>
<pin id="62" dir="0" index="2" bw="128" slack="0"/>
<pin id="63" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="14" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="26" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="56"><net_src comp="32" pin="2"/><net_sink comp="49" pin=1"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="49" pin=3"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="49" pin="4"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="45" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="67"><net_src comp="59" pin="3"/><net_sink comp="38" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: link_out | {1 }
 - Input state : 
	Port: write_link_out : p_read | {1 }
	Port: write_link_out : link_out | {1 }
  - Chain level:
	State 1
		or_ln : 1
		write_ln91 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|   read   |    p_read_1_read_fu_26   |
|          | link_out_read_read_fu_32 |
|----------|--------------------------|
|   write  |  write_ln91_write_fu_38  |
|----------|--------------------------|
|   zext   |      zext_ln85_fu_45     |
|----------|--------------------------|
|partselect|         tmp_fu_49        |
|----------|--------------------------|
|bitconcatenate|        or_ln_fu_59       |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
