
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.654971                       # Number of seconds simulated
sim_ticks                                654971488500                       # Number of ticks simulated
final_tick                               1327823134000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120750                       # Simulator instruction rate (inst/s)
host_op_rate                                   149465                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39543999                       # Simulator tick rate (ticks/s)
host_mem_usage                                2264880                       # Number of bytes of host memory used
host_seconds                                 16563.11                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2475610430                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       118400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     80427008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           80545408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       118400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        118400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17587200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17587200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1256672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1258522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        274800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274800                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       180771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    122794670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122975442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       180771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           180771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26851856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26851856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26851856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       180771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    122794670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            149827297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1258522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     274800                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1258522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   274800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               80486272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17585920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                80545408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17587200                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    924                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             75431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             88355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             83940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             80130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            75713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16839                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  654970393000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1258522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               274800                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  754823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  309944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  150471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1198463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     81.831159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.924592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    58.817382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1015672     84.75%     84.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       150883     12.59%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21879      1.83%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6095      0.51%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1817      0.15%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          815      0.07%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          408      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          250      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          644      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1198463                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.485459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.484745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.224471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1674     10.31%     10.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2341     14.42%     24.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2336     14.39%     39.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          2676     16.49%     55.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2465     15.19%     70.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1906     11.74%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1225      7.55%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          789      4.86%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          400      2.46%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          209      1.29%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          113      0.70%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           40      0.25%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           28      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           12      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            9      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16230                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.930376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.899595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8708     53.65%     53.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              315      1.94%     55.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6900     42.51%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              258      1.59%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.23%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16230                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  47468417750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             71048380250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 6287990000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     37745.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56495.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       122.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    122.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   234919                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98991                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     427157.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    21.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4276310220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2272912785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4400074980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              723236220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         51222868320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          27052248450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1764836160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    167232925290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     62900602560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      18674659830                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           340546590405                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            519.941085                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         590989880750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2424199750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   21715094000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  60450197750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 163802548000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   39842180750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 366737268250                       # Time in different power states
system.mem_ctrls_1.actEnergy               4280751300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2275254300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4579174740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              711115380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         51377757600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          27439342860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1757552640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    168845919840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     62438986080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17824012245                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           341555833575                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            521.481980                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         590163564750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2388882500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   21779738000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  57285017000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 162601725750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   40637818500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 370278306750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   226                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8006382                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           435244278                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8007406                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.355215                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.202227                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.797773                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          582                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         905238640                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        905238640                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    275325693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       275325693                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    158042435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      158042435                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1190629                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1190629                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       181915                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       181915                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       184712                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       184712                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    433368128                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        433368128                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    434558757                       # number of overall hits
system.cpu.dcache.overall_hits::total       434558757                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10979303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10979303                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2707034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2707034                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data         1611                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1611                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2797                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2797                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     13686337                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13686337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     13687948                       # number of overall misses
system.cpu.dcache.overall_misses::total      13687948                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 320241241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 320241241000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 118319567459                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 118319567459                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     36362500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     36362500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 438560808459                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 438560808459                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 438560808459                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 438560808459                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    286304996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    286304996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    160749469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    160749469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1192240                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1192240                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    447054465                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    447054465                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    448246705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    448246705                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.038348                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038348                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016840                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016840                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.001351                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001351                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.015142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.030614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.030537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030537                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29167.720483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29167.720483                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 43708.194082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43708.194082                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13000.536289                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13000.536289                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32043.694997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32043.694997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32039.923622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32039.923622                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     33852336                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1684                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2389830                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.165165                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          842                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2743775                       # number of writebacks
system.cpu.dcache.writebacks::total           2743775                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3668601                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3668601                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2014853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2014853                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5683454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5683454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5683454                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5683454                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7310702                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7310702                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       692181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       692181                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         1130                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1130                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2797                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2797                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8002883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8002883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8004013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8004013                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 185866566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 185866566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  27204792479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27204792479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data     39769000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     39769000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     33565500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33565500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 213071358479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 213071358479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 213111127479                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 213111127479                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.025535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.000948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.015142                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015142                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017901                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017901                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017856                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017856                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 25423.901289                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25423.901289                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 39303.003808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39303.003808                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 35193.805310                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35193.805310                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 12000.536289                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12000.536289                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26624.325069                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26624.325069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26625.534901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26625.534901                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          12817717                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.036933                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           719399201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          12818222                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.123166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   244.280073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   261.756861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.477110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.511244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         597896148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        597896148                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    279161404                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       279161404                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    279161404                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        279161404                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    279161404                       # number of overall hits
system.cpu.icache.overall_hits::total       279161404                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     13377593                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13377593                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     13377593                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13377593                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     13377593                       # number of overall misses
system.cpu.icache.overall_misses::total      13377593                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 170440452000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 170440452000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 170440452000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 170440452000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 170440452000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 170440452000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    292538997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    292538997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    292538997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    292538997                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    292538997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    292538997                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.045729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045729                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.045729                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045729                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.045729                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045729                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12740.741328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12740.741328                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12740.741328                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12740.741328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12740.741328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12740.741328                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     12817717                       # number of writebacks
system.cpu.icache.writebacks::total          12817717                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       559438                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       559438                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       559438                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       559438                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       559438                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       559438                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     12818155                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     12818155                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     12818155                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     12818155                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     12818155                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     12818155                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 154570858000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 154570858000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 154570858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 154570858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 154570858000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 154570858000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.043817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.043817                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043817                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.043817                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043817                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12058.744648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12058.744648                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12058.744648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12058.744648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12058.744648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12058.744648                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1260288                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    71452484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1293056                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.258615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       72.312190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        183.670901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3666.315966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    56.121667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 28789.579276                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.111887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.878588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          867                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25623                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 331201864                       # Number of tag accesses
system.l2.tags.data_accesses                331201864                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2743775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2743775                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     12482392                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12482392                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data          426                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  426                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       450151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                450151                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst     12815724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12815724                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6299557                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6299557                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst      12815724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6749708                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19565432                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     12815724                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6749708                       # number of overall hits
system.l2.overall_hits::total                19565432                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       241682                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              241682                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1855                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1014992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1014992                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1855                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1256674                       # number of demand (read+write) misses
system.l2.demand_misses::total                1258529                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1855                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1256674                       # number of overall misses
system.l2.overall_misses::total               1258529                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        51000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        51000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  21422184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21422184000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    199499500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    199499500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 106872311500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 106872311500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    199499500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 128294495500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     128493995000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    199499500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 128294495500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    128493995000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2743775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2743775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     12482392                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12482392                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          428                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              428                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       691833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            691833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst     12817579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12817579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7314549                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7314549                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     12817579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8006382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20823961                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     12817579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8006382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20823961                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.004673                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004673                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.349336                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.349336                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000145                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.138763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138763                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000145                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.156959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060437                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000145                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.156959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060437                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        25500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        25500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88637.896078                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88637.896078                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 107546.900270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107546.900270                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 105293.747635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105293.747635                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 107546.900270                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 102090.514724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102098.557125                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 107546.900270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 102090.514724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102098.557125                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               274800                       # number of writebacks
system.l2.writebacks::total                    274800                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       241682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         241682                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1850                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1850                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1014990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1014990                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1256672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1258522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1256672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1258522                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        31000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  19005364000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19005364000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    180124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    180124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  96722234500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  96722234500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    180124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 115727598500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115907722500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    180124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 115727598500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115907722500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.004673                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004673                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.349336                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.349336                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.138763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138763                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.156959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060436                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.156959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060436                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        15500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78637.896078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78637.896078                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 97364.324324                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97364.324324                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 95293.780727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95293.780727                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97364.324324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 92090.536353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92098.288707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97364.324324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 92090.536353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92098.288707                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2516908                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1258573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1016840                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       274800                       # Transaction distribution
system.membus.trans_dist::CleanEvict           983584                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            241682                       # Transaction distribution
system.membus.trans_dist::ReadExResp           241682                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1016840                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3775430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3775430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98132608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98132608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1258524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1258524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1258524                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1808054000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3333819000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       252792451                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    185343815                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      7006935                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    135507771                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       115972253                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.583470                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        24698865                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        27810                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     10018256                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      8735538                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      1282718                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       523503                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1327823134000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1309942977                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    572505310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1096160065                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           252792451                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    149406656                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             713197158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        14066950                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          101                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         292538998                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2927322                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1292736120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.043958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.299712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        726657291     56.21%     56.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        120651702      9.33%     65.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        107370432      8.31%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        338056695     26.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1292736120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.192980                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.836800                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        557531907                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     182567271                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         533617603                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      14487837                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4531500                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    115378346                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2503179                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1304563599                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      21114889                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4531500                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        576072156                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        76894950                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     13928714                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         528719294                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      92589488                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1292921023                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       5513872                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      17114080                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2242223                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       57586440                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       18454625                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        16242                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1501122328                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5716356167                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1440897683                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1814374                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426916428                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         74205884                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       216542                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       216658                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          32629282                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    298186391                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    166526345                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4646344                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     16774719                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1286473030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       590989                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1278757483                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1545944                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     50981650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    114791669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        36627                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1292736120                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.989187                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.071656                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    582200776     45.04%     45.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    290467162     22.47%     67.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    289866145     22.42%     89.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    113061219      8.75%     98.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     16595875      1.28%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       279345      0.02%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       265058      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          519      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           21      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1292736120                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        71987028     31.20%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       81601819     35.36%     66.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      77162167     33.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     806190040     63.04%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       938257      0.07%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        817102      0.06%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           30      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       453102      0.04%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    303305925     23.72%     86.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    163342897     12.77%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1895983      0.15%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1814145      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1278757483                       # Type of FU issued
system.switch_cpus.iq.rate                   0.976193                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           230751014                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.180449                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4074221519                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1333799790                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1254380325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      8326524                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      4275835                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4138981                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1505345235                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         4163262                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      3943905                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     13957753                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        13331                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        30161                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3861824                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      4332723                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      6231583                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4531500                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         3905436                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      35301284                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1287157381                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     298186391                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    166526345                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       188369                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6953                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      35348273                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        30161                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       846331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3966200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4812531                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1272625258                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     302519599                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6132224                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 93362                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            466956988                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        234015983                       # Number of branches executed
system.switch_cpus.iew.exec_stores          164437389                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.971512                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1258796734                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1258519306                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         576145623                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         815072144                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.960744                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.706865                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     45552987                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       554362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4504960                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1284537509                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.962278                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.637730                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    735013091     57.22%     57.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    272658040     21.23%     78.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    125293790      9.75%     88.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     61669021      4.80%     93.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22673181      1.77%     94.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21271711      1.66%     96.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11690473      0.91%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     13510057      1.05%     98.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     20758145      1.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1284537509                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1236082359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              446893151                       # Number of memory references committed
system.switch_cpus.commit.loads             284228633                       # Number of loads committed
system.switch_cpus.commit.membars              369424                       # Number of memory barriers committed
system.switch_cpus.commit.branches          229561245                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            4081261                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1074918841                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     22890756                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    786991454     63.67%     63.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       929785      0.08%     63.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       814936      0.07%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            4      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       453027      0.04%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            2      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    282414519     22.85%     86.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    160850404     13.01%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1814114      0.15%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1814114      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1236082359                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      20758145                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2545411772                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2571477415                       # The number of ROB writes
system.switch_cpus.timesIdled                 5771629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                17206857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1236082359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.309943                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.309943                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.763392                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.763392                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1411032603                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       779358531                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1814161                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2783841                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4570837765                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        657852980                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       479979985                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         738854                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     41649064                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     20824172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       430913                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2012                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2007                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1327823134000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          20132703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3018575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12817717                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6248095                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             428                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           691833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          691833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12818155                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7314549                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     38453450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24020002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              62473452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1640658880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    688010048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2328668928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1260864                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17624064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22085253                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019603                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21652315     98.04%     98.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 432933      1.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22085253                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        36386024000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19229600252                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12010507057                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
