# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
## Developed by: JANARTHANAN K
## RegisterNumber: 23012925 
*/


## Code

![code](https://github.com/23012925/Experiment--02-Implementation-of-combinational-logic-/assets/150931013/876da1dd-084c-4205-8839-ac7144d8e5cc)


## Truth table

![Truth table](https://github.com/23012925/Experiment--02-Implementation-of-combinational-logic-/assets/150931013/7104b17e-1473-49e4-a80d-e57dd4257f85)


## RTL Viewer

![RTL viewer](https://github.com/23012925/Experiment--02-Implementation-of-combinational-logic-/assets/150931013/7c4d97d0-8f9e-4c9f-a603-acaf4aff1def)


## Timing Diagram

![Timing diagram](https://github.com/23012925/Experiment--02-Implementation-of-combinational-logic-/assets/150931013/196eea65-9e23-4f41-8191-226dc82707b0)


## Result:
Thus the given logic functions are implemented using and their operations are verified using Verilog programming.
