Source Block: hdl/library/axi_dmac/response_handler.v@70:88@HdlStmProcess

assign bready = active && resp_ready;
assign resp_valid = active && bvalid;

// We have to wait for all responses before we can disable the response handler
always @(posedge clk) begin
  if (resetn == 1'b0) begin
    enabled <= 1'b0;
  end else if (enable == 1'b1) begin
      enabled <= 1'b1;
  end else if (request_id == id) begin
      enabled <= 1'b0;
  end
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    id <= 'h0;
  end else if (bready == 1'b1 && bvalid == 1'b1) begin

Diff Content:
- 75 always @(posedge clk) begin
- 76   if (resetn == 1'b0) begin
- 77     enabled <= 1'b0;
- 78   end else if (enable == 1'b1) begin
- 79       enabled <= 1'b1;
- 80   end else if (request_id == id) begin
- 83 end
+ 80   always @(posedge clk) begin
+ 80     if (resetn == 1'b0) begin
+ 81     end else if (enable == 1'b1) begin
+ 81         enabled <= 1'b1;
+ 81     end else if (request_id == id) begin
+ 81         enabled <= 1'b0;
+ 81     end

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/response_generator.v@63:81
assign resp_eot = eot;

assign resp_valid = request_id != response_id && enabled;

// We have to wait for all responses before we can disable the response handler
always @(posedge clk) begin
  if (resetn == 1'b0) begin
    enabled <= 1'b0;
  end else if (enable == 1'b1) begin
    enabled <= 1'b1;
  end else if (request_id == response_id) begin
    enabled <= 1'b0;
  end
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    response_id <= 'h0;
  end else if (resp_valid == 1'b1 && resp_ready == 1'b1) begin

