

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 17:22:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.870 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.307 us|  0.307 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       21|       21|         6|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     2|        -|       -|    -|
|Expression           |        -|     -|        0|     143|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|        0|      40|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     141|    -|
|Register             |        -|     -|      109|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|      109|     356|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_287_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln54_2_fu_298_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln54_3_fu_206_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln54_fu_215_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln56_fu_345_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln57_fu_339_p2       |         +|   0|  0|   7|           4|           4|
    |add_ln61_2_fu_317_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln61_3_fu_328_p2     |         +|   0|  0|  12|           4|           3|
    |sub_ln57_fu_273_p2       |         -|   0|  0|   7|           4|           4|
    |sub_ln61_1_fu_247_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln61_fu_194_p2       |         -|   0|  0|  12|           4|           4|
    |ap_condition_176         |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_200_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln56_fu_221_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln54_1_fu_253_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_2_fu_279_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln54_fu_227_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 143|          50|          43|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_address0                            |  14|          3|    4|         12|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |b_address0                            |  14|          3|    4|         12|
    |i_fu_64                               |   9|          2|    2|          4|
    |indvar_flatten_fu_68                  |   9|          2|    4|          8|
    |j_fu_60                               |   9|          2|    2|          4|
    |reg_151                               |   9|          2|    8|         16|
    |reg_156                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 141|         31|   44|         97|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln57_reg_480                  |   4|   0|    4|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_rst_reg                        |   1|   0|    1|          0|
    |ap_rst_reg_1                      |   1|   0|    1|          0|
    |ap_rst_reg_2                      |   1|   0|    1|          0|
    |i_fu_64                           |   2|   0|    2|          0|
    |icmp_ln54_reg_446                 |   1|   0|    1|          0|
    |indvar_flatten_fu_68              |   4|   0|    4|          0|
    |j_fu_60                           |   2|   0|    2|          0|
    |reg_151                           |   8|   0|    8|          0|
    |reg_156                           |   8|   0|    8|          0|
    |select_ln54_2_reg_455             |   4|   0|    4|          0|
    |select_ln54_reg_450               |   2|   0|    2|          0|
    |add_ln57_reg_480                  |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 109|  32|   49|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|a_address1    |  out|    4|   ap_memory|             a|         array|
|a_ce1         |  out|    1|   ap_memory|             a|         array|
|a_q1          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|b_address1    |  out|    4|   ap_memory|             b|         array|
|b_ce1         |  out|    1|   ap_memory|             b|         array|
|b_q1          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [matrixmul.cpp:48]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln54 = store i4 0, i4 %indvar_flatten" [matrixmul.cpp:54]   --->   Operation 19 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 0, i2 %i" [matrixmul.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 0, i2 %j" [matrixmul.cpp:54]   --->   Operation 21 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln54 = br void %Product" [matrixmul.cpp:54]   --->   Operation 22 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [matrixmul.cpp:54]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [matrixmul.cpp:54]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %i_1" [matrixmul.cpp:61]   --->   Operation 25 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [matrixmul.cpp:61]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%sub_ln61 = sub i4 %tmp, i4 %zext_ln61" [matrixmul.cpp:61]   --->   Operation 27 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%icmp_ln54 = icmp_eq  i4 %indvar_flatten_load, i4 9" [matrixmul.cpp:54]   --->   Operation 29 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln54_3 = add i4 %indvar_flatten_load, i4 1" [matrixmul.cpp:54]   --->   Operation 30 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc29, void %for.end31" [matrixmul.cpp:54]   --->   Operation 31 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [matrixmul.cpp:56]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.43ns)   --->   "%add_ln54 = add i2 %i_1, i2 1" [matrixmul.cpp:54]   --->   Operation 33 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.34ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load, i2 3" [matrixmul.cpp:56]   --->   Operation 34 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i2 0, i2 %j_load" [matrixmul.cpp:54]   --->   Operation 35 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i2 %add_ln54" [matrixmul.cpp:61]   --->   Operation 36 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln54, i2 0" [matrixmul.cpp:61]   --->   Operation 37 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%sub_ln61_1 = sub i4 %tmp_1, i4 %zext_ln61_1" [matrixmul.cpp:61]   --->   Operation 38 'sub' 'sub_ln61_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln54_1 = select i1 %icmp_ln56, i2 %add_ln54, i2 %i_1" [matrixmul.cpp:54]   --->   Operation 39 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %select_ln54_1" [matrixmul.cpp:57]   --->   Operation 40 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln54_1, i2 0" [matrixmul.cpp:57]   --->   Operation 41 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln57 = sub i4 %p_shl3, i4 %zext_ln57" [matrixmul.cpp:57]   --->   Operation 42 'sub' 'sub_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.35ns)   --->   "%select_ln54_2 = select i1 %icmp_ln56, i4 %sub_ln61_1, i4 %sub_ln61" [matrixmul.cpp:54]   --->   Operation 43 'select' 'select_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln54_1 = add i4 %select_ln54_2, i4 1" [matrixmul.cpp:54]   --->   Operation 44 'add' 'add_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i4 %add_ln54_1" [matrixmul.cpp:61]   --->   Operation 45 'zext' 'zext_ln61_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln61_3" [matrixmul.cpp:61]   --->   Operation 46 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.66ns)   --->   "%a_load_1 = load i4 %a_addr_1" [matrixmul.cpp:54]   --->   Operation 47 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln54_2 = add i4 %select_ln54_2, i4 2" [matrixmul.cpp:54]   --->   Operation 48 'add' 'add_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i4 %add_ln54_2" [matrixmul.cpp:61]   --->   Operation 49 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %zext_ln61_4" [matrixmul.cpp:61]   --->   Operation 50 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.66ns)   --->   "%a_load_2 = load i4 %a_addr_2" [matrixmul.cpp:54]   --->   Operation 51 'load' 'a_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i2 %select_ln54" [matrixmul.cpp:61]   --->   Operation 52 'zext' 'zext_ln61_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln61_6 = zext i2 %select_ln54" [matrixmul.cpp:61]   --->   Operation 53 'zext' 'zext_ln61_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.57ns)   --->   "%add_ln61_2 = add i3 %zext_ln61_6, i3 3" [matrixmul.cpp:61]   --->   Operation 54 'add' 'add_ln61_2' <Predicate = (!icmp_ln54)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln61_7 = zext i3 %add_ln61_2" [matrixmul.cpp:61]   --->   Operation 55 'zext' 'zext_ln61_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln61_7" [matrixmul.cpp:61]   --->   Operation 56 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln61_3 = add i4 %zext_ln61_5, i4 6" [matrixmul.cpp:61]   --->   Operation 57 'add' 'add_ln61_3' <Predicate = (!icmp_ln54)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln61_8 = zext i4 %add_ln61_3" [matrixmul.cpp:61]   --->   Operation 58 'zext' 'zext_ln61_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln61_8" [matrixmul.cpp:61]   --->   Operation 59 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.37ns) (root node of TernaryAdder)   --->   "%add_ln57 = add i4 %sub_ln57, i4 %zext_ln61_5" [matrixmul.cpp:57]   --->   Operation 60 'add' 'add_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [2/2] (0.66ns)   --->   "%b_load_1 = load i4 %b_addr_1" [matrixmul.cpp:61]   --->   Operation 61 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 62 [2/2] (0.66ns)   --->   "%b_load_2 = load i4 %b_addr_2" [matrixmul.cpp:61]   --->   Operation 62 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 63 [1/1] (0.43ns)   --->   "%add_ln56 = add i2 %select_ln54, i2 1" [matrixmul.cpp:56]   --->   Operation 63 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln56 = store i4 %add_ln54_3, i4 %indvar_flatten" [matrixmul.cpp:56]   --->   Operation 64 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %select_ln54_1, i2 %i" [matrixmul.cpp:56]   --->   Operation 65 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [matrixmul.cpp:56]   --->   Operation 66 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i4 %select_ln54_2" [matrixmul.cpp:61]   --->   Operation 67 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln61_2" [matrixmul.cpp:61]   --->   Operation 68 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (0.66ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:54]   --->   Operation 69 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 70 [1/2] (0.66ns)   --->   "%a_load_1 = load i4 %a_addr_1" [matrixmul.cpp:54]   --->   Operation 70 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 71 [1/2] (0.66ns)   --->   "%a_load_2 = load i4 %a_addr_2" [matrixmul.cpp:54]   --->   Operation 71 'load' 'a_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i8 %a_load_2" [matrixmul.cpp:54]   --->   Operation 72 'sext' 'sext_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %select_ln54" [matrixmul.cpp:54]   --->   Operation 73 'zext' 'j_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %j_cast" [matrixmul.cpp:61]   --->   Operation 74 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (0.66ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:61]   --->   Operation 75 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 76 [1/2] (0.66ns)   --->   "%b_load_1 = load i4 %b_addr_1" [matrixmul.cpp:61]   --->   Operation 76 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 77 [1/2] (0.66ns)   --->   "%b_load_2 = load i4 %b_addr_2" [matrixmul.cpp:61]   --->   Operation 77 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i8 %b_load_2" [matrixmul.cpp:61]   --->   Operation 78 'sext' 'sext_ln61_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 79 [3/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_2 = mul i16 %sext_ln61_2, i16 %sext_ln54_2" [matrixmul.cpp:61]   --->   Operation 79 'mul' 'mul_ln61_2' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 80 [1/2] (0.66ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:54]   --->   Operation 80 'load' 'a_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i8 %a_load_1" [matrixmul.cpp:54]   --->   Operation 81 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (0.66ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:61]   --->   Operation 82 'load' 'b_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i8 %b_load_1" [matrixmul.cpp:61]   --->   Operation 83 'sext' 'sext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [3/3] (0.99ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_1 = mul i16 %sext_ln61_1, i16 %sext_ln54_1" [matrixmul.cpp:61]   --->   Operation 84 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [2/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_2 = mul i16 %sext_ln61_2, i16 %sext_ln54_2" [matrixmul.cpp:61]   --->   Operation 85 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i8 %a_load" [matrixmul.cpp:54]   --->   Operation 86 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i8 %b_load" [matrixmul.cpp:61]   --->   Operation 87 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.55ns)   --->   "%mul_ln61 = mul i16 %sext_ln61, i16 %sext_ln54" [matrixmul.cpp:61]   --->   Operation 88 'mul' 'mul_ln61' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_1 = mul i16 %sext_ln61_1, i16 %sext_ln54_1" [matrixmul.cpp:61]   --->   Operation 89 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_2 = mul i16 %sext_ln61_2, i16 %sext_ln54_2" [matrixmul.cpp:61]   --->   Operation 90 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %mul_ln61, i16 %mul_ln61_2" [matrixmul.cpp:61]   --->   Operation 91 'add' 'add_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [matrixmul.cpp:66]   --->   Operation 104 'ret' 'ret_ln66' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_1 = mul i16 %sext_ln61_1, i16 %sext_ln54_1" [matrixmul.cpp:61]   --->   Operation 92 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i16 %mul_ln61, i16 %mul_ln61_2" [matrixmul.cpp:61]   --->   Operation 93 'add' 'add_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61_1 = add i16 %add_ln61, i16 %mul_ln61_1" [matrixmul.cpp:61]   --->   Operation 94 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.32>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 96 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i4 %add_ln57" [matrixmul.cpp:57]   --->   Operation 98 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln57_1" [matrixmul.cpp:57]   --->   Operation 99 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrixmul.cpp:56]   --->   Operation 100 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61_1 = add i16 %add_ln61, i16 %mul_ln61_1" [matrixmul.cpp:61]   --->   Operation 101 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.68ns)   --->   "%store_ln61 = store i16 %add_ln61_1, i4 %res_addr" [matrixmul.cpp:61]   --->   Operation 102 'store' 'store_ln61' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln56 = br void %Product" [matrixmul.cpp:56]   --->   Operation 103 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0100000]
i                   (alloca           ) [ 0100000]
indvar_flatten      (alloca           ) [ 0100000]
spectopmodule_ln48  (spectopmodule    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
store_ln54          (store            ) [ 0000000]
store_ln54          (store            ) [ 0000000]
store_ln54          (store            ) [ 0000000]
br_ln54             (br               ) [ 0000000]
i_1                 (load             ) [ 0000000]
indvar_flatten_load (load             ) [ 0000000]
zext_ln61           (zext             ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
sub_ln61            (sub              ) [ 0000000]
specpipeline_ln0    (specpipeline     ) [ 0000000]
icmp_ln54           (icmp             ) [ 0111100]
add_ln54_3          (add              ) [ 0000000]
br_ln54             (br               ) [ 0000000]
j_load              (load             ) [ 0000000]
add_ln54            (add              ) [ 0000000]
icmp_ln56           (icmp             ) [ 0000000]
select_ln54         (select           ) [ 0010000]
zext_ln61_1         (zext             ) [ 0000000]
tmp_1               (bitconcatenate   ) [ 0000000]
sub_ln61_1          (sub              ) [ 0000000]
select_ln54_1       (select           ) [ 0000000]
zext_ln57           (zext             ) [ 0000000]
p_shl3              (bitconcatenate   ) [ 0000000]
sub_ln57            (sub              ) [ 0000000]
select_ln54_2       (select           ) [ 0010000]
add_ln54_1          (add              ) [ 0000000]
zext_ln61_3         (zext             ) [ 0000000]
a_addr_1            (getelementptr    ) [ 0010000]
add_ln54_2          (add              ) [ 0000000]
zext_ln61_4         (zext             ) [ 0000000]
a_addr_2            (getelementptr    ) [ 0010000]
zext_ln61_5         (zext             ) [ 0000000]
zext_ln61_6         (zext             ) [ 0000000]
add_ln61_2          (add              ) [ 0000000]
zext_ln61_7         (zext             ) [ 0000000]
b_addr_1            (getelementptr    ) [ 0010000]
add_ln61_3          (add              ) [ 0000000]
zext_ln61_8         (zext             ) [ 0000000]
b_addr_2            (getelementptr    ) [ 0010000]
add_ln57            (add              ) [ 0111111]
add_ln56            (add              ) [ 0000000]
store_ln56          (store            ) [ 0000000]
store_ln56          (store            ) [ 0000000]
store_ln56          (store            ) [ 0000000]
zext_ln61_2         (zext             ) [ 0000000]
a_addr              (getelementptr    ) [ 0101000]
a_load_1            (load             ) [ 0101000]
a_load_2            (load             ) [ 0000000]
sext_ln54_2         (sext             ) [ 0111100]
j_cast              (zext             ) [ 0000000]
b_addr              (getelementptr    ) [ 0101000]
b_load_1            (load             ) [ 0101000]
b_load_2            (load             ) [ 0000000]
sext_ln61_2         (sext             ) [ 0111100]
a_load              (load             ) [ 0010100]
sext_ln54_1         (sext             ) [ 0110110]
b_load              (load             ) [ 0010100]
sext_ln61_1         (sext             ) [ 0110110]
sext_ln54           (sext             ) [ 0000000]
sext_ln61           (sext             ) [ 0000000]
mul_ln61            (mul              ) [ 0100010]
mul_ln61_2          (mul              ) [ 0100010]
mul_ln61_1          (mul              ) [ 0010001]
add_ln61            (add              ) [ 0010001]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
specpipeline_ln0    (specpipeline     ) [ 0000000]
zext_ln57_1         (zext             ) [ 0000000]
res_addr            (getelementptr    ) [ 0000000]
specloopname_ln56   (specloopname     ) [ 0000000]
add_ln61_1          (add              ) [ 0000000]
store_ln61          (store            ) [ 0000000]
br_ln56             (br               ) [ 0000000]
ret_ln66            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
<pin id="87" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/1 a_load_2/1 a_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="a_addr_2_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="b_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
<pin id="119" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_1/1 b_load_2/1 b_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="res_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln61_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/6 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 a_load "/>
</bind>
</comp>

<comp id="156" class="1005" name="reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_1 b_load "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln54_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln54_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln54_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln61_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln61_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln54_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln54_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln54_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln56_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln54_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln61_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln61_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="2" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln54_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="0" index="2" bw="2" slack="0"/>
<pin id="257" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln57_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub_ln57_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln57/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln54_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_2/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln54_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln61_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_3/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln54_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln61_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_4/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln61_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_5/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln61_6_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_6/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln61_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln61_7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_7/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln61_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_3/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln61_8_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_8/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln57_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln56_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln56_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln56_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln56_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln61_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln54_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_2/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="j_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln61_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_2/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln54_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln61_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln54_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln61_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mul_ln61_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln57_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="5"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/6 "/>
</bind>
</comp>

<comp id="408" class="1007" name="grp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="0" index="2" bw="16" slack="0"/>
<pin id="412" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_2/2 add_ln61/4 "/>
</bind>
</comp>

<comp id="416" class="1007" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="16" slack="0"/>
<pin id="420" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_1/3 add_ln61_1/5 "/>
</bind>
</comp>

<comp id="425" class="1005" name="j_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="432" class="1005" name="i_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="439" class="1005" name="indvar_flatten_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln54_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="450" class="1005" name="select_ln54_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="1"/>
<pin id="452" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="455" class="1005" name="select_ln54_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="a_addr_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="a_addr_2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="b_addr_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="b_addr_2_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="1"/>
<pin id="477" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="480" class="1005" name="add_ln57_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="5"/>
<pin id="482" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="485" class="1005" name="a_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="sext_ln54_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="b_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="1"/>
<pin id="497" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="sext_ln61_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="1"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="sext_ln54_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="1"/>
<pin id="507" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="sext_ln61_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="1"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln61_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="mul_ln61_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61 "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_ln61_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="97" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="79" pin="7"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="79" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="111" pin="7"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="111" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="176" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="182" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="179" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="179" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="176" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="212" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="215" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="215" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="235" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="221" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="215" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="176" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="253" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="221" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="247" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="194" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="302"><net_src comp="279" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="312"><net_src comp="227" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="227" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="332"><net_src comp="309" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="343"><net_src comp="273" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="309" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="227" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="206" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="253" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="345" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="373"><net_src comp="79" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="381"><net_src comp="111" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="151" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="156" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="151" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="156" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="390" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="413"><net_src comp="378" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="370" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="398" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="386" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="382" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="408" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="424"><net_src comp="416" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="428"><net_src comp="60" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="435"><net_src comp="64" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="442"><net_src comp="68" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="449"><net_src comp="200" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="227" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="458"><net_src comp="279" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="463"><net_src comp="72" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="468"><net_src comp="89" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="473"><net_src comp="97" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="478"><net_src comp="104" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="483"><net_src comp="339" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="488"><net_src comp="122" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="493"><net_src comp="370" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="498"><net_src comp="130" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="503"><net_src comp="378" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="508"><net_src comp="382" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="513"><net_src comp="386" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="518"><net_src comp="398" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="523"><net_src comp="408" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="416" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {6 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 }
	Port: matrixmul : b | {1 2 3 }
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		i_1 : 1
		indvar_flatten_load : 1
		zext_ln61 : 2
		tmp : 2
		sub_ln61 : 3
		icmp_ln54 : 2
		add_ln54_3 : 2
		br_ln54 : 3
		j_load : 1
		add_ln54 : 2
		icmp_ln56 : 2
		select_ln54 : 3
		zext_ln61_1 : 3
		tmp_1 : 3
		sub_ln61_1 : 4
		select_ln54_1 : 3
		zext_ln57 : 4
		p_shl3 : 4
		sub_ln57 : 5
		select_ln54_2 : 5
		add_ln54_1 : 6
		zext_ln61_3 : 7
		a_addr_1 : 8
		a_load_1 : 9
		add_ln54_2 : 6
		zext_ln61_4 : 7
		a_addr_2 : 8
		a_load_2 : 9
		zext_ln61_5 : 4
		zext_ln61_6 : 4
		add_ln61_2 : 5
		zext_ln61_7 : 6
		b_addr_1 : 7
		add_ln61_3 : 5
		zext_ln61_8 : 6
		b_addr_2 : 7
		add_ln57 : 6
		b_load_1 : 8
		b_load_2 : 8
		add_ln56 : 4
		store_ln56 : 3
		store_ln56 : 4
		store_ln56 : 5
	State 2
		a_addr : 1
		a_load : 2
		sext_ln54_2 : 1
		b_addr : 1
		b_load : 2
		sext_ln61_2 : 1
		mul_ln61_2 : 2
	State 3
		mul_ln61_1 : 1
	State 4
		mul_ln61 : 1
		add_ln61 : 2
	State 5
		add_ln61_1 : 1
	State 6
		res_addr : 1
		store_ln61 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln54_3_fu_206  |    0    |    0    |    12   |
|          |    add_ln54_fu_215   |    0    |    0    |    9    |
|          |   add_ln54_1_fu_287  |    0    |    0    |    12   |
|    add   |   add_ln54_2_fu_298  |    0    |    0    |    12   |
|          |   add_ln61_2_fu_317  |    0    |    0    |    10   |
|          |   add_ln61_3_fu_328  |    0    |    0    |    12   |
|          |    add_ln57_fu_339   |    0    |    0    |    7    |
|          |    add_ln56_fu_345   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln61_fu_398   |    0    |    0    |    40   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln61_fu_194   |    0    |    0    |    12   |
|    sub   |   sub_ln61_1_fu_247  |    0    |    0    |    12   |
|          |    sub_ln57_fu_273   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln54_fu_200   |    0    |    0    |    9    |
|          |   icmp_ln56_fu_221   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln54_fu_227  |    0    |    0    |    2    |
|  select  | select_ln54_1_fu_253 |    0    |    0    |    2    |
|          | select_ln54_2_fu_279 |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_408      |    1    |    0    |    0    |
|          |      grp_fu_416      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln61_fu_182   |    0    |    0    |    0    |
|          |  zext_ln61_1_fu_235  |    0    |    0    |    0    |
|          |   zext_ln57_fu_261   |    0    |    0    |    0    |
|          |  zext_ln61_3_fu_293  |    0    |    0    |    0    |
|          |  zext_ln61_4_fu_304  |    0    |    0    |    0    |
|   zext   |  zext_ln61_5_fu_309  |    0    |    0    |    0    |
|          |  zext_ln61_6_fu_313  |    0    |    0    |    0    |
|          |  zext_ln61_7_fu_323  |    0    |    0    |    0    |
|          |  zext_ln61_8_fu_334  |    0    |    0    |    0    |
|          |  zext_ln61_2_fu_366  |    0    |    0    |    0    |
|          |     j_cast_fu_374    |    0    |    0    |    0    |
|          |  zext_ln57_1_fu_404  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_186      |    0    |    0    |    0    |
|bitconcatenate|     tmp_1_fu_239     |    0    |    0    |    0    |
|          |     p_shl3_fu_265    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln54_2_fu_370  |    0    |    0    |    0    |
|          |  sext_ln61_2_fu_378  |    0    |    0    |    0    |
|   sext   |  sext_ln54_1_fu_382  |    0    |    0    |    0    |
|          |  sext_ln61_1_fu_386  |    0    |    0    |    0    |
|          |   sext_ln54_fu_390   |    0    |    0    |    0    |
|          |   sext_ln61_fu_394   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   179   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_460   |    4   |
|   a_addr_2_reg_465   |    4   |
|    a_addr_reg_485    |    4   |
|   add_ln57_reg_480   |    4   |
|   add_ln61_reg_520   |   16   |
|   b_addr_1_reg_470   |    4   |
|   b_addr_2_reg_475   |    4   |
|    b_addr_reg_495    |    4   |
|       i_reg_432      |    2   |
|   icmp_ln54_reg_446  |    1   |
|indvar_flatten_reg_439|    4   |
|       j_reg_425      |    2   |
|   mul_ln61_reg_515   |   16   |
|        reg_151       |    8   |
|        reg_156       |    8   |
| select_ln54_2_reg_455|    4   |
|  select_ln54_reg_450 |    2   |
|  sext_ln54_1_reg_505 |   16   |
|  sext_ln54_2_reg_490 |   16   |
|  sext_ln61_1_reg_510 |   16   |
|  sext_ln61_2_reg_500 |   16   |
+----------------------+--------+
|         Total        |   155  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   4  |   4  |   16   ||    20   |
|  grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_111 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    9    |
|      reg_151      |  p0  |   2  |   8  |   16   ||    9    |
|      reg_156      |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_408    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_408    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_416    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_416    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  || 4.06714 ||   122   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   122  |
|  Register |    -   |    -   |   155  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   155  |   301  |
+-----------+--------+--------+--------+--------+
