---
title: I860
---
**[Home](Home "Home") * [Hardware](Hardware "Hardware") * i860**

\[ [Die](https://en.wikipedia.org/wiki/Die_%28integrated_circuit%29) shot of i860 XR <a id="cite-note-1" href="#cite-ref-1">[1]</a>
**i860**, (80860)

was a 32/64-bit [RISC](https://en.wikipedia.org/wiki/Reduced_instruction_set_computing) [microprocessor](https://en.wikipedia.org/wiki/Microprocessor) introduced in 1989 by [Intel](Intel "Intel"). The first **i860 XR** ran at 25, 33, or 40 MHz. The second generation **i860 XP** added larger on-chip first level [caches](Memory#Cache "Memory"), second level cache support, and hardware support for [bus snooping](https://en.wikipedia.org/wiki/Bus_sniffing) for [cache consistency](https://en.wikipedia.org/wiki/Cache_coherence) in [multiprocessor](https://en.wikipedia.org/wiki/Multiprocessing) systems <a id="cite-note-2" href="#cite-ref-2">[2]</a>. Due to several [performance problems](https://en.wikipedia.org/wiki/Intel_i860#Performance_.28problems.29), the i860 never achieved commercial success and the project was abandoned in the mid-1990s.

## Architecture

The processor had a [VLIW](https://en.wikipedia.org/wiki/Very_long_instruction_word) [architecture](https://en.wikipedia.org/wiki/Microarchitecture) with two [pipelines](https://en.wikipedia.org/wiki/Classic_RISC_pipeline) <a id="cite-note-3" href="#cite-ref-3">[3]</a>, a 32-bit integer [ALU](Combinatorial_Logic#ALU "Combinatorial Logic") "core", and a three part 64-bit [FPU](https://en.wikipedia.org/wiki/Floating-point_unit) or [SIMD](SIMD_and_SWAR_Techniques "SIMD and SWAR Techniques") unit consisting of an adder, multiplier, and a 3D-graphics unit. Core integer execution was applied using 32 32-bit registers r0 through r31, also used for address computation. [IEEE 754](https://en.wikipedia.org/wiki/IEEE_754-1985) [floats](Float "Float") or vectors of [bytes](Byte "Byte") and [words](Word "Word") are kept in 32 32-bit registers f0 through f31, which can also be configured as 16 x 64 (i.e. for IEEE 754 [double](Double "Double")) or 8 x 128-bit vector registers. When accessing 128-bit values, a aligned set of four registers was used, addressed by f0, f4, ..., f28. The i860 FP and SIMD design influenced the later [MMX](MMX "MMX") extension of [x86](X86 "X86") processors, the [Pentium MMX](https://en.wikipedia.org/wiki/P5_%28microarchitecture%29) in 1998.

## Paragon

The [Paragon](Paragon "Paragon") was a series of [massively parallel](https://en.wikipedia.org/wiki/Massively_parallel_%28computing%29) [supercomputers](https://en.wikipedia.org/wiki/Supercomputer) by [Intel](Intel "Intel") based on the i860. Up to 2048 (later, up to 4000) i860s were connected in a 2D grid.

## Chess Programs

- [Petunia](Petunia "Petunia")
- [\*Socrates](Star_Socrates "Star Socrates") ([Paragon](Paragon "Paragon"))

## Manuals

- [Intel® i860™ Microprocessor Family Programmer's Reference Manual 1991](http://bitsavers.trailing-edge.com/pdf/intel/i860/240875-001_i860_64-Bit_Microprocessor_Programmers_Reference_May91.pdf) (pdf from [bitsavers.org](http://www.mirrorservice.org/sites/www.bitsavers.org/))
- [David Perlmutter](http://allthingsd.com/20131023/dadi-perlmutter-to-leave-intel-early-next-year/), [Michael Kagan](http://www.opentechisrael.org/#!untitled/c1ah7) (**1991**). *The i860™ XP Second Generation of the i860™ Supercomputing Microprocessor Family*. [pdf](http://www.hotchips.org/wp-content/uploads/hc_archives/hc03/2_Mon/HC3.S3/HC3.3.2.pdf)

## External Links

- [Intel i860 from Wikipeida](https://en.wikipedia.org/wiki/Intel_i860)
- [The Chip Collection - i860 Microprocessor](http://smithsonianchips.si.edu/intel/i860.htm), [Smithsonian Institution](https://en.wikipedia.org/wiki/Smithsonian_Institution)
- [Intel 80860 (i860) CPU family](http://www.cpu-world.com/CPUs/80860/)
- [From Here to There - Intel i860](http://blog.garritys.org/2010/04/intel-i860.html) by [Mike Garrity](http://blog.garritys.org/author/mike), April 06, 2010
- [Intel Paragon from Wikipedia](https://en.wikipedia.org/wiki/Intel_Paragon)

## References

1. <a id="cite-ref-1" href="#cite-note-1">[1]</a> [Die shot of Intel 80860XR](https://commons.wikimedia.org/wiki/File:Intel_80860XR_die2.JPG) microprocessor (A80860XR-40, SX438) by [Pauli Rautakorpi](https://commons.wikimedia.org/wiki/User:Birdman86), April 25, 2014, [CC BY 3.0](https://creativecommons.org/licenses/by/3.0/deed.en), [Wikimedia Commons](https://en.wikipedia.org/wiki/Wikimedia_Commons), [Intel i860 from Wikipedia.de](https://de.wikipedia.org/wiki/Intel_i860) (German)
1. <a id="cite-ref-2" href="#cite-note-2">[2]</a> [Intel i860 from Wikipeida](https://en.wikipedia.org/wiki/Intel_i860)
1. <a id="cite-ref-3" href="#cite-note-3">[3]</a> [From Here to There - Intel i860](http://blog.garritys.org/2010/04/intel-i860.html) by [Mike Garrity](http://blog.garritys.org/author/mike), April 06, 2010

**[Up one Level](Hardware "Hardware")**

