* Z:\mnt\design.r\spice\examples\6372-0.2.asc
V1 +V 0 15
V2 -V 0 -15
V5 N001 0 5
XU1 N004 0 N002 -V 0 OUT +V N003 N004 N003 N001 N001 0 LT6372-0.2
V4 N002 0 SINE(0 10 1K)
.tran 10m
.lib LT6372-0.2.sub
.backanno
.end
