EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,19.1.0 Build 670 09/22/2019 SJ Lite Edition
PROJECT,"Bot_Traversal_Final"
REVISION,"Bot_Traversal_Final"
PROJECT_FILE,"E:/lfr/Bot Traversal Final with turn 1/Bot_Traversal_Final.qpf"
TIME,"Tue Feb 15 11:50:03 2022"
TIME_SECONDS,"1644906003"
FAMILY,"Cyclone IV E"
DEVICE,"EP4CE22"
PACKAGE,"FBGA"
PART,"EP4CE22F17C6"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"6.50"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"4.30"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1,2.50,2,2.50,3,2.50,4,2.50,5,2.50,6,2.50,7,2.50,8,2.50,
RAIL_VOLTAGES,,VCCINT,1.200,VCCA,2.500,VCCD,1.200,


BLOCK,M9K,count,36,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"2",ram_porta_addr_width,"12",ram_porta_depth,"4096",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"10",ram_portb_data_width,"2",ram_portb_addr_width,"12",ram_portb_ena_static_prob,"0.500000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,Combinational cell,count,660,avg_toggle_rate,"1388.331853",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.059091",fmax,"0"
BLOCK,Combinational cell,count,650,avg_toggle_rate,"910367.251702",avg_toggle_rate_ratio,"0.091037",avg_fanout,"2.343077",fmax,"10"
BLOCK,Clock control block,count,1,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"84.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"84",num_lc_comb_fanout,"0",num_lc_ff_fanout,"84",sum_lc_ff_clkena_static_prob,"64.5",avg_lc_ff_clk_ena_static_prob,"0.767857",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"928.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"928",num_lc_comb_fanout,"0",num_lc_ff_fanout,"892",sum_lc_ff_clkena_static_prob,"765.5",avg_lc_ff_clk_ena_static_prob,"0.858184",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"36",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"20000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"625.000000",fmax,"10",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"625",num_lc_comb_fanout,"0",num_lc_ff_fanout,"589",sum_lc_ff_clkena_static_prob,"238.166",avg_lc_ff_clk_ena_static_prob,"0.404357",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"36",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Register cell,count,895,avg_toggle_rate,"0.702793",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.143017",fmax,"0"
BLOCK,Register cell,count,670,avg_toggle_rate,"1250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"3.167164",fmax,"10"
BLOCK,I/O pad,count,8,avg_toggle_rate,"0.625000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,2,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
