{
"DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl_inout/user_project_wrapper.v"
    ],
	"CLOCK_PORT": "io_in[36]",
	"CLOCK_NET": "io_in[34] io_in[36] io_in[35]",
	"CLOCK_PERIOD": 25,
	"MACRO_PLACEMENT_CFG": "dir::macro.cfg",	

       "FP_PDN_MACRO_HOOKS": ["ioenb vccd1 vssd1 vccd1 vssd1,","grid.* vccd1 vssd1 vdd vss,","sb.* vccd1 vssd1 vdd vss,","cbx.* vccd1 vssd1 vdd vss,","cby.* vccd1 vssd1 vdd vss"],
    
      "FP_PDN_MULTILAYER":1,
     "IO_SYNC": 0,
        "VERILOG_FILES_BLACKBOX": [
	"dir::../../verilog/rtl/FPGA/routing/cbx_1__0_.v", 
	"dir::../../verilog/rtl/FPGA/lb/grid_clb.v",     
	"dir::../../verilog/rtl/FPGA/lb/grid_io_right.v",       
	"dir::../../verilog/rtl/FPGA/routing/sb_0__10_.v", 
	"dir::../../verilog/rtl/FPGA/routing/sb_8__10_.v",
	"dir::../../verilog/rtl/FPGA/routing/cbx_1__1_.v", 
	"dir::../../verilog/rtl/FPGA/lb/grid_io_bottom.v", 
	"dir::../../verilog/rtl/FPGA/routing/sb_1__0_.v", 
	"dir::../../verilog/rtl/FPGA/routing/cbx_1__10_.v", 
	"dir::../../verilog/rtl/FPGA/lb/grid_io_left.v",   
	"dir::../../verilog/rtl/FPGA/routing/sb_1__1_.v",
	"dir::../../verilog/rtl/FPGA/routing/cby_0__1_.v", 
	"dir::../../verilog/rtl/FPGA/lb/grid_io_top.v",    
	"dir::../../verilog/rtl/FPGA/routing/sb_1__10_.v",
	"dir::../../verilog/rtl/FPGA/routing/cby_1__1_.v", 
	"dir::../../verilog/rtl/FPGA/routing/sb_0__0_.v",       
	"dir::../../verilog/rtl/FPGA/routing/sb_8__0_.v",
	"dir::../../verilog/rtl/FPGA/routing/cby_8__1_.v", 
	"dir::../../verilog/rtl/FPGA/routing/sb_0__1_.v",       
	"dir::../../verilog/rtl/FPGA/routing/sb_8__1_.v",
	"dir::../../verilog/rtl/ioenb.v",
	"dir::../../verilog/rtl/FPGA/lb/grid_io_bottom_out.v",   
	"dir::../../verilog/rtl/FPGA/lb/grid_io_left_out.v",   
	"dir::../../verilog/rtl/FPGA/lb/grid_io_right_out.v",   
	"dir::../../verilog/rtl/FPGA/lb/grid_io_top_out.v"
    ],
    
    "EXTRA_LEFS": [
	"dir::../../lef/cbx_1__0_.lef", 
	"dir::../../lef/grid_clb.lef",     
	"dir::../../lef/grid_io_right.lef",       
	"dir::../../lef/sb_0__10_.lef", 
	"dir::../../lef/sb_8__10_.lef",
	"dir::../../lef/cbx_1__1_.lef", 
	"dir::../../lef/grid_io_bottom.lef", 
	"dir::../../lef/sb_1__0_.lef", 
	"dir::../../lef/cbx_1__10_.lef", 
	"dir::../../lef/grid_io_left.lef",   
	"dir::../../lef/sb_1__1_.lef",
	"dir::../../lef/cby_0__1_.lef", 
	"dir::../../lef/grid_io_top.lef",    
	"dir::../../lef/sb_1__10_.lef",
	"dir::../../lef/cby_1__1_.lef", 
	"dir::../../lef/sb_0__0_.lef",       
	"dir::../../lef/sb_8__0_.lef",
	"dir::../../lef/cby_8__1_.lef", 
	"dir::../../lef/sb_0__1_.lef",       
	"dir::../../lef/sb_8__1_.lef",
	"dir::../../lef/ioenb.lef",
	"dir::../../lef/grid_io_bottom_out.lef",   
	"dir::../../lef/grid_io_left_out.lef",   
	"dir::../../lef/grid_io_right_out.lef",   
	"dir::../../lef/grid_io_top_out.lef"   
    ],
    "EXTRA_GDS_FILES": [
	"dir::../../gds/cbx_1__0_.gds", 
	"dir::../../gds/grid_clb.gds",     
	"dir::../../gds/grid_io_right.gds",       
	"dir::../../gds/sb_0__10_.gds", 
	"dir::../../gds/sb_8__10_.gds",
	"dir::../../gds/cbx_1__1_.gds", 
	"dir::../../gds/grid_io_bottom.gds", 
	"dir::../../gds/sb_1__0_.gds", 
	"dir::../../gds/cbx_1__10_.gds", 
	"dir::../../gds/grid_io_left.gds",   
	"dir::../../gds/sb_1__1_.gds",
	"dir::../../gds/cby_0__1_.gds", 
	"dir::../../gds/grid_io_top.gds",    
	"dir::../../gds/sb_1__10_.gds",
	"dir::../../gds/cby_1__1_.gds", 
	"dir::../../gds/sb_0__0_.gds",       
	"dir::../../gds/sb_8__0_.gds",
	"dir::../../gds/cby_8__1_.gds", 
	"dir::../../gds/sb_0__1_.gds",       
	"dir::../../gds/sb_8__1_.gds",
	"dir::../../gds/ioenb.gds",
	"dir::../../gds/grid_io_bottom_out.gds",   
	"dir::../../gds/grid_io_left_out.gds",   
	"dir::../../gds/grid_io_right_out.gds",   
	"dir::../../gds/grid_io_top_out.gds"   
    ],
    "//RUN_KLAYOUT_XOR":0,
    "PL_RESIZER_REPAIR_TIE_FANOUT":1,
    "PL_RESIZER_MAX_WIRE_LENGTH":150,
    "MAX_FANOUT_CONSTRAINT": 16,
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "IO_SYNC": 1,
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "RUN_LINTER": 0,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 1,
    "SYNTH_ELABORATE_ONLY": 0,
    "//PL_RANDOM_GLB_PLACEMENT": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 1,
    "FP_PDN_ENABLE_RAILS": 1,
    "GRT_REPAIR_ANTENNAS": 1,
    "RUN_FILL_INSERTION": 1,
    "RUN_TAP_DECAP_INSERTION": 1,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 30,
    "RUN_CTS": 1,
    "FP_PDN_VOFFSET": 1,
    "FP_PDN_HOFFSET": 1,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 1,
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(1 * $FP_PDN_CORE_RING_HWIDTH)",
    
    
    "VDD_NETS": [
        "vccd1",
        "vccd2",
        "vdda1",
        "vdda2"
    ],
    "GND_NETS": [
        "vssd1",
        "vssd2",
        "vssa1",
        "vssa2"
    ],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "FP_PDN_CFG": "dir::pdn_cfg.tcl",
    
    
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
        "DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    }
}
