# RISC-V-CPU

Bo Li, Yuan Li, Yibin Xu

This repository contains both a multi-cycle and a 5-stage pipelined implementation for a RISC-V CPU and test benches.
