
*** Running vivado
    with args -log OneCycleCPUwithIO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OneCycleCPUwithIO.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source OneCycleCPUwithIO.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
Command: read_checkpoint -auto_incremental -incremental /home/knutjb/Vivado/asip_v2/asip_v2.srcs/utils_1/imports/synth_1/OneCycleCPUwithIO.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/knutjb/Vivado/asip_v2/asip_v2.srcs/utils_1/imports/synth_1/OneCycleCPUwithIO.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top OneCycleCPUwithIO -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 1277807
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1789.402 ; gain = 408.684 ; free physical = 72456 ; free virtual = 237298
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OneCycleCPUwithIO' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/top.vhd:36]
INFO: [Synth 8-638] synthesizing module 'motor' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/motor.vhd:52]
WARNING: [Synth 8-614] signal 'start_motor' is read in the process but is not in the sensitivity list [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/motor.vhd:58]
WARNING: [Synth 8-614] signal 'start_reverse' is read in the process but is not in the sensitivity list [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/motor.vhd:95]
WARNING: [Synth 8-614] signal 'echo' is read in the process but is not in the sensitivity list [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/motor.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'motor' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/motor.vhd:52]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/timer.vhd:45]
	Parameter LIMIT bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/timer.vhd:45]
INFO: [Synth 8-638] synthesizing module 'timer__parameterized0' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/timer.vhd:45]
	Parameter LIMIT bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer__parameterized0' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/timer.vhd:45]
INFO: [Synth 8-638] synthesizing module 'up_counter' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/up_counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'up_counter' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/up_counter.vhd:19]
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/out_reg.vhd:14]
INFO: [Synth 8-256] done synthesizing module '\reg ' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/out_reg.vhd:14]
INFO: [Synth 8-638] synthesizing module 'timer__parameterized1' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/timer.vhd:45]
	Parameter LIMIT bound to: 500 - type: integer 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'timer__parameterized1' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/new/timer.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pc' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/pc.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pc' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/pc.vhd:22]
INFO: [Synth 8-638] synthesizing module 'imem' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/imem.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'imem' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/imem.vhd:18]
INFO: [Synth 8-638] synthesizing module 'dreg' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/dreg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'dreg' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/dreg.vhd:26]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/alu.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/alu.vhd:28]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/dmem.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'dmem' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/dmem.vhd:22]
INFO: [Synth 8-638] synthesizing module 'control' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/control.vhd:48]
WARNING: [Synth 8-614] signal 'st_reg' is read in the process but is not in the sensitivity list [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/control.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/control.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'OneCycleCPUwithIO' (0#1) [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/top.vhd:36]
WARNING: [Synth 8-7129] Port clk in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port above_limit in module control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.340 ; gain = 487.621 ; free physical = 72350 ; free virtual = 237193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.184 ; gain = 502.465 ; free physical = 72351 ; free virtual = 237194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1891.188 ; gain = 510.469 ; free physical = 72351 ; free virtual = 237194
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'motor_reg_reg' in module 'motor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            move_forward |                               00 |                               01
           move_backward |                               01 |                               10
               turn_left |                               10 |                               11
                    idle |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'motor_reg_reg' using encoding 'sequential' in module 'motor'
WARNING: [Synth 8-327] inferring latch for variable 'echo_start_reg' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/control.vhd:175]
WARNING: [Synth 8-327] inferring latch for variable 'start_motor_reg' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/control.vhd:187]
WARNING: [Synth 8-327] inferring latch for variable 'start_reverse_reg' [/home/knutjb/Vivado/asip_v2/asip_v2.srcs/sources_1/imports/OneCycleCPUwithIO_files/control.vhd:176]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1908.102 ; gain = 527.383 ; free physical = 72334 ; free virtual = 237178
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  32 Input   24 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 13    
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 6     
	  16 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 2     
	  19 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control/echo_start_reg) is unused and will be removed from module OneCycleCPUwithIO.
WARNING: [Synth 8-3332] Sequential element (control/start_motor_reg) is unused and will be removed from module OneCycleCPUwithIO.
WARNING: [Synth 8-3332] Sequential element (control/start_reverse_reg) is unused and will be removed from module OneCycleCPUwithIO.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72210 ; free virtual = 237057
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72208 ; free virtual = 237056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72208 ; free virtual = 237056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72212 ; free virtual = 237073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72212 ; free virtual = 237073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72212 ; free virtual = 237073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72212 ; free virtual = 237073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72212 ; free virtual = 237073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72212 ; free virtual = 237073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     6|
|4     |LUT3 |     4|
|5     |LUT4 |    10|
|6     |LUT5 |    14|
|7     |LUT6 |    13|
|8     |FDCE |    34|
|9     |IBUF |     3|
|10    |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+----------------------+------+
|      |Instance         |Module                |Cells |
+------+-----------------+----------------------+------+
|1     |top              |                      |   103|
|2     |  backward_timer |timer                 |    19|
|3     |  echo_timer     |timer__parameterized1 |    24|
|4     |  motor          |motor                 |    13|
|5     |  motor_reg      |\reg                  |     4|
|6     |  turnleft_timer |timer__parameterized0 |    22|
+------+-----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72212 ; free virtual = 237073
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.648 ; gain = 649.930 ; free physical = 72212 ; free virtual = 237072
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.656 ; gain = 649.930 ; free physical = 72212 ; free virtual = 237072
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.656 ; gain = 0.000 ; free physical = 72503 ; free virtual = 237363
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.363 ; gain = 0.000 ; free physical = 72415 ; free virtual = 237276
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 50947530
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.398 ; gain = 797.586 ; free physical = 72410 ; free virtual = 237270
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1405.167; main = 1405.167; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2168.367; main = 2168.367; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.375 ; gain = 0.000 ; free physical = 72403 ; free virtual = 237263
INFO: [Common 17-1381] The checkpoint '/home/knutjb/Vivado/asip_v2/asip_v2.runs/synth_1/OneCycleCPUwithIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OneCycleCPUwithIO_utilization_synth.rpt -pb OneCycleCPUwithIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 11:32:07 2023...
