Analysis & Synthesis report for Lab9test
Tue May 23 17:46:10 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lab9|state:states|curr_state
 12. State Machine - |lab9|audio_interface:audio_interface|state
 13. State Machine - |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|m_next
 14. State Machine - |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|m_state
 15. State Machine - |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|i_next
 16. State Machine - |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|i_state
 17. State Machine - |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 18. State Machine - |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|direction
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 28. Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 29. Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 30. Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 31. Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 32. Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 33. Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 34. Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 35. Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 36. Source assignments for lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4g32:auto_generated
 37. Source assignments for lab9_soc:u0|lab9_soc_sdram:sdram
 38. Source assignments for lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll
 39. Source assignments for lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3
 40. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux
 41. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 42. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux
 43. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 44. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 45. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 46. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 47. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 48. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 49. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 50. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 51. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 52. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 53. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 54. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 55. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 56. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_014
 57. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_001
 68. Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Source assignments for music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated
 73. Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance
 74. Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:font1
 75. Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:font2
 76. Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1
 77. Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door
 78. Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove
 79. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 80. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 81. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a
 82. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b
 84. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 86. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram
 87. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 89. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 90. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 91. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 92. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy
 93. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0
 94. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 95. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 96. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 97. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 98. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator
 99. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
100. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
101. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
102. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
103. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
104. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
105. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
106. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
107. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
108. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
109. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
110. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
111. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator
112. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
113. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
114. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
115. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent
118. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
121. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
124. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
127. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
130. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
133. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
136. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
137. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
140. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
143. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
146. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
149. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
152. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
155. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent
158. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_003|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_005|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_006|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_007|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_008|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_009|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_010|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_011|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_012|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_013|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_014|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_015|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_016|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
194. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
195. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
196. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
197. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
198. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
199. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
200. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
201. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
202. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
203. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
204. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
205. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
206. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
207. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
208. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
209. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
210. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
211. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
212. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
213. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
214. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
215. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
216. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
217. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
218. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
219. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
220. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
221. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
222. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
223. Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
224. Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller
225. Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
226. Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
227. Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_001
228. Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
229. Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
230. Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_002
231. Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
232. Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
233. Parameter Settings for Inferred Entity Instance: music:music|altsyncram:music_memory_rtl_0
234. Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1
235. Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0
236. Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1
237. Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|lpm_mult:Mult0
238. Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0
239. scfifo Parameter Settings by Entity Instance
240. altsyncram Parameter Settings by Entity Instance
241. lpm_mult Parameter Settings by Entity Instance
242. Port Connectivity Checks: "audio_interface:audio_interface"
243. Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
244. Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller_002"
245. Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
246. Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller_001"
247. Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
248. Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller"
249. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
250. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
251. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
252. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
253. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
254. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
255. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
256. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode"
257. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
258. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
259. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode"
260. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo"
261. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent"
262. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
263. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
264. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
265. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
266. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
267. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
268. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
269. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
270. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
271. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
272. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
273. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
274. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
275. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
276. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
277. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
278. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
279. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
280. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
281. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
282. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
283. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
284. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
285. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
286. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
287. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo"
288. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent"
289. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
290. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
291. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
292. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
293. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator"
294. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
295. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
296. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
297. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
298. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
299. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
300. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
301. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
302. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
303. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
304. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
305. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
306. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator"
307. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
308. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
309. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
310. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_altpll_lqa2:sd1"
311. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll"
312. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module"
313. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0"
314. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy"
315. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
316. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
317. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib"
318. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
319. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
320. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
321. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
322. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
323. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug"
324. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci"
325. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench"
326. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0"
327. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic"
328. Port Connectivity Checks: "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0"
329. Port Connectivity Checks: "lab9_soc:u0"
330. Post-Synthesis Netlist Statistics for Top Partition
331. Elapsed Time Per Partition
332. Analysis & Synthesis Messages
333. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 23 17:46:09 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab9test                                    ;
; Top-level Entity Name              ; lab9                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 35,238                                      ;
;     Total combinational functions  ; 34,243                                      ;
;     Dedicated logic registers      ; 2,362                                       ;
; Total registers                    ; 2362                                        ;
; Total pins                         ; 150                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 766,624                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab9               ; Lab9test           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; map1.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv                                                                                       ;             ;
; audio_interface.vhd                                                                           ; yes             ; User VHDL File                                        ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd                                                                           ;             ;
; hpi_io_intf.sv                                                                                ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/hpi_io_intf.sv                                                                                ;             ;
; vga_text_avl_interface.sv                                                                     ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv                                                                     ;             ;
; VGA_controller.sv                                                                             ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv                                                                             ;             ;
; lab9.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv                                                                                       ;             ;
; HexDriver.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/HexDriver.sv                                                                                  ;             ;
; font_rom.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/font_rom.sv                                                                                   ;             ;
; lab9_soc/synthesis/lab9_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v                                                                 ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v                                       ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv                                          ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v                                    ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v                  ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv                       ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv                           ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv                       ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv                           ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv                        ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv                        ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv                        ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv                            ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; lab9_soc    ;
; lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v                                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v                                            ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v                                                ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v                                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v                                           ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v                                      ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.hex                                   ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v                                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v                                         ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v                                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v                          ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_keycode.v                                              ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_keycode.v                                              ; lab9_soc    ;
; lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v                                          ; lab9_soc    ;
; lab9_soc/synthesis/submodules/vga_text_avl_interface.sv                                       ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv                                       ; lab9_soc    ;
; Title.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv                                                                                      ;             ;
; Frisk.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv                                                                                      ;             ;
; state.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/state.sv                                                                                      ;             ;
; intro.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv                                                                                      ;             ;
; door.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv                                                                                       ;             ;
; music.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv                                                                                      ;             ;
; audio.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv                                                                                      ;             ;
; music1.txt                                                                                    ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/music1.txt                                                                                    ;             ;
; sprite_bytes/frisk5.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk5.txt                                                                       ;             ;
; sprite_bytes/frisk7.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk7.txt                                                                       ;             ;
; sprite_bytes/frisk9.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk9.txt                                                                       ;             ;
; sprite_bytes/frisk4.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk4.txt                                                                       ;             ;
; sprite_bytes/frisk3.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk3.txt                                                                       ;             ;
; sprite_bytes/frisk6.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk6.txt                                                                       ;             ;
; sprite_bytes/frisk2.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk2.txt                                                                       ;             ;
; sprite_bytes/frisk8.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk8.txt                                                                       ;             ;
; sprite_bytes/frisk1.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk1.txt                                                                       ;             ;
; sprite_bytes/frisk10.txt                                                                      ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/frisk10.txt                                                                      ;             ;
; sprite_bytes/map1.txt                                                                         ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/map1.txt                                                                         ;             ;
; sprite_bytes/title.txt                                                                        ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/title.txt                                                                        ;             ;
; sprite_bytes/door.txt                                                                         ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/door.txt                                                                         ;             ;
; sprite_bytes/intro10.txt                                                                      ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro10.txt                                                                      ;             ;
; sprite_bytes/intro1.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro1.txt                                                                       ;             ;
; sprite_bytes/intro7.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro7.txt                                                                       ;             ;
; sprite_bytes/intro6.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro6.txt                                                                       ;             ;
; sprite_bytes/font3.txt                                                                        ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font3.txt                                                                        ;             ;
; sprite_bytes/intro3.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro3.txt                                                                       ;             ;
; sprite_bytes/font5.txt                                                                        ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font5.txt                                                                        ;             ;
; sprite_bytes/font1.txt                                                                        ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font1.txt                                                                        ;             ;
; sprite_bytes/intro5.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro5.txt                                                                       ;             ;
; sprite_bytes/intro9.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro9.txt                                                                       ;             ;
; sprite_bytes/font6.txt                                                                        ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font6.txt                                                                        ;             ;
; sprite_bytes/font4.txt                                                                        ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font4.txt                                                                        ;             ;
; sprite_bytes/font2.txt                                                                        ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/font2.txt                                                                        ;             ;
; sprite_bytes/intro2.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro2.txt                                                                       ;             ;
; sprite_bytes/intro8.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro8.txt                                                                       ;             ;
; sprite_bytes/intro4.txt                                                                       ; yes             ; Auto-Found File                                       ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/sprite_bytes/intro4.txt                                                                       ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/scfifo.tdf                                                               ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/a_regfifo.inc                                                            ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/a_dpfifo.inc                                                             ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/a_i2fifo.inc                                                             ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/a_fffifo.inc                                                             ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/a_f2fifo.inc                                                             ;             ;
; aglobal181.inc                                                                                ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/aglobal181.inc                                                           ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_l011.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_do7.tdf                                                                               ;             ;
; db/altsyncram_nio1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_nio1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                                ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                                ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                                ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_6mc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_6mc1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                ;             ;
; db/altsyncram_ac71.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ac71.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                 ;             ;
; db/altsyncram_4g32.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_4g32.tdf                                                                        ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                                ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File                        ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                                ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                                ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; db/altsyncram_ps61.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf                                                                        ;             ;
; db/Lab9test.ram0_music_7054c3e.hdl.mif                                                        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music_7054c3e.hdl.mif                                                        ;             ;
; db/decode_i8a.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/decode_i8a.tdf                                                                             ;             ;
; db/mux_pob.tdf                                                                                ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/mux_pob.tdf                                                                                ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf                                                             ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.inc                                                             ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; multcore.tdf                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf                                                             ;             ;
; csa_add.inc                                                                                   ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/csa_add.inc                                                              ;             ;
; mpar_add.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.inc                                                             ;             ;
; muleabz.inc                                                                                   ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/muleabz.inc                                                              ;             ;
; mul_lfrg.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mul_lfrg.inc                                                             ;             ;
; mul_boothc.inc                                                                                ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mul_boothc.inc                                                           ;             ;
; alt_ded_mult.inc                                                                              ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_ded_mult.inc                                                         ;             ;
; alt_ded_mult_y.inc                                                                            ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                       ;             ;
; dffpipe.inc                                                                                   ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/dffpipe.inc                                                              ;             ;
; mpar_add.tdf                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf                                                             ;             ;
; lpm_add_sub.tdf                                                                               ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                          ;             ;
; addcore.inc                                                                                   ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/addcore.inc                                                              ;             ;
; look_add.inc                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/look_add.inc                                                             ;             ;
; alt_stratix_add_sub.inc                                                                       ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                  ;             ;
; db/add_sub_lgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_lgh.tdf                                                                            ;             ;
; db/add_sub_pgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_pgh.tdf                                                                            ;             ;
; altshift.tdf                                                                                  ; yes             ; Megafunction                                          ; f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altshift.tdf                                                             ;             ;
; db/add_sub_jgh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_jgh.tdf                                                                            ;             ;
; db/add_sub_ngh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_ngh.tdf                                                                            ;             ;
; db/add_sub_bfh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_bfh.tdf                                                                            ;             ;
; db/mult_pgt.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/mult_pgt.tdf                                                                               ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 35,238                                                                                        ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 34243                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 29520                                                                                         ;
;     -- 3 input functions                    ; 3591                                                                                          ;
;     -- <=2 input functions                  ; 1132                                                                                          ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 33757                                                                                         ;
;     -- arithmetic mode                      ; 486                                                                                           ;
;                                             ;                                                                                               ;
; Total registers                             ; 2362                                                                                          ;
;     -- Dedicated logic registers            ; 2362                                                                                          ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 150                                                                                           ;
; Total memory bits                           ; 766624                                                                                        ;
;                                             ;                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 2                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|intro_address[1]~32 ;
; Maximum fan-out                             ; 5633                                                                                          ;
; Total fan-out                               ; 143124                                                                                        ;
; Average fan-out                             ; 3.85                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |lab9                                                                                                                                   ; 34243 (1)           ; 2362 (1)                  ; 766624      ; 2            ; 0       ; 1         ; 150  ; 0            ; |lab9                                                                                                                                                                                                                                                                                                                                                                                                             ; lab9                                             ; work         ;
;    |HexDriver:hex_inst_0|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|HexDriver:hex_inst_0                                                                                                                                                                                                                                                                                                                                                                                        ; HexDriver                                        ; work         ;
;    |HexDriver:hex_inst_1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|HexDriver:hex_inst_1                                                                                                                                                                                                                                                                                                                                                                                        ; HexDriver                                        ; work         ;
;    |HexDriver:hex_inst_2|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|HexDriver:hex_inst_2                                                                                                                                                                                                                                                                                                                                                                                        ; HexDriver                                        ; work         ;
;    |HexDriver:hex_inst_3|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|HexDriver:hex_inst_3                                                                                                                                                                                                                                                                                                                                                                                        ; HexDriver                                        ; work         ;
;    |audio:audio|                                                                                                                        ; 54 (54)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|audio:audio                                                                                                                                                                                                                                                                                                                                                                                                 ; audio                                            ; work         ;
;    |audio_interface:audio_interface|                                                                                                    ; 64 (64)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|audio_interface:audio_interface                                                                                                                                                                                                                                                                                                                                                                             ; audio_interface                                  ; work         ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                     ; hpi_io_intf                                      ; work         ;
;    |lab9_soc:u0|                                                                                                                        ; 33811 (0)           ; 2124 (0)                  ; 76800       ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab9|lab9_soc:u0                                                                                                                                                                                                                                                                                                                                                                                                 ; lab9_soc                                         ; lab9_soc     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab9_soc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                        ; lab9_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab9_soc     ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab9_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab9_soc     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; lab9_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; lab9_soc     ;
;       |lab9_soc_jtag_uart_0:jtag_uart_0|                                                                                                ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; lab9_soc_jtag_uart_0                             ; lab9_soc     ;
;          |alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;          |lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; lab9_soc_jtag_uart_0_scfifo_r                    ; lab9_soc     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;          |lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; lab9_soc_jtag_uart_0_scfifo_w                    ; lab9_soc     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;       |lab9_soc_keycode:keycode|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                        ; lab9_soc_keycode                                 ; lab9_soc     ;
;       |lab9_soc_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 832 (0)             ; 910 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; lab9_soc_mm_interconnect_0                       ; lab9_soc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 185 (185)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                            ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 7 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (7)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser         ; lab9_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                   ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab9_soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; lab9_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; lab9_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; lab9_soc     ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; lab9_soc     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; lab9_soc     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab9_soc     ;
;          |altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                        ; lab9_soc     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 5 (5)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s2_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|                                            ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                   ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; lab9_soc_mm_interconnect_0_cmd_demux             ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_cmd_demux_001         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                           ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                           ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                           ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|                                                                           ; 56 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                           ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|                                                                           ; 56 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_cmd_mux_002           ; lab9_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_router:router|                                                                                     ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; lab9_soc_mm_interconnect_0_router                ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_router_001:router_001|                                                                             ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; lab9_soc_mm_interconnect_0_router_001            ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_router_004:router_008|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_008                                                                                                                                                                                                                                                                                                   ; lab9_soc_mm_interconnect_0_router_004            ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_014|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_014                                                                                                                                                                                                                                                                                             ; lab9_soc_mm_interconnect_0_rsp_demux_002         ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; lab9_soc_mm_interconnect_0_rsp_mux               ; lab9_soc     ;
;          |lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; lab9_soc_mm_interconnect_0_rsp_mux_001           ; lab9_soc     ;
;       |lab9_soc_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1023 (0)            ; 586 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; lab9_soc_nios2_gen2_0                            ; lab9_soc     ;
;          |lab9_soc_nios2_gen2_0_cpu:cpu|                                                                                                ; 1023 (736)          ; 586 (317)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; lab9_soc_nios2_gen2_0_cpu                        ; lab9_soc     ;
;             |lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|                                               ; 287 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; lab9_soc_nios2_gen2_0_cpu_nios2_oci              ; lab9_soc     ;
;                |lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab9_soc     ;
;                   |lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab9_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|                             ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab9_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab9_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab9_soc     ;
;                |lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; lab9_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab9_soc     ;
;                |lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab9_soc     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 112 (112)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; lab9_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab9_soc     ;
;                   |lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab9_soc     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                  ; work         ;
;             |lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; lab9_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab9_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;             |lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; lab9_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab9_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;       |lab9_soc_onchip_memory2_0:onchip_memory2_0|                                                                                      ; 2 (2)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                      ; lab9_soc_onchip_memory2_0                        ; lab9_soc     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;             |altsyncram_4g32:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4g32:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_4g32                                  ; work         ;
;       |lab9_soc_otg_hpi_address:otg_hpi_address|                                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                        ; lab9_soc_otg_hpi_address                         ; lab9_soc     ;
;       |lab9_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                  ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                  ; lab9_soc_otg_hpi_cs                              ; lab9_soc     ;
;       |lab9_soc_otg_hpi_cs:otg_hpi_reset|                                                                                               ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                               ; lab9_soc_otg_hpi_cs                              ; lab9_soc     ;
;       |lab9_soc_otg_hpi_cs:otg_hpi_r|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                   ; lab9_soc_otg_hpi_cs                              ; lab9_soc     ;
;       |lab9_soc_otg_hpi_cs:otg_hpi_w|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                   ; lab9_soc_otg_hpi_cs                              ; lab9_soc     ;
;       |lab9_soc_otg_hpi_data:otg_hpi_data|                                                                                              ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                              ; lab9_soc_otg_hpi_data                            ; lab9_soc     ;
;       |lab9_soc_sdram:sdram|                                                                                                            ; 320 (249)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                            ; lab9_soc_sdram                                   ; lab9_soc     ;
;          |lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|                                                      ; 71 (71)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                    ; lab9_soc_sdram_input_efifo_module                ; lab9_soc     ;
;       |lab9_soc_sdram_pll:sdram_pll|                                                                                                    ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                    ; lab9_soc_sdram_pll                               ; lab9_soc     ;
;          |lab9_soc_sdram_pll_altpll_lqa2:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                 ; lab9_soc_sdram_pll_altpll_lqa2                   ; lab9_soc     ;
;          |lab9_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; lab9_soc_sdram_pll_stdsync_sv6                   ; lab9_soc     ;
;             |lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                    ; lab9_soc_sdram_pll_dffpipe_l2c                   ; lab9_soc     ;
;       |vga_text_avl_interface:vga_text_mode_controller_0|                                                                               ; 31432 (1730)        ; 104 (11)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0                                                                                                                                                                                                                                                                                                                                               ; vga_text_avl_interface                           ; lab9_soc     ;
;          |door:door|                                                                                                                    ; 110 (67)            ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door                                                                                                                                                                                                                                                                                                                                     ; door                                             ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                      ; lpm_mult                                         ; work         ;
;                |multcore:mult_core|                                                                                                     ; 43 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                   ; multcore                                         ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                   ; mpar_add                                         ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                              ; lpm_add_sub                                      ; work         ;
;                         |add_sub_lgh:auto_generated|                                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                                                                                                                                                                                                   ; add_sub_lgh                                      ; work         ;
;                      |lpm_add_sub:adder[1]|                                                                                             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                              ; lpm_add_sub                                      ; work         ;
;                         |add_sub_lgh:auto_generated|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_lgh:auto_generated                                                                                                                                                                                                                                   ; add_sub_lgh                                      ; work         ;
;                      |mpar_add:sub_par_add|                                                                                             ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                              ; mpar_add                                         ; work         ;
;                         |lpm_add_sub:adder[0]|                                                                                          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                         ; lpm_add_sub                                      ; work         ;
;                            |add_sub_pgh:auto_generated|                                                                                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated                                                                                                                                                                                                              ; add_sub_pgh                                      ; work         ;
;          |door_rom:door_rom|                                                                                                            ; 884 (884)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom                                                                                                                                                                                                                                                                                                                             ; door_rom                                         ; work         ;
;          |font1_rom:font1_rom|                                                                                                          ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom                                                                                                                                                                                                                                                                                                                           ; font1_rom                                        ; work         ;
;          |font2_rom:font2_rom|                                                                                                          ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom                                                                                                                                                                                                                                                                                                                           ; font2_rom                                        ; work         ;
;          |font3_rom:font3_rom|                                                                                                          ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom                                                                                                                                                                                                                                                                                                                           ; font3_rom                                        ; work         ;
;          |font4_rom:font4_rom|                                                                                                          ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom                                                                                                                                                                                                                                                                                                                           ; font4_rom                                        ; work         ;
;          |font5_rom:font5_rom|                                                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom                                                                                                                                                                                                                                                                                                                           ; font5_rom                                        ; work         ;
;          |font6_rom:font6_rom|                                                                                                          ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom                                                                                                                                                                                                                                                                                                                           ; font6_rom                                        ; work         ;
;          |frisk10_rom:frisk10_rom|                                                                                                      ; 184 (184)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom                                                                                                                                                                                                                                                                                                                       ; frisk10_rom                                      ; work         ;
;          |frisk1_rom:frisk1_rom|                                                                                                        ; 156 (156)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom                                                                                                                                                                                                                                                                                                                         ; frisk1_rom                                       ; work         ;
;          |frisk2_rom:frisk2_rom|                                                                                                        ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom                                                                                                                                                                                                                                                                                                                         ; frisk2_rom                                       ; work         ;
;          |frisk3_rom:frisk3_rom|                                                                                                        ; 166 (166)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom                                                                                                                                                                                                                                                                                                                         ; frisk3_rom                                       ; work         ;
;          |frisk4_rom:frisk4_rom|                                                                                                        ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom                                                                                                                                                                                                                                                                                                                         ; frisk4_rom                                       ; work         ;
;          |frisk5_rom:frisk5_rom|                                                                                                        ; 110 (110)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom                                                                                                                                                                                                                                                                                                                         ; frisk5_rom                                       ; work         ;
;          |frisk6_rom:frisk6_rom|                                                                                                        ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom                                                                                                                                                                                                                                                                                                                         ; frisk6_rom                                       ; work         ;
;          |frisk7_rom:frisk7_rom|                                                                                                        ; 139 (139)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom                                                                                                                                                                                                                                                                                                                         ; frisk7_rom                                       ; work         ;
;          |frisk8_rom:frisk8_rom|                                                                                                        ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom                                                                                                                                                                                                                                                                                                                         ; frisk8_rom                                       ; work         ;
;          |frisk9_rom:frisk9_rom|                                                                                                        ; 190 (190)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom                                                                                                                                                                                                                                                                                                                         ; frisk9_rom                                       ; work         ;
;          |frisk_move:friskmove|                                                                                                         ; 163 (137)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove                                                                                                                                                                                                                                                                                                                          ; frisk_move                                       ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                           ; lpm_mult                                         ; work         ;
;                |multcore:mult_core|                                                                                                     ; 26 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                        ; multcore                                         ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                        ; mpar_add                                         ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                   ; lpm_add_sub                                      ; work         ;
;                         |add_sub_jgh:auto_generated|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                                                                                                                                                        ; add_sub_jgh                                      ; work         ;
;                      |mpar_add:sub_par_add|                                                                                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                   ; mpar_add                                         ; work         ;
;                         |lpm_add_sub:adder[0]|                                                                                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                              ; lpm_add_sub                                      ; work         ;
;                            |add_sub_ngh:auto_generated|                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                                                                   ; add_sub_ngh                                      ; work         ;
;          |intro10_rom:intro10_rom|                                                                                                      ; 2465 (2465)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom                                                                                                                                                                                                                                                                                                                       ; intro10_rom                                      ; work         ;
;          |intro1_rom:intro1_rom|                                                                                                        ; 1467 (1467)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom                                                                                                                                                                                                                                                                                                                         ; intro1_rom                                       ; work         ;
;          |intro2_rom:intro2_rom|                                                                                                        ; 1501 (1501)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom                                                                                                                                                                                                                                                                                                                         ; intro2_rom                                       ; work         ;
;          |intro3_rom:intro3_rom|                                                                                                        ; 2624 (2624)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom                                                                                                                                                                                                                                                                                                                         ; intro3_rom                                       ; work         ;
;          |intro4_rom:intro4_rom|                                                                                                        ; 1371 (1371)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom                                                                                                                                                                                                                                                                                                                         ; intro4_rom                                       ; work         ;
;          |intro5_rom:intro5_rom|                                                                                                        ; 1252 (1252)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom                                                                                                                                                                                                                                                                                                                         ; intro5_rom                                       ; work         ;
;          |intro6_rom:intro6_rom|                                                                                                        ; 3085 (3085)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom                                                                                                                                                                                                                                                                                                                         ; intro6_rom                                       ; work         ;
;          |intro7_rom:intro7_rom|                                                                                                        ; 2827 (2827)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom                                                                                                                                                                                                                                                                                                                         ; intro7_rom                                       ; work         ;
;          |intro8_rom:intro8_rom|                                                                                                        ; 2269 (2269)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom                                                                                                                                                                                                                                                                                                                         ; intro8_rom                                       ; work         ;
;          |intro9_rom:intro9_rom|                                                                                                        ; 3068 (3068)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom                                                                                                                                                                                                                                                                                                                         ; intro9_rom                                       ; work         ;
;          |intro:intro|                                                                                                                  ; 250 (201)           ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro                                                                                                                                                                                                                                                                                                                                   ; intro                                            ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                    ; lpm_mult                                         ; work         ;
;                |multcore:mult_core|                                                                                                     ; 49 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                 ; multcore                                         ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                 ; mpar_add                                         ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                            ; lpm_add_sub                                      ; work         ;
;                         |add_sub_lgh:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                                                                                                                                                                                                 ; add_sub_lgh                                      ; work         ;
;                      |lpm_add_sub:adder[1]|                                                                                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                            ; lpm_add_sub                                      ; work         ;
;                         |add_sub_lgh:auto_generated|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_lgh:auto_generated                                                                                                                                                                                                                                 ; add_sub_lgh                                      ; work         ;
;                      |mpar_add:sub_par_add|                                                                                             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                            ; mpar_add                                         ; work         ;
;                         |lpm_add_sub:adder[0]|                                                                                          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                       ; lpm_add_sub                                      ; work         ;
;                            |add_sub_pgh:auto_generated|                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated                                                                                                                                                                                                            ; add_sub_pgh                                      ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                ; lpm_mult                                         ; work         ;
;             |multcore:mult_core|                                                                                                        ; 7 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                             ; multcore                                         ; work         ;
;                |mpar_add:padder|                                                                                                        ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                             ; mpar_add                                         ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                        ; lpm_add_sub                                      ; work         ;
;                      |add_sub_bfh:auto_generated|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                                                             ; add_sub_bfh                                      ; work         ;
;          |map1:map1|                                                                                                                    ; 113 (113)           ; 12 (12)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1                                                                                                                                                                                                                                                                                                                                     ; map1                                             ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                      ; lpm_mult                                         ; work         ;
;                |mult_pgt:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|lpm_mult:Mult0|mult_pgt:auto_generated                                                                                                                                                                                                                                                                                              ; mult_pgt                                         ; work         ;
;          |map1_rom:map1_rom|                                                                                                            ; 4247 (4247)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom                                                                                                                                                                                                                                                                                                                             ; map1_rom                                         ; work         ;
;          |title:title|                                                                                                                  ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title:title                                                                                                                                                                                                                                                                                                                                   ; title                                            ; work         ;
;          |title_rom:title_rom|                                                                                                          ; 262 (262)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom                                                                                                                                                                                                                                                                                                                           ; title_rom                                        ; work         ;
;          |vga_controller:vga_controller_instance|                                                                                       ; 43 (43)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                        ; vga_controller                                   ; work         ;
;    |music:music|                                                                                                                        ; 71 (0)              ; 3 (0)                     ; 689824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|music:music                                                                                                                                                                                                                                                                                                                                                                                                 ; music                                            ; work         ;
;       |altsyncram:music_memory_rtl_0|                                                                                                   ; 71 (0)              ; 3 (0)                     ; 689824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|music:music|altsyncram:music_memory_rtl_0                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;          |altsyncram_ps61:auto_generated|                                                                                               ; 71 (0)              ; 3 (3)                     ; 689824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated                                                                                                                                                                                                                                                                                                                                    ; altsyncram_ps61                                  ; work         ;
;             |decode_i8a:rden_decode|                                                                                                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|decode_i8a:rden_decode                                                                                                                                                                                                                                                                                                             ; decode_i8a                                       ; work         ;
;             |mux_pob:mux2|                                                                                                              ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|mux_pob:mux2                                                                                                                                                                                                                                                                                                                       ; mux_pob                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 150 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 150 (108)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; sld_shadow_jsm                                   ; altera_sld   ;
;    |state:states|                                                                                                                       ; 24 (24)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab9|state:states                                                                                                                                                                                                                                                                                                                                                                                                ; state                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                   ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                   ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                   ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                   ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                   ;
; lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4g32:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; lab9_soc_onchip_memory2_0.hex          ;
; music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                   ; AUTO ; ROM              ; 43114        ; 17           ; --           ; --           ; 732938 ; db/Lab9test.ram0_music_7054c3e.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab9|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0                                                                                                                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                          ; lab9_soc.qsys   ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                        ; lab9_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_keycode:keycode                                                                                                                                                                                                                                ; lab9_soc.qsys   ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                            ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                  ; lab9_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                        ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                          ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                        ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                                                                        ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                  ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                          ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                      ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                          ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router                                                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_003                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_005                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_006                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_007                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_008                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_016                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                             ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_014                                                                                                                                                     ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                        ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                   ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                         ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                 ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                            ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                               ; lab9_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                          ; lab9_soc.qsys   ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                      ; lab9_soc.qsys   ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                        ; lab9_soc.qsys   ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                ; lab9_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                          ; lab9_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                      ; lab9_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                       ; lab9_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                           ; lab9_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; lab9_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                              ; lab9_soc.qsys   ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram                                                                                                                                                                                                                                    ; lab9_soc.qsys   ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                            ; lab9_soc.qsys   ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab9|lab9_soc:u0|lab9_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                      ; lab9_soc.qsys   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |lab9|state:states|curr_state                                              ;
+------------------+-----------------+-----------------+------------------+------------------+
; Name             ; curr_state.map2 ; curr_state.map1 ; curr_state.intro ; curr_state.title ;
+------------------+-----------------+-----------------+------------------+------------------+
; curr_state.title ; 0               ; 0               ; 0                ; 0                ;
; curr_state.intro ; 0               ; 0               ; 1                ; 1                ;
; curr_state.map1  ; 0               ; 1               ; 0                ; 1                ;
; curr_state.map2  ; 1               ; 0               ; 0                ; 1                ;
+------------------+-----------------+-----------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab9|audio_interface:audio_interface|state                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; Name             ; state.b_end ; state.b_stop1 ; state.b_stop0 ; state.d_ack ; state.d7 ; state.d6 ; state.d5 ; state.d4 ; state.d3 ; state.d2 ; state.d1 ; state.d0 ; state.a_ack ; state.a7 ; state.a6 ; state.a5 ; state.a4 ; state.a3 ; state.a2 ; state.a1 ; state.a0 ; state.b_ack ; state.b7 ; state.b6 ; state.b5 ; state.b4 ; state.b3 ; state.b2 ; state.b1 ; state.b0 ; state.start ; state.initialize ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; state.initialize ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0                ;
; state.start      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 1                ;
; state.b0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 1                ;
; state.b1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 1                ;
; state.b2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 1                ;
; state.b3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d7         ; 0           ; 0             ; 0             ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d_ack      ; 0           ; 0             ; 0             ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop0    ; 0           ; 0             ; 1             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop1    ; 0           ; 1             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_end      ; 1           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|m_next                                ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|m_state                                                                                                                                        ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|i_next  ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|i_state                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|direction ;
+--------------+--------------+--------------+--------------+-----------------------------------+
; Name         ; direction.11 ; direction.10 ; direction.01 ; direction.00                      ;
+--------------+--------------+--------------+--------------+-----------------------------------+
; direction.00 ; 0            ; 0            ; 0            ; 0                                 ;
; direction.01 ; 0            ; 0            ; 1            ; 1                                 ;
; direction.10 ; 0            ; 1            ; 0            ; 1                                 ;
; direction.11 ; 1            ; 0            ; 0            ; 1                                 ;
+--------------+--------------+--------------+--------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                           ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,64..66,68,70,71,86..88]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,64..66,68,70,71,86..88]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,68,70,71,85..88]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,68,70,71,85..88]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,6..14,16,17,20,23..25,27,28,31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; audio_interface:audio_interface|LRDATA[15]                                                                                                                                                                                                                                                                                                                  ; Merged with audio_interface:audio_interface|LRDATA[31]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[14]                                                                                                                                                                                                                                                                                                                  ; Merged with audio_interface:audio_interface|LRDATA[30]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[13]                                                                                                                                                                                                                                                                                                                  ; Merged with audio_interface:audio_interface|LRDATA[29]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[12]                                                                                                                                                                                                                                                                                                                  ; Merged with audio_interface:audio_interface|LRDATA[28]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[11]                                                                                                                                                                                                                                                                                                                  ; Merged with audio_interface:audio_interface|LRDATA[27]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[10]                                                                                                                                                                                                                                                                                                                  ; Merged with audio_interface:audio_interface|LRDATA[26]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[9]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[25]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[8]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[24]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[7]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[23]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[6]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[22]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[5]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[21]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[4]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[20]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[3]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[19]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[2]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[18]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[1]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[17]                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|LRDATA[0]                                                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:audio_interface|LRDATA[16]                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                   ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                   ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                      ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                      ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                    ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                 ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                            ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                            ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                            ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                            ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,3..5,15,18,19,21,22,26,29]                                                                                                                                                                                  ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                 ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|door_X_Motion[1..8]                                                                                                                                                                                                                                                                 ; Merged with lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|door_X_Motion[9]                                                                                                                                                                                                                                                                    ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|map1_X_Motion[1..8]                                                                                                                                                                                                                                                                 ; Merged with lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|map1_X_Motion[9]                                                                                                                                                                                                                                                                    ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|is_sub1                                                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|intro_num1[0]                                                                                                                                                                                                                                                                     ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|frame_clk_rising_edge                                                                                                                                                                                                                                                    ; Merged with lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|frame_clk_rising_edge                                                                                                                                                                                                                                                               ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|frame_clk_rising_edge                                                                                                                                                                                                                                                               ; Merged with lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|frame_clk_rising_edge                                                                                                                                                                                                                                                               ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|Frisk_X_Motion[2..9]                                                                                                                                                                                                                                                     ; Merged with lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|Frisk_X_Motion[1]                                                                                                                                                                                                                                                        ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|Frisk_Y_Motion[2..9]                                                                                                                                                                                                                                                     ; Merged with lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|Frisk_Y_Motion[1]                                                                                                                                                                                                                                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|frame_clk_delayed                                                                                                                                                                                                                                                        ; Merged with lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|frame_clk_delayed                                                                                                                                                                                                                                                                   ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|frame_clk_delayed                                                                                                                                                                                                                                                                   ; Merged with lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|frame_clk_delayed                                                                                                                                                                                                                                                                   ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|waitrequest_reset_override                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                 ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                      ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                      ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                           ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                   ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                   ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                            ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                            ; Merged with lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|intro_num2[0]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; state:states|curr_state~2                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; state:states|curr_state~3                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; state:states|curr_state~4                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; state:states|curr_state~5                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; state:states|curr_state~6                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|direction~2                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|direction~3                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; audio_interface:audio_interface|Bcount[4]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 1085                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                          ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                           ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                  ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                     ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                   ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                    ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                 ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                          ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                            ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                          ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                            ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                          ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                            ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                          ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                            ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                      ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                         ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                   ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                         ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                              ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                   ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                      ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                    ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                             ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2362  ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 183   ;
; Number of registers using Asynchronous Clear ; 1387  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1257  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab9_soc:u0|lab9_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                       ; 1       ;
; audio_interface:audio_interface|Bcount[1]                                                                                                                                                                                                                                                                                       ; 7       ;
; audio_interface:audio_interface|Bcount[0]                                                                                                                                                                                                                                                                                       ; 8       ;
; audio_interface:audio_interface|Bcount[3]                                                                                                                                                                                                                                                                                       ; 3       ;
; audio_interface:audio_interface|Bcount[2]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 271     ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                     ; 11      ;
; lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 405     ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                       ; 2       ;
; lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                             ; 35      ;
; lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                            ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                            ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:u0|lab9_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                             ; 8       ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                  ; 11      ;
; lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                      ; 4       ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                     ; 3       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                              ; 3       ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                     ; 7       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                      ; 3       ;
; lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                  ; 2       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                               ; 2       ;
; lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                             ; 2       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 53                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                             ;
+----------------------------------+--------------------------------+------+
; Register Name                    ; Megafunction                   ; Type ;
+----------------------------------+--------------------------------+------+
; music:music|music_content[0..15] ; music:music|music_memory_rtl_0 ; RAM  ;
+----------------------------------+--------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|map1_X_Motion[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|counter[5]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|map1_X_Motion[9]                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab9|audio:audio|counter[1]                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|door_X_Pos[9]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|map1_X_Pos[5]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|Frisk_X_Pos[0]                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                   ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |lab9|audio:audio|Add[6]                                                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|Frisk_Y_Pos[9]                                                                                                                                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|active_data[3]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab9|audio_interface:audio_interface|Bcount[3]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|m_data[19]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|is_intro9                                                                                                                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title:title|title_address[1]                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|is_intro2                                                                                                                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|intro_address[8]                                                                                                                                                                                                                                                              ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab9|lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_address[2]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_addr1[2]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|src_channel[5]                                                                                                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|red                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_addr2[3]                                                                                                                                                                                                                                                                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_addr1[9]                                                                                                                                                                                                                                                                             ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_addr2[9]                                                                                                                                                                                                                                                                             ;
; 256:1              ; 4 bits    ; 680 LEs       ; 12 LEs               ; 668 LEs                ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|Selector0                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |lab9|state:states|curr_state                                                                                                                                                                                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |lab9|state:states|curr_state                                                                                                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; No         ; |lab9|lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab9|lab9_soc:u0|lab9_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                             ;
; 23:1               ; 3 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blue[6]                                                                                                                                                                                                                                                                                   ;
; 33:1               ; 5 bits    ; 110 LEs       ; 80 LEs               ; 30 LEs                 ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blue[0]                                                                                                                                                                                                                                                                                   ;
; 32:1               ; 4 bits    ; 84 LEs        ; 80 LEs               ; 4 LEs                  ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|green[7]                                                                                                                                                                                                                                                                                  ;
; 32:1               ; 4 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|red[5]                                                                                                                                                                                                                                                                                    ;
; 95:1               ; 3 bits    ; 189 LEs       ; 57 LEs               ; 132 LEs                ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blue[2]                                                                                                                                                                                                                                                                                   ;
; 95:1               ; 2 bits    ; 126 LEs       ; 36 LEs               ; 90 LEs                 ; No         ; |lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blue[3]                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4g32:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_sdram:sdram       ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+---------------------------------+
; Assignment     ; Value ; From ; To                              ;
+----------------+-------+------+---------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                      ;
+----------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_014 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance ;
+----------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                ;
+----------------+------------+---------------------------------------------------------------------------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                                                                                     ;
; vlines         ; 1000001100 ; Unsigned Binary                                                                                                     ;
+----------------+------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:font1 ;
+----------------+----------------------------------------------------------------------------------+-----------------------+
; Parameter Name ; Value                                                                            ; Type                  ;
+----------------+----------------------------------------------------------------------------------+-----------------------+
; ADDR_WIDTH     ; 10                                                                               ; Signed Integer        ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer        ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record          ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00011 ;                       ;
; ROM            ; 000,00011000,00110000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                       ;
; ROM            ; 0110,11000110,11001110,11011110,11110110,11100110,11000110,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111000,01111000,00 ;                       ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,01111110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,00000110,00001100,00011000, ;                       ;
; ROM            ; 00110000,01100000,11000000,11000110,11111110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00000110,00111100,00000110,0000011 ;                       ;
; ROM            ; 0,00000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00001100,00011100,00111100,01101100,11001100,11111110,00001100,00001100,00001 ;                       ;
; ROM            ; 100,00011110,00000000,00000000,00000000,00000000,00000000,00000000,11111110,1100 ;                       ;
; ROM            ; 0000,11000000,11000000,11111100,00000110,00000110,00000110,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01100000,11000000,11 ;                       ;
; ROM            ; 000000,11111100,11000110,11000110,11000110,11000110,01111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,11000110,00000110,00000110,00001100, ;                       ;
; ROM            ; 00011000,00110000,00110000,00110000,00110000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,01111100,11000110,11000110,11000110,01111100,11000110,1100011 ;                       ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111110,00000110,00000110,00000110,00001 ;                       ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00010000,0011 ;                       ;
; ROM            ; 1000,01101100,11000110,11000110,11111110,11000110,11000110,11000110,11000110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111100,01100110,01100110,01 ;                       ;
; ROM            ; 100110,01111100,01100110,01100110,01100110,01100110,11111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00111100,01100110,11000010,11000000,11000000, ;                       ;
; ROM            ; 11000000,11000000,11000010,01100110,00111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11111000,01101100,01100110,01100110,01100110,01100110,0110011 ;                       ;
; ROM            ; 0,01100110,01101100,11111000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,11111110,01100110,01100010,01101000,01111000,01101000,01100000,01100010,01100 ;                       ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11111110,0110 ;                       ;
; ROM            ; 0110,01100010,01101000,01111000,01101000,01100000,01100000,01100000,11110000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,01100110,11000010,11 ;                       ;
; ROM            ; 000000,11000000,11011110,11000110,11000110,01100110,00111010,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11111110, ;                       ;
; ROM            ; 11000110,11000110,11000110,11000110,11000110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00111100,00011000,00011000,00011000,00011000,00011000,0001100 ;                       ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00011110,00001100,00001100,00001100,00001100,00001100,11001100,11001100,11001 ;                       ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,0110 ;                       ;
; ROM            ; 0110,01100110,01101100,01111000,01111000,01101100,01100110,01100110,11100110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11110000,01100000,01100000,01 ;                       ;
; ROM            ; 100000,01100000,01100000,01100000,01100010,01100110,11111110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11100111,11111111,11111111,11011011, ;                       ;
; ROM            ; 11000011,11000011,11000011,11000011,11000011,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11000110,11100110,11110110,11111110,11011110,11001110,1100011 ;                       ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11000110,11000 ;                       ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,11111100,0110 ;                       ;
; ROM            ; 0110,01100110,01100110,01111100,01100000,01100000,01100000,01100000,11110000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                       ;
; ROM            ; 000110,11000110,11000110,11000110,11010110,11011110,01111100,00001100,00001110,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11111100,01100110,01100110,01100110,01111100, ;                       ;
; ROM            ; 01101100,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,01111100,11000110,11000110,01100000,00111000,00001100,0000011 ;                       ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,11111111,11011011,10011001,00011000,00011000,00011000,00011000,00011000,00011 ;                       ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                       ;
; ROM            ; 0110,11000110,11000110,11000110,11000110,11000110,11000110,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,11000011,11 ;                       ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,11000011,11000011, ;                       ;
; ROM            ; 11011011,11011011,11111111,01100110,01100110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11000011,11000011,01100110,00111100,00011000,00011000,0011110 ;                       ;
; ROM            ; 0,01100110,11000011,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,11000011,11000011,11000011,01100110,00111100,00011000,00011000,00011000,00011 ;                       ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,11111111,1100 ;                       ;
; ROM            ; 0011,10000110,00001100,00011000,00110000,01100000,11000001,11000011,11111111,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                       ;
; ROM            ; 111000,00001100,01111100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11100000,01100000,01100000,01111000,01101100, ;                       ;
; ROM            ; 01100110,01100110,01100110,01100110,01111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000000,1100000 ;                       ;
; ROM            ; 0,11000000,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00011100,00001100,00001100,00111100,01101100,11001100,11001100,11001100,11001 ;                       ;
; ROM            ; 100,01110110,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,01111100,11000110,11111110,11000000,11000000,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01100100,01 ;                       ;
; ROM            ; 100000,11110000,01100000,01100000,01100000,01100000,11110000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01110110,11001100, ;                       ;
; ROM            ; 11001100,11001100,11001100,11001100,01111100,00001100,11001100,01111000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11100000,01100000,01100000,01101100,01110110,01100110,0110011 ;                       ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00011000,00011000,00000000,00111000,00011000,00011000,00011000,00011000,00011 ;                       ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000110,0000 ;                       ;
; ROM            ; 0110,00000000,00001110,00000110,00000110,00000110,00000110,00000110,00000110,011 ;                       ;
; ROM            ; 00110,01100110,00111100,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                       ;
; ROM            ; 100110,01101100,01111000,01111000,01101100,01100110,11100110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,00011000,00011000,00011000,00011000, ;                       ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11100110,11111111,11011011,1101101 ;                       ;
; ROM            ; 1,11011011,11011011,11011011,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,11011100,01100110,01100110,01100110,01100110,01100 ;                       ;
; ROM            ; 110,01100110,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,01111100,11000110,11000110,11000110,11000110,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                       ;
; ROM            ; 011100,01100110,01100110,01100110,01100110,01100110,01111100,01100000,01100000,1 ;                       ;
; ROM            ; 1110000,00000000,00000000,00000000,00000000,00000000,00000000,01110110,11001100, ;                       ;
; ROM            ; 11001100,11001100,11001100,11001100,01111100,00001100,00001100,00011110,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01110110,01100110,0110000 ;                       ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,01100000,00111000,00001100,11000 ;                       ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00010000,0011 ;                       ;
; ROM            ; 0000,00110000,11111100,00110000,00110000,00110000,00110000,00110110,00011100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                       ;
; ROM            ; 001100,11001100,11001100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                       ;
; ROM            ; 11000011,11000011,01100110,00111100,00011000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,11000011,11000011,1101101 ;                       ;
; ROM            ; 1,11011011,11111111,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,11000011,01100110,00111100,00011000,00111100,01100 ;                       ;
; ROM            ; 110,11000011,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,01111110,000 ;                       ;
; ROM            ; 00110,00001100,11111000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                       ;
; ROM            ; 111110,11001100,00011000,00110000,01100000,11000110,11111110,00000000,00000000,0 ;                       ;
;                ; 0000000,00000000)                                                                ;                       ;
+----------------+----------------------------------------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:font2 ;
+----------------+----------------------------------------------------------------------------------+-----------------------+
; Parameter Name ; Value                                                                            ; Type                  ;
+----------------+----------------------------------------------------------------------------------+-----------------------+
; ADDR_WIDTH     ; 10                                                                               ; Signed Integer        ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer        ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record          ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00011 ;                       ;
; ROM            ; 000,00011000,00110000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                       ;
; ROM            ; 0110,11000110,11001110,11011110,11110110,11100110,11000110,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111000,01111000,00 ;                       ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,01111110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,00000110,00001100,00011000, ;                       ;
; ROM            ; 00110000,01100000,11000000,11000110,11111110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00000110,00111100,00000110,0000011 ;                       ;
; ROM            ; 0,00000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00001100,00011100,00111100,01101100,11001100,11111110,00001100,00001100,00001 ;                       ;
; ROM            ; 100,00011110,00000000,00000000,00000000,00000000,00000000,00000000,11111110,1100 ;                       ;
; ROM            ; 0000,11000000,11000000,11111100,00000110,00000110,00000110,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01100000,11000000,11 ;                       ;
; ROM            ; 000000,11111100,11000110,11000110,11000110,11000110,01111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,11000110,00000110,00000110,00001100, ;                       ;
; ROM            ; 00011000,00110000,00110000,00110000,00110000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,01111100,11000110,11000110,11000110,01111100,11000110,1100011 ;                       ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111110,00000110,00000110,00000110,00001 ;                       ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00010000,0011 ;                       ;
; ROM            ; 1000,01101100,11000110,11000110,11111110,11000110,11000110,11000110,11000110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111100,01100110,01100110,01 ;                       ;
; ROM            ; 100110,01111100,01100110,01100110,01100110,01100110,11111100,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00111100,01100110,11000010,11000000,11000000, ;                       ;
; ROM            ; 11000000,11000000,11000010,01100110,00111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11111000,01101100,01100110,01100110,01100110,01100110,0110011 ;                       ;
; ROM            ; 0,01100110,01101100,11111000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,11111110,01100110,01100010,01101000,01111000,01101000,01100000,01100010,01100 ;                       ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11111110,0110 ;                       ;
; ROM            ; 0110,01100010,01101000,01111000,01101000,01100000,01100000,01100000,11110000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,01100110,11000010,11 ;                       ;
; ROM            ; 000000,11000000,11011110,11000110,11000110,01100110,00111010,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11111110, ;                       ;
; ROM            ; 11000110,11000110,11000110,11000110,11000110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00111100,00011000,00011000,00011000,00011000,00011000,0001100 ;                       ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00011110,00001100,00001100,00001100,00001100,00001100,11001100,11001100,11001 ;                       ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,0110 ;                       ;
; ROM            ; 0110,01100110,01101100,01111000,01111000,01101100,01100110,01100110,11100110,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11110000,01100000,01100000,01 ;                       ;
; ROM            ; 100000,01100000,01100000,01100000,01100010,01100110,11111110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11100111,11111111,11111111,11011011, ;                       ;
; ROM            ; 11000011,11000011,11000011,11000011,11000011,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11000110,11100110,11110110,11111110,11011110,11001110,1100011 ;                       ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11000110,11000 ;                       ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,11111100,0110 ;                       ;
; ROM            ; 0110,01100110,01100110,01111100,01100000,01100000,01100000,01100000,11110000,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                       ;
; ROM            ; 000110,11000110,11000110,11000110,11010110,11011110,01111100,00001100,00001110,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11111100,01100110,01100110,01100110,01111100, ;                       ;
; ROM            ; 01101100,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,01111100,11000110,11000110,01100000,00111000,00001100,0000011 ;                       ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,11111111,11011011,10011001,00011000,00011000,00011000,00011000,00011000,00011 ;                       ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                       ;
; ROM            ; 0110,11000110,11000110,11000110,11000110,11000110,11000110,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,11000011,11 ;                       ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,11000011,11000011, ;                       ;
; ROM            ; 11011011,11011011,11111111,01100110,01100110,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11000011,11000011,01100110,00111100,00011000,00011000,0011110 ;                       ;
; ROM            ; 0,01100110,11000011,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,11000011,11000011,11000011,01100110,00111100,00011000,00011000,00011000,00011 ;                       ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,11111111,1100 ;                       ;
; ROM            ; 0011,10000110,00001100,00011000,00110000,01100000,11000001,11000011,11111111,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                       ;
; ROM            ; 111000,00001100,01111100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,11100000,01100000,01100000,01111000,01101100, ;                       ;
; ROM            ; 01100110,01100110,01100110,01100110,01111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000000,1100000 ;                       ;
; ROM            ; 0,11000000,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00011100,00001100,00001100,00111100,01101100,11001100,11001100,11001100,11001 ;                       ;
; ROM            ; 100,01110110,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,01111100,11000110,11111110,11000000,11000000,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01100100,01 ;                       ;
; ROM            ; 100000,11110000,01100000,01100000,01100000,01100000,11110000,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01110110,11001100, ;                       ;
; ROM            ; 11001100,11001100,11001100,11001100,01111100,00001100,11001100,01111000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,11100000,01100000,01100000,01101100,01110110,01100110,0110011 ;                       ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00011000,00011000,00000000,00111000,00011000,00011000,00011000,00011000,00011 ;                       ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000110,0000 ;                       ;
; ROM            ; 0110,00000000,00001110,00000110,00000110,00000110,00000110,00000110,00000110,011 ;                       ;
; ROM            ; 00110,01100110,00111100,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                       ;
; ROM            ; 100110,01101100,01111000,01111000,01101100,01100110,11100110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,00011000,00011000,00011000,00011000, ;                       ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11100110,11111111,11011011,1101101 ;                       ;
; ROM            ; 1,11011011,11011011,11011011,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,11011100,01100110,01100110,01100110,01100110,01100 ;                       ;
; ROM            ; 110,01100110,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,01111100,11000110,11000110,11000110,11000110,11000110,01111100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                       ;
; ROM            ; 011100,01100110,01100110,01100110,01100110,01100110,01111100,01100000,01100000,1 ;                       ;
; ROM            ; 1110000,00000000,00000000,00000000,00000000,00000000,00000000,01110110,11001100, ;                       ;
; ROM            ; 11001100,11001100,11001100,11001100,01111100,00001100,00001100,00011110,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01110110,01100110,0110000 ;                       ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,01100000,00111000,00001100,11000 ;                       ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00010000,0011 ;                       ;
; ROM            ; 0000,00110000,11111100,00110000,00110000,00110000,00110000,00110110,00011100,000 ;                       ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                       ;
; ROM            ; 001100,11001100,11001100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                       ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                       ;
; ROM            ; 11000011,11000011,01100110,00111100,00011000,00000000,00000000,00000000,00000000 ;                       ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,11000011,11000011,1101101 ;                       ;
; ROM            ; 1,11011011,11111111,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                       ;
; ROM            ; 00,00000000,00000000,00000000,11000011,01100110,00111100,00011000,00111100,01100 ;                       ;
; ROM            ; 110,11000011,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                       ;
; ROM            ; 0000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,01111110,000 ;                       ;
; ROM            ; 00110,00001100,11111000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                       ;
; ROM            ; 111110,11001100,00011000,00110000,01100000,11000110,11111110,00000000,00000000,0 ;                       ;
;                ; 0000000,00000000)                                                                ;                       ;
+----------------+----------------------------------------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1 ;
+----------------+------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                   ;
+----------------+------------+----------------------------------------------------------------------------------------+
; map1_X_Init    ; 1001111111 ; Unsigned Binary                                                                        ;
; map1_X_Min     ; 0110001111 ; Unsigned Binary                                                                        ;
; map1_X_Max     ; 1001111111 ; Unsigned Binary                                                                        ;
; map1_X_Step    ; 0000000001 ; Unsigned Binary                                                                        ;
+----------------+------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door ;
+----------------+------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                   ;
+----------------+------------+----------------------------------------------------------------------------------------+
; door_X_Init    ; 1010111010 ; Unsigned Binary                                                                        ;
; door_X_Min     ; 0111001010 ; Unsigned Binary                                                                        ;
; door_X_Max     ; 1010111010 ; Unsigned Binary                                                                        ;
; door_X_Step    ; 0000000001 ; Unsigned Binary                                                                        ;
+----------------+------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove ;
+----------------+------------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                              ;
+----------------+------------+---------------------------------------------------------------------------------------------------+
; Frisk_X_Init   ; 0100101101 ; Unsigned Binary                                                                                   ;
; Frisk_Y_Init   ; 0011001001 ; Unsigned Binary                                                                                   ;
; Frisk_X_Min    ; 0010000010 ; Unsigned Binary                                                                                   ;
; Frisk_X_Max    ; 1001011010 ; Unsigned Binary                                                                                   ;
; Frisk_Y_Min    ; 0010000010 ; Unsigned Binary                                                                                   ;
; Frisk_Y_Max    ; 0011110010 ; Unsigned Binary                                                                                   ;
; Frisk_X_Step   ; 0000000001 ; Unsigned Binary                                                                                   ;
; Frisk_Y_Step   ; 0000000001 ; Unsigned Binary                                                                                   ;
+----------------+------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------+----------------------------------------------------+
; Parameter Name ; Value                         ; Type                                               ;
+----------------+-------------------------------+----------------------------------------------------+
; INIT_FILE      ; lab9_soc_onchip_memory2_0.hex ; String                                             ;
+----------------+-------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                     ;
+------------------------------------+-------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT               ; Untyped                                                  ;
; WIDTH_A                            ; 32                            ; Signed Integer                                           ;
; WIDTHAD_A                          ; 11                            ; Signed Integer                                           ;
; NUMWORDS_A                         ; 2048                          ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                  ;
; WIDTH_B                            ; 32                            ; Signed Integer                                           ;
; WIDTHAD_B                          ; 11                            ; Signed Integer                                           ;
; NUMWORDS_B                         ; 2048                          ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 4                             ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                  ;
; INIT_FILE                          ; lab9_soc_onchip_memory2_0.hex ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 2048                          ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_4g32               ; Untyped                                                  ;
+------------------------------------+-------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 13    ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 13    ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_003|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_005|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_006|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_007|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_008|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_009|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_010|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_011|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_012|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_013|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_014|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_015|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_016|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 15     ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: music:music|altsyncram:music_memory_rtl_0   ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                    ; Untyped        ;
; WIDTH_A                            ; 17                                     ; Untyped        ;
; WIDTHAD_A                          ; 16                                     ; Untyped        ;
; NUMWORDS_A                         ; 43114                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/Lab9test.ram0_music_7054c3e.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ps61                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 15           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 23           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 23           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                               ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 12           ; Untyped                                                                            ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                                            ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                                                            ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                            ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                          ;
+------------------------------------------------+--------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                       ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                       ;
; LPM_WIDTHP                                     ; 12           ; Untyped                                                       ;
; LPM_WIDTHR                                     ; 12           ; Untyped                                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                       ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                       ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                       ;
+------------------------------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; mult_pgt     ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 15           ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 23           ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 23           ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                         ;
; Entity Instance            ; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; music:music|altsyncram:music_memory_rtl_0                                                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 43114                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 5                                                                                                 ;
; Entity Instance                       ; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1          ;
;     -- LPM_WIDTHA                     ; 15                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                 ;
;     -- LPM_WIDTHP                     ; 23                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
; Entity Instance                       ; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                                                                                ;
;     -- LPM_WIDTHB                     ; 6                                                                                                 ;
;     -- LPM_WIDTHP                     ; 18                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
; Entity Instance                       ; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1                      ;
;     -- LPM_WIDTHA                     ; 7                                                                                                 ;
;     -- LPM_WIDTHB                     ; 5                                                                                                 ;
;     -- LPM_WIDTHP                     ; 12                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
; Entity Instance                       ; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|lpm_mult:Mult0            ;
;     -- LPM_WIDTHA                     ; 17                                                                                                ;
;     -- LPM_WIDTHB                     ; 10                                                                                                ;
;     -- LPM_WIDTHP                     ; 27                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
; Entity Instance                       ; lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0            ;
;     -- LPM_WIDTHA                     ; 15                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                 ;
;     -- LPM_WIDTHP                     ; 23                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:audio_interface"                                                                                     ;
+----------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity         ; Details                                                                                                  ;
+----------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; ldata    ; Input  ; Critical Warning ; Can't connect array with 17 elements in array dimension 1 to port with 16 elements in the same dimension ;
; rdata    ; Input  ; Critical Warning ; Can't connect array with 17 elements in array dimension 1 to port with 16 elements in the same dimension ;
; adc_full ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; adcdata  ; Output ; Critical Warning ; Types are incompatible                                                                                   ;
; adcdata  ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+----------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[29..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_altpll_lqa2:sd1"             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+-----------------------------+
; Port               ; Type   ; Severity ; Details                     ;
+--------------------+--------+----------+-----------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected      ;
; scandataout        ; Output ; Info     ; Explicitly unconnected      ;
; areset             ; Input  ; Info     ; Stuck at GND                ;
; locked             ; Output ; Info     ; Explicitly unconnected      ;
; phasedone          ; Output ; Info     ; Explicitly unconnected      ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                ;
; phasestep          ; Input  ; Info     ; Stuck at GND                ;
; scanclk            ; Input  ; Info     ; Stuck at GND                ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                ;
; scandata           ; Input  ; Info     ; Stuck at GND                ;
; configupdate       ; Input  ; Info     ; Stuck at GND                ;
+--------------------+--------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                           ;
+--------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                     ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------------+
; Port          ; Type   ; Severity ; Details                                ;
+---------------+--------+----------+----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                 ;
+---------------+--------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic"                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "lab9_soc:u0"         ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 189                         ;
; cycloneiii_ff         ; 2277                        ;
;     CLR               ; 685                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 86                          ;
;     ENA               ; 633                         ;
;     ENA CLR           ; 514                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 23                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 37                          ;
;     SLD               ; 11                          ;
;     plain             ; 208                         ;
; cycloneiii_io_obuf    ; 49                          ;
; cycloneiii_lcell_comb ; 34102                       ;
;     arith             ; 478                         ;
;         2 data inputs ; 231                         ;
;         3 data inputs ; 247                         ;
;     normal            ; 33624                       ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 794                         ;
;         3 data inputs ; 3310                        ;
;         4 data inputs ; 29446                       ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 240                         ;
;                       ;                             ;
; Max LUT depth         ; 28.40                       ;
; Average LUT depth     ; 20.01                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:09:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 23 17:33:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9test -c Lab9test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file map1.sv
    Info (12023): Found entity 1: map1 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 1
    Info (12023): Found entity 2: map1_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file audio_interface.vhd
    Info (12022): Found design unit 1: audio_interface-Behavorial File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd Line: 40
    Info (12023): Found entity 1: audio_interface File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab9.sv
    Info (12023): Found entity 1: lab9 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/font_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/lab9_soc.v
    Info (12023): Found entity 1: lab9_soc File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab9_soc_irq_mapper File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux_001 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux_002 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux_002 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux_001 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_router_004_default_decode File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: lab9_soc_mm_interconnect_0_router_004 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_router_002_default_decode File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab9_soc_mm_interconnect_0_router_002 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_router_001_default_decode File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab9_soc_mm_interconnect_0_router_001 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab9_soc_mm_interconnect_0_router_default_decode File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab9_soc_mm_interconnect_0_router File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab9_soc_sysid_qsys_0 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v
    Info (12023): Found entity 1: lab9_soc_sdram_pll_dffpipe_l2c File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab9_soc_sdram_pll_stdsync_sv6 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab9_soc_sdram_pll_altpll_lqa2 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab9_soc_sdram_pll File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram.v
    Info (12023): Found entity 1: lab9_soc_sdram_input_efifo_module File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab9_soc_sdram File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v
    Info (12023): Found entity 1: lab9_soc_otg_hpi_data File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: lab9_soc_otg_hpi_cs File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v
    Info (12023): Found entity 1: lab9_soc_otg_hpi_address File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab9_soc_onchip_memory2_0 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_register_bank_a_module File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab9_soc_nios2_gen2_0_cpu_register_bank_b_module File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab9_soc_nios2_gen2_0_cpu_nios2_oci_break File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab9_soc_nios2_gen2_0_cpu_nios2_oci_im File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab9_soc_nios2_gen2_0_cpu_nios2_ocimem File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab9_soc_nios2_gen2_0_cpu_nios2_oci File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab9_soc_nios2_gen2_0_cpu File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_tck File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab9_soc_nios2_gen2_0_cpu_test_bench File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_keycode.v
    Info (12023): Found entity 1: lab9_soc_keycode File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab9_soc_jtag_uart_0_sim_scfifo_w File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab9_soc_jtag_uart_0_scfifo_w File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab9_soc_jtag_uart_0_sim_scfifo_r File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab9_soc_jtag_uart_0_scfifo_r File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab9_soc_jtag_uart_0 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file title.sv
    Info (12023): Found entity 1: title File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv Line: 1
    Info (12023): Found entity 2: title_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv Line: 25
Info (12021): Found 11 design units, including 11 entities, in source file frisk.sv
    Info (12023): Found entity 1: frisk_move File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 1
    Info (12023): Found entity 2: frisk1_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 181
    Info (12023): Found entity 3: frisk2_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 207
    Info (12023): Found entity 4: frisk3_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 233
    Info (12023): Found entity 5: frisk4_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 259
    Info (12023): Found entity 6: frisk5_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 285
    Info (12023): Found entity 7: frisk6_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 311
    Info (12023): Found entity 8: frisk7_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 337
    Info (12023): Found entity 9: frisk8_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 363
    Info (12023): Found entity 10: frisk9_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 389
    Info (12023): Found entity 11: frisk10_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 415
Info (12021): Found 1 design units, including 1 entities, in source file state.sv
    Info (12023): Found entity 1: state File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/state.sv Line: 1
Info (12021): Found 17 design units, including 17 entities, in source file intro.sv
    Info (12023): Found entity 1: intro File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 1
    Info (12023): Found entity 2: intro1_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 245
    Info (12023): Found entity 3: intro2_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 270
    Info (12023): Found entity 4: intro3_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 295
    Info (12023): Found entity 5: intro4_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 320
    Info (12023): Found entity 6: intro5_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 345
    Info (12023): Found entity 7: intro6_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 370
    Info (12023): Found entity 8: intro7_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 395
    Info (12023): Found entity 9: intro8_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 420
    Info (12023): Found entity 10: intro9_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 445
    Info (12023): Found entity 11: intro10_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 470
    Info (12023): Found entity 12: font1_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 495
    Info (12023): Found entity 13: font2_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 513
    Info (12023): Found entity 14: font3_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 531
    Info (12023): Found entity 15: font4_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 549
    Info (12023): Found entity 16: font5_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 567
    Info (12023): Found entity 17: font6_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 585
Info (12021): Found 2 design units, including 2 entities, in source file door.sv
    Info (12023): Found entity 1: door File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 1
    Info (12023): Found entity 2: door_rom File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 131
Info (12021): Found 1 design units, including 1 entities, in source file music.sv
    Info (12023): Found entity 1: music File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio.sv
    Info (12023): Found entity 1: audio File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv Line: 12
Warning (10236): Verilog HDL Implicit Net warning at lab9.sv(162): created implicit net for "ADCDATA" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 162
Warning (10037): Verilog HDL or VHDL warning at lab9_soc_sdram.v(318): conditional expression evaluates to a constant File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab9_soc_sdram.v(328): conditional expression evaluates to a constant File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab9_soc_sdram.v(338): conditional expression evaluates to a constant File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab9_soc_sdram.v(682): conditional expression evaluates to a constant File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 682
Info (12127): Elaborating entity "lab9" for the top level hierarchy
Info (12128): Elaborating entity "lab9_soc" for hierarchy "lab9_soc:u0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 121
Info (12128): Elaborating entity "vga_text_avl_interface" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 169
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(157): truncated value with size 32 to match size of target (7) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 157
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(176): truncated value with size 32 to match size of target (7) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 176
Warning (10034): Output port "AVL_READDATA" at vga_text_avl_interface.sv(46) has no driver File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 46
Info (12128): Elaborating entity "vga_controller" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 101
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "font_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:font1" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 103
Info (12128): Elaborating entity "font1_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 105
Warning (10230): Verilog HDL assignment warning at intro.sv(504): truncated value with size 8 to match size of target (6) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 504
Warning (10850): Verilog HDL warning at intro.sv(508): number of words (68) in memory file does not match the number of elements in the address range [0:127] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 508
Warning (10030): Net "mem.data_a" at intro.sv(502) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 502
Warning (10030): Net "mem.waddr_a" at intro.sv(502) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 502
Warning (10030): Net "mem.we_a" at intro.sv(502) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 502
Info (12128): Elaborating entity "font2_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 106
Warning (10230): Verilog HDL assignment warning at intro.sv(522): truncated value with size 8 to match size of target (6) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 522
Warning (10850): Verilog HDL warning at intro.sv(526): number of words (55) in memory file does not match the number of elements in the address range [0:127] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 526
Warning (10030): Net "mem.data_a" at intro.sv(520) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 520
Warning (10030): Net "mem.waddr_a" at intro.sv(520) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 520
Warning (10030): Net "mem.we_a" at intro.sv(520) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 520
Info (12128): Elaborating entity "font3_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 107
Warning (10230): Verilog HDL assignment warning at intro.sv(540): truncated value with size 8 to match size of target (6) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 540
Warning (10850): Verilog HDL warning at intro.sv(544): number of words (60) in memory file does not match the number of elements in the address range [0:127] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 544
Warning (10030): Net "mem.data_a" at intro.sv(538) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 538
Warning (10030): Net "mem.waddr_a" at intro.sv(538) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 538
Warning (10030): Net "mem.we_a" at intro.sv(538) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 538
Info (12128): Elaborating entity "font4_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 108
Warning (10230): Verilog HDL assignment warning at intro.sv(558): truncated value with size 8 to match size of target (6) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 558
Warning (10850): Verilog HDL warning at intro.sv(562): number of words (55) in memory file does not match the number of elements in the address range [0:127] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 562
Warning (10030): Net "mem.data_a" at intro.sv(556) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 556
Warning (10030): Net "mem.waddr_a" at intro.sv(556) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 556
Warning (10030): Net "mem.we_a" at intro.sv(556) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 556
Info (12128): Elaborating entity "font5_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 109
Warning (10230): Verilog HDL assignment warning at intro.sv(576): truncated value with size 8 to match size of target (6) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 576
Warning (10850): Verilog HDL warning at intro.sv(580): number of words (39) in memory file does not match the number of elements in the address range [0:127] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 580
Warning (10030): Net "mem.data_a" at intro.sv(574) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 574
Warning (10030): Net "mem.waddr_a" at intro.sv(574) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 574
Warning (10030): Net "mem.we_a" at intro.sv(574) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 574
Info (12128): Elaborating entity "font6_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 110
Warning (10230): Verilog HDL assignment warning at intro.sv(594): truncated value with size 8 to match size of target (6) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 594
Warning (10850): Verilog HDL warning at intro.sv(598): number of words (62) in memory file does not match the number of elements in the address range [0:127] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 598
Warning (10030): Net "mem.data_a" at intro.sv(592) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 592
Warning (10030): Net "mem.waddr_a" at intro.sv(592) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 592
Warning (10030): Net "mem.we_a" at intro.sv(592) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 592
Info (12128): Elaborating entity "title" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title:title" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 112
Warning (10230): Verilog HDL assignment warning at Title.sv(18): truncated value with size 32 to match size of target (20) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv Line: 18
Info (12128): Elaborating entity "title_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 113
Warning (10850): Verilog HDL warning at Title.sv(44): number of words (6144) in memory file does not match the number of elements in the address range [0:8191] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv Line: 44
Warning (10030): Net "mem.data_a" at Title.sv(32) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv Line: 32
Warning (10030): Net "mem.waddr_a" at Title.sv(32) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv Line: 32
Warning (10030): Net "col[7..4]" at Title.sv(34) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv Line: 34
Warning (10030): Net "mem.we_a" at Title.sv(32) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv Line: 32
Info (12128): Elaborating entity "map1" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 115
Warning (10230): Verilog HDL assignment warning at map1.sv(119): truncated value with size 32 to match size of target (20) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 119
Info (12128): Elaborating entity "map1_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 116
Warning (10850): Verilog HDL warning at map1.sv(154): number of words (90000) in memory file does not match the number of elements in the address range [0:131071] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 154
Warning (10030): Net "mem.data_a" at map1.sv(138) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 138
Warning (10030): Net "mem.waddr_a" at map1.sv(138) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 138
Warning (10030): Net "mem.we_a" at map1.sv(138) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 138
Info (12128): Elaborating entity "door" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 118
Warning (10230): Verilog HDL assignment warning at door.sv(119): truncated value with size 32 to match size of target (20) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 119
Info (12128): Elaborating entity "door_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 119
Warning (10850): Verilog HDL warning at door.sv(148): number of words (28756) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 148
Warning (10030): Net "mem.data_a" at door.sv(138) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 138
Warning (10030): Net "mem.waddr_a" at door.sv(138) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 138
Warning (10030): Net "col[7..2]" at door.sv(140) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 140
Warning (10030): Net "mem.we_a" at door.sv(138) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 138
Info (12128): Elaborating entity "frisk_move" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 121
Warning (10230): Verilog HDL assignment warning at Frisk.sv(163): truncated value with size 32 to match size of target (20) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 163
Info (12128): Elaborating entity "frisk1_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 122
Warning (10850): Verilog HDL warning at Frisk.sv(202): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 202
Warning (10030): Net "mem.data_a" at Frisk.sv(188) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 188
Warning (10030): Net "mem.waddr_a" at Frisk.sv(188) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 188
Warning (10030): Net "col[7..6]" at Frisk.sv(190) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 190
Warning (10030): Net "mem.we_a" at Frisk.sv(188) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 188
Info (12128): Elaborating entity "frisk2_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 123
Warning (10850): Verilog HDL warning at Frisk.sv(228): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 228
Warning (10030): Net "mem.data_a" at Frisk.sv(214) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 214
Warning (10030): Net "mem.waddr_a" at Frisk.sv(214) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 214
Warning (10030): Net "col[7..6]" at Frisk.sv(216) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 216
Warning (10030): Net "mem.we_a" at Frisk.sv(214) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 214
Info (12128): Elaborating entity "frisk3_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 124
Warning (10850): Verilog HDL warning at Frisk.sv(254): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 254
Warning (10030): Net "mem.data_a" at Frisk.sv(240) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 240
Warning (10030): Net "mem.waddr_a" at Frisk.sv(240) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 240
Warning (10030): Net "col[7..6]" at Frisk.sv(242) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 242
Warning (10030): Net "mem.we_a" at Frisk.sv(240) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 240
Info (12128): Elaborating entity "frisk4_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 125
Warning (10850): Verilog HDL warning at Frisk.sv(280): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 280
Warning (10030): Net "mem.data_a" at Frisk.sv(266) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 266
Warning (10030): Net "mem.waddr_a" at Frisk.sv(266) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 266
Warning (10030): Net "col[7..6]" at Frisk.sv(268) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 268
Warning (10030): Net "mem.we_a" at Frisk.sv(266) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 266
Info (12128): Elaborating entity "frisk5_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 126
Warning (10850): Verilog HDL warning at Frisk.sv(306): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 306
Warning (10030): Net "mem.data_a" at Frisk.sv(292) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 292
Warning (10030): Net "mem.waddr_a" at Frisk.sv(292) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 292
Warning (10030): Net "col[7..6]" at Frisk.sv(294) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 294
Warning (10030): Net "mem.we_a" at Frisk.sv(292) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 292
Info (12128): Elaborating entity "frisk6_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 127
Warning (10850): Verilog HDL warning at Frisk.sv(332): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 332
Warning (10030): Net "mem.data_a" at Frisk.sv(318) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 318
Warning (10030): Net "mem.waddr_a" at Frisk.sv(318) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 318
Warning (10030): Net "col[7..6]" at Frisk.sv(320) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 320
Warning (10030): Net "mem.we_a" at Frisk.sv(318) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 318
Info (12128): Elaborating entity "frisk7_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 128
Warning (10850): Verilog HDL warning at Frisk.sv(358): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 358
Warning (10030): Net "mem.data_a" at Frisk.sv(344) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 344
Warning (10030): Net "mem.waddr_a" at Frisk.sv(344) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 344
Warning (10030): Net "col[7..6]" at Frisk.sv(346) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 346
Warning (10030): Net "mem.we_a" at Frisk.sv(344) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 344
Info (12128): Elaborating entity "frisk8_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 129
Warning (10850): Verilog HDL warning at Frisk.sv(384): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 384
Warning (10030): Net "mem.data_a" at Frisk.sv(370) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 370
Warning (10030): Net "mem.waddr_a" at Frisk.sv(370) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 370
Warning (10030): Net "col[7..6]" at Frisk.sv(372) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 372
Warning (10030): Net "mem.we_a" at Frisk.sv(370) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 370
Info (12128): Elaborating entity "frisk9_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 130
Warning (10850): Verilog HDL warning at Frisk.sv(410): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 410
Warning (10030): Net "mem.data_a" at Frisk.sv(396) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 396
Warning (10030): Net "mem.waddr_a" at Frisk.sv(396) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 396
Warning (10030): Net "col[7..6]" at Frisk.sv(398) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 398
Warning (10030): Net "mem.we_a" at Frisk.sv(396) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 396
Info (12128): Elaborating entity "frisk10_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 131
Warning (10850): Verilog HDL warning at Frisk.sv(436): number of words (2204) in memory file does not match the number of elements in the address range [0:4095] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 436
Warning (10030): Net "mem.data_a" at Frisk.sv(422) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 422
Warning (10030): Net "mem.waddr_a" at Frisk.sv(422) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 422
Warning (10030): Net "col[7..6]" at Frisk.sv(424) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 424
Warning (10030): Net "mem.we_a" at Frisk.sv(422) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 422
Info (12128): Elaborating entity "intro" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 135
Warning (10230): Verilog HDL assignment warning at intro.sv(184): truncated value with size 32 to match size of target (20) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 184
Warning (10230): Verilog HDL assignment warning at intro.sv(238): truncated value with size 32 to match size of target (20) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 238
Info (12128): Elaborating entity "intro1_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 136
Warning (10850): Verilog HDL warning at intro.sv(265): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 265
Warning (10030): Net "mem.data_a" at intro.sv(252) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 252
Warning (10030): Net "mem.waddr_a" at intro.sv(252) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 252
Warning (10030): Net "col[7..5]" at intro.sv(254) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 254
Warning (10030): Net "mem.we_a" at intro.sv(252) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 252
Info (12128): Elaborating entity "intro2_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 137
Warning (10850): Verilog HDL warning at intro.sv(290): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 290
Warning (10030): Net "mem.data_a" at intro.sv(277) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 277
Warning (10030): Net "mem.waddr_a" at intro.sv(277) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 277
Warning (10030): Net "col[7..5]" at intro.sv(279) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 279
Warning (10030): Net "mem.we_a" at intro.sv(277) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 277
Info (12128): Elaborating entity "intro3_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 138
Warning (10850): Verilog HDL warning at intro.sv(315): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 315
Warning (10030): Net "mem.data_a" at intro.sv(302) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 302
Warning (10030): Net "mem.waddr_a" at intro.sv(302) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 302
Warning (10030): Net "col[7..5]" at intro.sv(304) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 304
Warning (10030): Net "mem.we_a" at intro.sv(302) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 302
Info (12128): Elaborating entity "intro4_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 139
Warning (10850): Verilog HDL warning at intro.sv(340): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 340
Warning (10030): Net "mem.data_a" at intro.sv(327) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 327
Warning (10030): Net "mem.waddr_a" at intro.sv(327) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 327
Warning (10030): Net "col[7..5]" at intro.sv(329) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 329
Warning (10030): Net "mem.we_a" at intro.sv(327) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 327
Info (12128): Elaborating entity "intro5_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 140
Warning (10850): Verilog HDL warning at intro.sv(365): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 365
Warning (10030): Net "mem.data_a" at intro.sv(352) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 352
Warning (10030): Net "mem.waddr_a" at intro.sv(352) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 352
Warning (10030): Net "col[7..5]" at intro.sv(354) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 354
Warning (10030): Net "mem.we_a" at intro.sv(352) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 352
Info (12128): Elaborating entity "intro6_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 141
Warning (10850): Verilog HDL warning at intro.sv(390): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 390
Warning (10030): Net "mem.data_a" at intro.sv(377) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 377
Warning (10030): Net "mem.waddr_a" at intro.sv(377) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 377
Warning (10030): Net "col[7..5]" at intro.sv(379) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 379
Warning (10030): Net "mem.we_a" at intro.sv(377) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 377
Info (12128): Elaborating entity "intro7_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 142
Warning (10850): Verilog HDL warning at intro.sv(415): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 415
Warning (10030): Net "mem.data_a" at intro.sv(402) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 402
Warning (10030): Net "mem.waddr_a" at intro.sv(402) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 402
Warning (10030): Net "col[7..5]" at intro.sv(404) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 404
Warning (10030): Net "mem.we_a" at intro.sv(402) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 402
Info (12128): Elaborating entity "intro8_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 143
Warning (10850): Verilog HDL warning at intro.sv(440): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 440
Warning (10030): Net "mem.data_a" at intro.sv(427) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 427
Warning (10030): Net "mem.waddr_a" at intro.sv(427) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 427
Warning (10030): Net "col[7..5]" at intro.sv(429) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 429
Warning (10030): Net "mem.we_a" at intro.sv(427) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 427
Info (12128): Elaborating entity "intro9_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 144
Warning (10850): Verilog HDL warning at intro.sv(465): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 465
Warning (10030): Net "mem.data_a" at intro.sv(452) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 452
Warning (10030): Net "mem.waddr_a" at intro.sv(452) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 452
Warning (10030): Net "col[7..5]" at intro.sv(454) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 454
Warning (10030): Net "mem.we_a" at intro.sv(452) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 452
Info (12128): Elaborating entity "intro10_rom" for hierarchy "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 145
Warning (10850): Verilog HDL warning at intro.sv(490): number of words (21293) in memory file does not match the number of elements in the address range [0:32767] File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 490
Warning (10030): Net "mem.data_a" at intro.sv(477) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 477
Warning (10030): Net "mem.waddr_a" at intro.sv(477) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 477
Warning (10030): Net "col[7..5]" at intro.sv(479) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 479
Warning (10030): Net "mem.we_a" at intro.sv(477) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 477
Info (12128): Elaborating entity "lab9_soc_jtag_uart_0" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 182
Info (12128): Elaborating entity "lab9_soc_jtag_uart_0_scfifo_w" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "lab9_soc_jtag_uart_0_scfifo_r" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab9_soc:u0|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab9_soc_keycode" for hierarchy "lab9_soc:u0|lab9_soc_keycode:keycode" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 193
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 222
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab9_soc:u0|lab9_soc_nios2_gen2_0:nios2_gen2_0|lab9_soc_nios2_gen2_0_cpu:cpu|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab9_soc_onchip_memory2_0" for hierarchy "lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 246
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v Line: 101
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v Line: 101
Info (12133): Instantiated megafunction "lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "lab9_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4g32.tdf
    Info (12023): Found entity 1: altsyncram_4g32 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_4g32.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4g32" for hierarchy "lab9_soc:u0|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4g32:auto_generated" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab9_soc_otg_hpi_address" for hierarchy "lab9_soc:u0|lab9_soc_otg_hpi_address:otg_hpi_address" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 257
Info (12128): Elaborating entity "lab9_soc_otg_hpi_cs" for hierarchy "lab9_soc:u0|lab9_soc_otg_hpi_cs:otg_hpi_cs" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 268
Info (12128): Elaborating entity "lab9_soc_otg_hpi_data" for hierarchy "lab9_soc:u0|lab9_soc_otg_hpi_data:otg_hpi_data" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 280
Info (12128): Elaborating entity "lab9_soc_sdram" for hierarchy "lab9_soc:u0|lab9_soc_sdram:sdram" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 336
Info (12128): Elaborating entity "lab9_soc_sdram_input_efifo_module" for hierarchy "lab9_soc:u0|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab9_soc_sdram_pll" for hierarchy "lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 360
Info (12128): Elaborating entity "lab9_soc_sdram_pll_stdsync_sv6" for hierarchy "lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "lab9_soc_sdram_pll_dffpipe_l2c" for hierarchy "lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_stdsync_sv6:stdsync2|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab9_soc_sdram_pll_altpll_lqa2" for hierarchy "lab9_soc:u0|lab9_soc_sdram_pll:sdram_pll|lab9_soc_sdram_pll_altpll_lqa2:sd1" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab9_soc_sysid_qsys_0" for hierarchy "lab9_soc:u0|lab9_soc_sysid_qsys_0:sysid_qsys_0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 367
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 474
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1185
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1245
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1309
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1373
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1437
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1501
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1565
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1629
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1693
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 1757
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 2286
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 2367
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 2451
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 2492
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3242
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 3283
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 4299
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router:router|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv Line: 198
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_001" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 4315
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_001:router_001|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv Line: 189
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_002" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 4331
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_002:router_002|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_004" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 4363
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_router_004_default_decode" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_router_004:router_004|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 4656
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 4703
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 4720
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_cmd_mux_002" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 4760
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 5011
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_rsp_demux_002" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 5051
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 5386
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv Line: 518
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 5433
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 5467
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v Line: 5598
Info (12128): Elaborating entity "lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab9_soc_irq_mapper" for hierarchy "lab9_soc:u0|lab9_soc_irq_mapper:irq_mapper" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 481
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab9_soc:u0|altera_reset_controller:rst_controller" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 544
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab9_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab9_soc:u0|altera_reset_controller:rst_controller_001" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 607
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab9_soc:u0|altera_reset_controller:rst_controller_002" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v Line: 670
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 142
Info (12128): Elaborating entity "audio" for hierarchy "audio:audio" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 144
Warning (10230): Verilog HDL assignment warning at audio.sv(49): truncated value with size 4 to match size of target (1) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv Line: 49
Warning (10230): Verilog HDL assignment warning at audio.sv(56): truncated value with size 4 to match size of target (1) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv Line: 56
Warning (10230): Verilog HDL assignment warning at audio.sv(66): truncated value with size 4 to match size of target (1) File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv Line: 66
Info (12128): Elaborating entity "music" for hierarchy "music:music" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 145
Warning (10030): Net "music_memory.data_a" at music.sv(15) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv Line: 15
Warning (10030): Net "music_memory.waddr_a" at music.sv(15) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv Line: 15
Warning (10030): Net "music_memory.we_a" at music.sv(15) has no driver or initial value, using a default initial value '0' File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv Line: 15
Info (12128): Elaborating entity "audio_interface" for hierarchy "audio_interface:audio_interface" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 162
Info (12128): Elaborating entity "state" for hierarchy "state:states" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 164
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 166
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.23.17:36:22 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 30 instances of uninferred RAM logic
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 252
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 277
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 302
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 327
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 352
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 377
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 402
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 427
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 452
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 477
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 138
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 138
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 520
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 556
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 592
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 502
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 538
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 574
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv Line: 32
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 318
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 188
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 292
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 344
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 214
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 370
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 240
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 396
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 266
    Info (276007): RAM logic "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom|mem" is uninferred due to asynchronous read logic File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 422
    Info (276004): RAM logic "lab9_soc:u0|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro1_rom_cc9e8632.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro2_rom_cc90119a.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro3_rom_d2cf3c76.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro4_rom_cd3b48d8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro5_rom_d2ad22dd.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro6_rom_d2d2c781.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro7_rom_cf719c5a.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro8_rom_cdfe9d73.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro9_rom_cc0411e7.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro10_rom_1ececdea.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_door_rom_97c9d698.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_map1_rom_dab84946.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font2_rom_652dc3c6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font4_rom_654ddcb5.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font6_rom_64adf3bc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font1_rom_649e053a.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font3_rom_64b66c1f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font5_rom_64d6d141.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_title_rom_1f30683e.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk6_rom_3b8d1c10.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk1_rom_3a7d1247.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk5_rom_3bbabf81.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk7_rom_3addaae9.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk2_rom_3a47cfb6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk8_rom_3aae8fab.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk3_rom_3a1318bc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk9_rom_3bff6b76.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk4_rom_3b63e609.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk10_rom_5f5ea985.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "music:music|music_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 43114
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Lab9test.ram0_music_7054c3e.hdl.mif
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|Mult1" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 238
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|Mult0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 163
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|Mult1" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 176
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|Mult0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 119
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|Mult0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 119
Info (12130): Elaborated megafunction instantiation "music:music|altsyncram:music_memory_rtl_0"
Info (12133): Instantiated megafunction "music:music|altsyncram:music_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "43114"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Lab9test.ram0_music_7054c3e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ps61.tdf
    Info (12023): Found entity 1: altsyncram_ps61 File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf
    Info (12023): Found entity 1: decode_i8a File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/decode_i8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pob.tdf
    Info (12023): Found entity 1: mux_pob File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/mux_pob.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 238
Info (12133): Instantiated megafunction "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv Line: 238
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_pgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 163
Info (12133): Instantiated megafunction "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv Line: 163
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_jgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_ngh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove|lpm_mult:Mult0" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 176
Info (12133): Instantiated megafunction "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv Line: 176
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_bfh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult1" File: f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|lpm_mult:Mult0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 119
Info (12133): Instantiated megafunction "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1|lpm_mult:Mult0" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv Line: 119
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pgt.tdf
    Info (12023): Found entity 1: mult_pgt File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/mult_pgt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 119
Info (12133): Instantiated megafunction "lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door|lpm_mult:Mult0" with the following parameter: File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv Line: 119
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a16" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf Line: 377
        Warning (14320): Synthesized away node "music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a33" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf Line: 734
        Warning (14320): Synthesized away node "music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a50" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf Line: 1091
        Warning (14320): Synthesized away node "music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a67" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf Line: 1448
        Warning (14320): Synthesized away node "music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a84" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf Line: 1805
        Warning (14320): Synthesized away node "music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a101" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf Line: 2162
Warning (12069): Ignored assignment(s) for "OTG_INT[0]" because "OTG_INT" is not a bus or array File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 36
Warning (12069): Ignored assignment(s) for "OTG_INT[1]" because "OTG_INT" is not a bus or array File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 36
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 25
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 45
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register audio_interface:audio_interface|Bcount[1] will power up to High File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd Line: 102
    Critical Warning (18010): Register audio_interface:audio_interface|Bcount[0] will power up to High File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd Line: 102
    Critical Warning (18010): Register audio_interface:audio_interface|Bcount[3] will power up to High File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd Line: 102
    Critical Warning (18010): Register audio_interface:audio_interface|Bcount[2] will power up to High File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd Line: 102
Info (17049): 115 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lab8" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored
Warning (20013): Ignored 562 assignments for entity "lab9_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to HEX0 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to HEX1 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to HEX2 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to HEX3[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to HEX3[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to KEY -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to SW -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name TSU_REQUIREMENT "10 ns" -from * -to * -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[17] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[18] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[19] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[20] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[21] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[22] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[23] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[24] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[25] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[26] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[27] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[28] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[29] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[30] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[31] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EEP_I2C_SCLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EEP_I2C_SDAT -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_GTX_CLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_INT_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ENET0_LINK100 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_MDC -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_MDIO -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RESET_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_CLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_COL -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_CRS -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DATA[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DATA[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DATA[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DATA[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_DV -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_RX_ER -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_CLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_DATA[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_DATA[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_DATA[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_DATA[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_EN -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET0_TX_ER -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_GTX_CLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_INT_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ENET1_LINK100 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_MDC -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_MDIO -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RESET_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_CLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_COL -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_CRS -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DATA[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DATA[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DATA[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DATA[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_DV -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_RX_ER -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_CLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_DATA[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_DATA[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_DATA[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_DATA[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_EN -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to ENET1_TX_ER -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ENETCLK_25 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EXT_IO[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EXT_IO[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EXT_IO[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EXT_IO[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EXT_IO[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EXT_IO[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EXT_IO[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[17] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[18] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[19] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[20] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[21] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[22] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_CE_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_OE_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RESET_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RY -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WE_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WP_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[17] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[18] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[19] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[20] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[21] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[22] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[23] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[24] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[25] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[26] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[27] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[28] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[29] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[30] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[31] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[32] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[33] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[34] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[35] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX0[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX1[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX1[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX1[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX1[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX1[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX1[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX1[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX2[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX2[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX2[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX2[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX2[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX2[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX2[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX3[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HEX3[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX6[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX7[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to HSMC_CLKIN0 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_CLKOUT0 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_D[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_D[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_D[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMC_D[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to I2C_SCLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to I2C_SDAT -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to KEY[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to KEY[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to KEY[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to KEY[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_BLON -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_EN -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_ON -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RS -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RW -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDG[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[17] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_ADDR[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_ADDR[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_CS_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DACK_N[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DACK_N[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DATA[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DREQ[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_DREQ[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_FSPEED -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_INT[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_INT[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_LSPEED -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_OE_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_RST_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OTG_WE_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBCLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBDAT -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSCLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSDAT -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_WP_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMA_CLKIN -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SMA_CLKOUT -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[17] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[18] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[19] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_ADDR[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_CE_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_DQ[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_LB_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_OE_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_UB_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SRAM_WE_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[10] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[11] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[12] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[13] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[14] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[15] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[16] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[17] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[8] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[9] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_CTS -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RTS -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RXD -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_TXD -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity lab9_top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab9_top -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab9_top -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab9_top -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab9_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab9_top -section_id Top was ignored
Info (144001): Generated suppressed messages file F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 18
    Warning (15610): No output dependent on input pin "KEY[2]" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 18
    Warning (15610): No output dependent on input pin "KEY[3]" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 18
    Warning (15610): No output dependent on input pin "OTG_INT" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 36
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 50
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK" File: F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv Line: 52
Info (21057): Implemented 35851 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 93 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 35453 logic cells
    Info (21064): Implemented 240 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 838 warnings
    Info: Peak virtual memory: 5393 megabytes
    Info: Processing ended: Tue May 23 17:46:10 2023
    Info: Elapsed time: 00:12:14
    Info: Total CPU time (on all processors): 00:11:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.map.smsg.


