[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[WARNING ORD-0011] Hierarchical flow (-hier) is currently in development and may cause multiple issues. Do not use in production environments.
[INFO IFP-0001] Added 857 rows of 210 site FreePDK45_38x28_10R_NP_162NW_34O.
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 8754
[INFO PPL-0002] Number of I/O             1
[INFO PPL-0003] Number of I/O w/sink      1
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 20.11 um.
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0032] Initializing region: Top-level
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                 47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         55.083 um^2
[INFO GPL-0019] Utilization:                     0.115 %
[INFO GPL-0020] Standard cells area:            55.083 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000011 HPWL: 1271990
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000007 HPWL: 78507
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000007 HPWL: 79932
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000001 HPWL: 80607
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000004 HPWL: 80632
Placement Analysis
---------------------------------
total displacement        112.9 u
average displacement        5.4 u
max displacement            7.5 u
original HPWL               6.7 u
legalized HPWL            106.0 u
delta HPWL                 1478 %

### Initial bc1 is buffer_chain ###
Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 0.000
 Total capacitance: 4.624-5.406
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (4, 597)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (4, 603)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (7, 600)
 ic1/u4/A input (INV_X1) 1.477-1.720 (7, 600)
 ic2/u4/A input (INV_X1) 1.477-1.720 (4, 603)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (4, 603)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (1, 604)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.265    0.265 v r1/Q (DFF_X1)
   0.110    0.375 v u1/Z (BUF_X1)
   0.086    0.461 v bc1/u2/Z (BUF_X1)
   0.083    0.544 v bc1/u3/Z (BUF_X1)
   0.000    0.544 v r2/D (DFF_X1)
            0.544   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.157    0.143   library setup time
            0.143   data required time
-----------------------------------------------------------
            0.143   data required time
           -0.544   data arrival time
-----------------------------------------------------------
           -0.401   slack (VIOLATED)


Equivalence check - pre
Repair timing output passed/skipped equivalence test
### swap bc1 to inv_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0032] Initializing region: Top-level
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                 47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         54.551 um^2
[INFO GPL-0019] Utilization:                     0.114 %
[INFO GPL-0020] Standard cells area:            54.551 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0154] Identified 19 placed instances
[INFO GPL-0155] Identified 2 not placed instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000006 HPWL: 2671580
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000006 HPWL: 280697
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000009 HPWL: 280703
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000004 HPWL: 280696
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000006 HPWL: 280699
[INFO GPL-0033] Initializing Nesterov region: Top-level
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.598 um^2
[INFO GPL-0025] Ideal bin area:                  3.711 um^2
[INFO GPL-0026] Ideal bin count:                 12900
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.2792 |  5.077050e+01 |   +0.00% |  4.52e-14 |      
       10 |   0.2138 |  6.861450e+01 |  +35.15% |  6.66e-14 |      
       20 |   0.2009 |  7.361600e+01 |   +7.29% |  9.81e-14 |      
       22 |   0.1993 |  7.418600e+01 |          |  1.10e-13 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 22
[INFO GPL-1002] Placed Cell Area               54.5513
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0013
[INFO GPL-1008]     - For 80% usage of free space: 0.0014
[INFO GPL-1009]     - For 50% usage of free space: 0.0023
[INFO GPL-1014] Final placement area: 54.55 (+0.00%)
[INFO GPL-0133] Unlocking all instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 54.55 (+0.00%)
Placement Analysis
---------------------------------
total displacement         43.1 u
average displacement        2.1 u
max displacement            4.1 u
original HPWL              74.2 u
legalized HPWL            105.6 u
delta HPWL                   42 %

Cell type report for bc1 (inv_chain_bc1)
Cell type report:                       Count       Area
  Inverter                                  2       1.06
  Total                                     2       1.06
Net u1z
 Pin capacitance: 5.265-6.142
 Wire capacitance: 0.000
 Total capacitance: 5.265-6.142
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (4, 603)

Load pins
 bc1/u4/A input (INV_X1) 1.477-1.720 (5, 599)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (1, 596)
 ic1/u4/A input (INV_X1) 1.477-1.720 (4, 604)
 ic2/u4/A input (INV_X1) 1.477-1.720 (0, 596)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u5/ZN output (INV_X1) (2, 601)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 596)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.360    0.360 ^ r1/Q (DFF_X1)
   0.136    0.496 ^ u1/Z (BUF_X1)
   0.033    0.529 v bc1/u4/ZN (INV_X1)
   0.038    0.566 ^ bc1/u5/ZN (INV_X1)
   0.000    0.566 ^ r2/D (DFF_X1)
            0.566   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.073    0.227   library setup time
            0.227   data required time
-----------------------------------------------------------
            0.227   data required time
           -0.566   data arrival time
-----------------------------------------------------------
           -0.339   slack (VIOLATED)


Equivalence check - swap (buffer_chain -> inv_chain)
Repair timing output passed/skipped equivalence test
### swap bc1 back to buffer_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0032] Initializing region: Top-level
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                 47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         55.083 um^2
[INFO GPL-0019] Utilization:                     0.115 %
[INFO GPL-0020] Standard cells area:            55.083 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0154] Identified 19 placed instances
[INFO GPL-0155] Identified 2 not placed instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000006 HPWL: 2628020
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000009 HPWL: 258304
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000007 HPWL: 258309
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000007 HPWL: 258311
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000007 HPWL: 258309
[INFO GPL-0033] Initializing Nesterov region: Top-level
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.623 um^2
[INFO GPL-0025] Ideal bin area:                  3.747 um^2
[INFO GPL-0026] Ideal bin count:                 12775
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.2081 |  4.863850e+01 |   +0.00% |  4.65e-14 |      
        6 |   0.2000 |  6.455250e+01 |          |  6.10e-14 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 6
[INFO GPL-1002] Placed Cell Area               55.0833
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0013
[INFO GPL-1008]     - For 80% usage of free space: 0.0014
[INFO GPL-1009]     - For 50% usage of free space: 0.0023
[INFO GPL-1014] Final placement area: 55.08 (+0.00%)
[INFO GPL-0133] Unlocking all instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 55.08 (+0.00%)
Placement Analysis
---------------------------------
total displacement         43.8 u
average displacement        2.1 u
max displacement            5.6 u
original HPWL              64.5 u
legalized HPWL             95.5 u
delta HPWL                   48 %

Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 0.000
 Total capacitance: 4.624-5.406
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (2, 603)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (2, 601)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (3, 599)
 ic1/u4/A input (INV_X1) 1.477-1.720 (8, 600)
 ic2/u4/A input (INV_X1) 1.477-1.720 (6, 601)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (1, 600)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (1, 604)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.265    0.265 v r1/Q (DFF_X1)
   0.111    0.376 v u1/Z (BUF_X1)
   0.087    0.463 v bc1/u2/Z (BUF_X1)
   0.083    0.546 v bc1/u3/Z (BUF_X1)
   0.000    0.546 v r2/D (DFF_X1)
            0.546   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.157    0.143   library setup time
            0.143   data required time
-----------------------------------------------------------
            0.143   data required time
           -0.546   data arrival time
-----------------------------------------------------------
           -0.403   slack (VIOLATED)


Equivalence check - swap for rollback (inv_chain -> buffer_chain)
Repair timing output passed/skipped equivalence test
### swap bc1 back to inv_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0032] Initializing region: Top-level
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                 47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         54.551 um^2
[INFO GPL-0019] Utilization:                     0.114 %
[INFO GPL-0020] Standard cells area:            54.551 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0154] Identified 19 placed instances
[INFO GPL-0155] Identified 2 not placed instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000001 HPWL: 2644380
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000005 HPWL: 250722
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000004 HPWL: 250729
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000004 HPWL: 250730
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000005 HPWL: 250728
[INFO GPL-0033] Initializing Nesterov region: Top-level
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.598 um^2
[INFO GPL-0025] Ideal bin area:                  3.711 um^2
[INFO GPL-0026] Ideal bin count:                 12900
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.1536 |  5.165800e+01 |   +0.00% |  4.20e-14 |      
        0 |   0.1536 |  5.165800e+01 |          |  4.36e-14 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 0
[INFO GPL-1002] Placed Cell Area               54.5513
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0013
[INFO GPL-1008]     - For 80% usage of free space: 0.0014
[INFO GPL-1009]     - For 50% usage of free space: 0.0023
[INFO GPL-1014] Final placement area: 54.55 (+0.00%)
[INFO GPL-0133] Unlocking all instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 54.55 (+0.00%)
Placement Analysis
---------------------------------
total displacement         31.4 u
average displacement        1.5 u
max displacement            4.3 u
original HPWL              51.4 u
legalized HPWL             70.9 u
delta HPWL                   38 %

Cell type report for bc1 (inv_chain_bc1_1)
Cell type report:                       Count       Area
  Inverter                                  2       1.06
  Total                                     2       1.06
Net u1z
 Pin capacitance: 5.265-6.142
 Wire capacitance: 0.000
 Total capacitance: 5.265-6.142
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (3, 601)

Load pins
 bc1/u4/A input (INV_X1) 1.477-1.720 (2, 600)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (2, 600)
 ic1/u4/A input (INV_X1) 1.477-1.720 (5, 603)
 ic2/u4/A input (INV_X1) 1.477-1.720 (6, 600)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u5/ZN output (INV_X1) (2, 601)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 603)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.358    0.358 ^ r1/Q (DFF_X1)
   0.133    0.491 ^ u1/Z (BUF_X1)
   0.030    0.520 v bc1/u4/ZN (INV_X1)
   0.034    0.554 ^ bc1/u5/ZN (INV_X1)
   0.000    0.554 ^ r2/D (DFF_X1)
            0.554   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.072    0.228   library setup time
            0.228   data required time
-----------------------------------------------------------
            0.228   data required time
           -0.554   data arrival time
-----------------------------------------------------------
           -0.326   slack (VIOLATED)


Equivalence check - redo swap (buffer_chain -> inv_chain)
Repair timing output passed/skipped equivalence test
