$date
	Fri Sep 12 09:23:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module loop_wave $end
$var reg 1 ! clk $end
$var reg 4 " for_sig [3:0] $end
$var reg 4 # forever_sig [3:0] $end
$var reg 4 $ repeat_sig [3:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1 $
b0 #
b0 "
0!
$end
#1
b1 "
b1 %
#2
b10 "
b10 %
#3
b11 "
b11 %
#4
b100 %
#5
b10 $
1!
#8
b1111 #
#10
b11 $
0!
#15
b100 $
1!
#16
b0 #
#20
b101 $
0!
#24
b1111 #
#25
b110 $
1!
#30
0!
#32
b0 #
#35
1!
#40
0!
b1111 #
#45
1!
#48
b0 #
#50
0!
#55
1!
#56
b1111 #
#60
0!
#64
b0 #
#65
1!
#70
0!
#72
b1111 #
#75
1!
#80
0!
b0 #
#85
1!
#88
b1111 #
#90
0!
#95
1!
#96
b0 #
#100
0!
