{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760996065471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760996065472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 16:34:25 2025 " "Processing started: Mon Oct 20 16:34:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760996065472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996065472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscVpc -c RiscVpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscVpc -c RiscVpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996065472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760996066229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760996066229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/tb_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador_imm.sv 1 1 " "Found 1 design units, including 1 entities, in source file generador_imm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Generador_Imm " "Found entity 1: Generador_Imm" {  } { { "Generador_Imm.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/Generador_Imm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076102 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1760996076105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760996076107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760996076156 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_level.v(189) " "Verilog HDL Case Statement information at top_level.v(189): all case item expressions in this case statement are onehot" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760996076158 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sumar " "Elaborating entity \"sumador\" for hierarchy \"sumador:sumar\"" {  } { { "top_level.v" "sumar" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996076159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pcInst " "Elaborating entity \"pc\" for hierarchy \"pc:pcInst\"" {  } { { "top_level.v" "pcInst" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996076160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:imem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:imem\"" {  } { { "top_level.v" "imem" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996076162 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 127 instructionMemory.sv(11) " "Verilog HDL warning at instructionMemory.sv(11): number of words (4) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1760996076163 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.data_a 0 instructionMemory.sv(7) " "Net \"instrucciones.data_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760996076163 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.waddr_a 0 instructionMemory.sv(7) " "Net \"instrucciones.waddr_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760996076163 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.we_a 0 instructionMemory.sv(7) " "Net \"instrucciones.we_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760996076163 "|top_level|instructionMemory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controla " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controla\"" {  } { { "top_level.v" "controla" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996076164 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMMSrc control_unit.sv(28) " "Verilog HDL Always Construct warning at control_unit.sv(28): inferring latch(es) for variable \"IMMSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996076166 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUWr control_unit.sv(28) " "Verilog HDL Always Construct warning at control_unit.sv(28): inferring latch(es) for variable \"RUWr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996076166 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUDataWrSrc control_unit.sv(28) " "Verilog HDL Always Construct warning at control_unit.sv(28): inferring latch(es) for variable \"RUDataWrSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996076166 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMWR control_unit.sv(28) " "Verilog HDL Always Construct warning at control_unit.sv(28): inferring latch(es) for variable \"DMWR\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996076166 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMCtrl control_unit.sv(28) " "Verilog HDL Always Construct warning at control_unit.sv(28): inferring latch(es) for variable \"DMCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996076167 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[0\] control_unit.sv(28) " "Inferred latch for \"DMCtrl\[0\]\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[1\] control_unit.sv(28) " "Inferred latch for \"DMCtrl\[1\]\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[2\] control_unit.sv(28) " "Inferred latch for \"DMCtrl\[2\]\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMWR control_unit.sv(28) " "Inferred latch for \"DMWR\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[0\] control_unit.sv(28) " "Inferred latch for \"RUDataWrSrc\[0\]\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[1\] control_unit.sv(28) " "Inferred latch for \"RUDataWrSrc\[1\]\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[2\] control_unit.sv(28) " "Inferred latch for \"RUDataWrSrc\[2\]\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUWr control_unit.sv(28) " "Inferred latch for \"RUWr\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[0\] control_unit.sv(28) " "Inferred latch for \"IMMSrc\[0\]\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[1\] control_unit.sv(28) " "Inferred latch for \"IMMSrc\[1\]\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076168 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[2\] control_unit.sv(28) " "Inferred latch for \"IMMSrc\[2\]\" at control_unit.sv(28)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076169 "|top_level|control_unit:controla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:registros " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:registros\"" {  } { { "top_level.v" "registros" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996076315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generador_Imm Generador_Imm:inmediatos " "Elaborating entity \"Generador_Imm\" for hierarchy \"Generador_Imm:inmediatos\"" {  } { { "top_level.v" "inmediatos" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996076422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:operaciones " "Elaborating entity \"ALU\" for hierarchy \"ALU:operaciones\"" {  } { { "top_level.v" "operaciones" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996076472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMemory\"" {  } { { "top_level.v" "dataMemory" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996076516 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memoria dataMemory.sv(10) " "Verilog HDL warning at dataMemory.sv(10): object memoria used but never assigned" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1760996076558 "|top_level|dataMemory:dataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataRd dataMemory.sv(20) " "Verilog HDL Always Construct warning at dataMemory.sv(20): inferring latch(es) for variable \"DataRd\", which holds its previous value in one or more paths through the always construct" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria 0 dataMemory.sv(10) " "Net \"memoria\" at dataMemory.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[0\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[0\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[1\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[1\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[2\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[2\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[3\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[3\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[4\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[4\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[5\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[5\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[6\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[6\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[7\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[7\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[8\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[8\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076559 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[9\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[9\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[10\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[10\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[11\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[11\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[12\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[12\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[13\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[13\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[14\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[14\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[15\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[15\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[16\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[16\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[17\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[17\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[18\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[18\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[19\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[19\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[20\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[20\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076560 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[21\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[21\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[22\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[22\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[23\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[23\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[24\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[24\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[25\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[25\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[26\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[26\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[27\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[27\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[28\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[28\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[29\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[29\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[30\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[30\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[31\] dataMemory.sv(25) " "Inferred latch for \"DataRd\[31\]\" at dataMemory.sv(25)" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996076561 "|top_level|dataMemory:dataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:displayN0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:displayN0\"" {  } { { "top_level.v" "displayN0" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996076564 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "register_unit:registros\|Registros " "RAM logic \"register_unit:registros\|Registros\" is uninferred due to asynchronous read logic" {  } { { "register_unit.sv" "Registros" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/register_unit.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1760996077514 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instructionMemory:imem\|instrucciones " "RAM logic \"instructionMemory:imem\|instrucciones\" is uninferred due to inappropriate RAM size" {  } { { "instructionMemory.sv" "instrucciones" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1760996077514 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1760996077514 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/db/RiscVpc.ram0_instructionMemory_929dabe3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/db/RiscVpc.ram0_instructionMemory_929dabe3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1760996077537 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760996078034 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] VCC " "Pin \"leds\[7\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] VCC " "Pin \"leds\[9\]\" is stuck at VCC" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760996078100 "|top_level|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760996078100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760996078191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "796 " "796 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760996078653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760996079538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760996079538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760996079992 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760996079992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760996079992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760996079992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760996080041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 20 16:34:40 2025 " "Processing ended: Mon Oct 20 16:34:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760996080041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760996080041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760996080041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760996080041 ""}
