
*** Running vivado
    with args -log Z7fft32IP_FFT_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Z7fft32IP_FFT_0_3.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Z7fft32IP_FFT_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2133.305 ; gain = 4.027 ; free physical = 3161 ; free virtual = 6132
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.runs/Z7fft32IP_FFT_0_3_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.305 ; gain = 0.000 ; free physical = 3121 ; free virtual = 6103
Command: synth_design -top Z7fft32IP_FFT_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16826
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2133.434 ; gain = 0.000 ; free physical = 1579 ; free virtual = 4409
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Z7fft32IP_FFT_0_3' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ip/Z7fft32IP_FFT_0_3/synth/Z7fft32IP_FFT_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'FFT' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_AXILiteS_s_axi' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIN_MODE_DATA_0 bound to: 5'b10000 
	Parameter ADDR_WIN_MODE_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_AXILiteS_s_axi.v:161]
INFO: [Synth 8-6155] done synthesizing module 'FFT_AXILiteS_s_axi' (1#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFT_entry3' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_entry3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FFT_entry3' (2#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_entry3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_codeRepl124_pr' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/Block_codeRepl124_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state2 bound to: 2 - type: integer 
	Parameter ap_ST_fsm_state3 bound to: 4 - type: integer 
	Parameter ap_ST_fsm_state4 bound to: 8 - type: integer 
	Parameter ap_ST_fsm_state5 bound to: 16 - type: integer 
	Parameter ap_ST_fsm_state6 bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state7 bound to: 64 - type: integer 
	Parameter ap_ST_fsm_state8 bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state9 bound to: 256 - type: integer 
	Parameter ap_ST_fsm_state10 bound to: 512 - type: integer 
	Parameter ap_ST_fsm_state11 bound to: 1024 - type: integer 
	Parameter ap_ST_fsm_state12 bound to: 2048 - type: integer 
	Parameter ap_ST_fsm_state13 bound to: 4096 - type: integer 
	Parameter ap_ST_fsm_state14 bound to: 8192 - type: integer 
	Parameter ap_ST_fsm_state15 bound to: 16384 - type: integer 
	Parameter ap_ST_fsm_state16 bound to: 32768 - type: integer 
	Parameter ap_ST_fsm_state17 bound to: 65536 - type: integer 
	Parameter ap_ST_fsm_state18 bound to: 131072 - type: integer 
	Parameter ap_ST_fsm_state19 bound to: 262144 - type: integer 
	Parameter ap_ST_fsm_state20 bound to: 524288 - type: integer 
	Parameter ap_ST_fsm_state21 bound to: 1048576 - type: integer 
	Parameter ap_ST_fsm_state22 bound to: 2097152 - type: integer 
	Parameter ap_ST_fsm_state23 bound to: 4194304 - type: integer 
	Parameter ap_ST_fsm_state24 bound to: 8388608 - type: integer 
	Parameter ap_ST_fsm_state25 bound to: 16777216 - type: integer 
	Parameter ap_ST_fsm_state26 bound to: 33554432 - type: integer 
	Parameter ap_ST_fsm_state27 bound to: 67108864 - type: integer 
	Parameter ap_ST_fsm_state28 bound to: 134217728 - type: integer 
	Parameter ap_ST_fsm_state29 bound to: 268435456 - type: integer 
	Parameter ap_ST_fsm_state30 bound to: 536870912 - type: integer 
	Parameter ap_ST_fsm_state31 bound to: 1073741824 - type: integer 
	Parameter ap_ST_fsm_state32 bound to: -2147483648 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter W bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (3#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (4#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (5#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Block_codeRepl124_pr' (6#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/Block_codeRepl124_pr.v:10]
INFO: [Synth 8-6157] synthesizing module 'mult_window' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state4 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state9 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state22 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'mult_window_Blackbkb' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Blackbkb.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_window_Blackbkb_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Blackbkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mult_window_Blackbkb_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Blackbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Blackbkb_rom' (7#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Blackbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Blackbkb' (8#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Blackbkb.v:52]
INFO: [Synth 8-6157] synthesizing module 'mult_window_Hamm32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hamm32.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_window_Hamm32_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hamm32.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mult_window_Hamm32_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hamm32.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Hamm32_rom' (9#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hamm32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Hamm32' (10#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hamm32.v:52]
INFO: [Synth 8-6157] synthesizing module 'mult_window_Hann32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hann32.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_window_Hann32_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hann32.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mult_window_Hann32_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hann32.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Hann32_rom' (11#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hann32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_Hann32' (12#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_Hann32.v:52]
INFO: [Synth 8-6157] synthesizing module 'mult_window_window' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_window.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_window_window_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_window.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_window_window_ram' (13#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_window.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_window_window' (14#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window_window.v:52]
INFO: [Synth 8-6157] synthesizing module 'FFT_fsub_32ns_32ncud' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_fsub_32ns_32ncud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_ap_fsub_3_full_dsp_32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_fsub_3_full_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'FFT_ap_fsub_3_full_dsp_32' (32#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'FFT_fsub_32ns_32ncud' (33#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_fsub_32ns_32ncud.v:8]
INFO: [Synth 8-6157] synthesizing module 'FFT_fadd_32ns_32ndEe' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_fadd_32ns_32ndEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_ap_fadd_3_full_dsp_32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_fadd_3_full_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'FFT_ap_fadd_3_full_dsp_32' (34#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'FFT_fadd_32ns_32ndEe' (35#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_fadd_32ns_32ndEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'FFT_fmul_32ns_32neOg' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_fmul_32ns_32neOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_ap_fmul_2_max_dsp_32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_fmul_2_max_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'FFT_ap_fmul_2_max_dsp_32' (43#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'FFT_fmul_32ns_32neOg' (44#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_fmul_32ns_32neOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mult_window' (45#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/mult_window.v:10]
INFO: [Synth 8-6157] synthesizing module 'bitreverse' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/bitreverse.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse' (46#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/bitreverse.v:10]
INFO: [Synth 8-6157] synthesizing module 'FFT0118' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state19 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'FFT0118_W_M_real130' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_real130.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT0118_W_M_real130_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_real130.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT0118_W_M_real130_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_real130.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FFT0118_W_M_real130_rom' (47#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_real130.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT0118_W_M_real130' (48#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_real130.v:39]
INFO: [Synth 8-6157] synthesizing module 'FFT0118_W_M_imag126' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_imag126.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT0118_W_M_imag126_rom' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_imag126.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT0118_W_M_imag126_rom.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_imag126.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FFT0118_W_M_imag126_rom' (49#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_imag126.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT0118_W_M_imag126' (50#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118_W_M_imag126.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118.v:1023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118.v:1063]
INFO: [Synth 8-6155] done synthesizing module 'FFT0118' (51#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0118.v:10]
INFO: [Synth 8-6157] synthesizing module 'FFT0119' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0119.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state19 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0119.v:1023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0119.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0119.v:1065]
INFO: [Synth 8-6155] done synthesizing module 'FFT0119' (52#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0119.v:10]
INFO: [Synth 8-6157] synthesizing module 'FFT0120' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0120.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state19 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0120.v:1023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0120.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0120.v:1065]
INFO: [Synth 8-6155] done synthesizing module 'FFT0120' (53#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0120.v:10]
INFO: [Synth 8-6157] synthesizing module 'FFT0121' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0121.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state19 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0121.v:1023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0121.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0121.v:1065]
INFO: [Synth 8-6155] done synthesizing module 'FFT0121' (54#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0121.v:10]
INFO: [Synth 8-6157] synthesizing module 'FFT0122' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0122.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state19 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0122.v:1022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0122.v:1024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0122.v:1060]
INFO: [Synth 8-6155] done synthesizing module 'FFT0122' (55#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT0122.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_codeRepl12432_s' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/Block_codeRepl12432_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 36'b000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 36'b000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state35 bound to: 36'b000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state36 bound to: 36'b000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state37 bound to: 36'b000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state38 bound to: 36'b000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state39 bound to: 36'b000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state40 bound to: 36'b000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state41 bound to: 36'b000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state42 bound to: 36'b000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state43 bound to: 36'b000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state44 bound to: 36'b000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state45 bound to: 36'b000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state46 bound to: 36'b000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state47 bound to: 36'b000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state48 bound to: 36'b000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 36'b000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 36'b000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 36'b000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 36'b000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 36'b000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 36'b000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 36'b000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 36'b000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 36'b000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 36'b000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 36'b000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 36'b000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 36'b000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 36'b000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 36'b000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 36'b000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 36'b000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 36'b001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 36'b010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 36'b100000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'Block_codeRepl124fYi' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/Block_codeRepl124fYi.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Block_codeRepl124fYi_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/Block_codeRepl124fYi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Block_codeRepl124fYi_ram.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/Block_codeRepl124fYi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Block_codeRepl124fYi_ram' (56#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/Block_codeRepl124fYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Block_codeRepl124fYi' (57#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/Block_codeRepl124fYi.v:40]
INFO: [Synth 8-6157] synthesizing module 'FFT_flog_32ns_32ng8j' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_flog_32ns_32ng8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_ap_flog_11_full_dsp_32' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_flog_11_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 1 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 11 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_flog_11_full_dsp_32.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'FFT_ap_flog_11_full_dsp_32' (92#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/ip/FFT_ap_flog_11_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'FFT_flog_32ns_32ng8j' (93#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_flog_32ns_32ng8j.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (93#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (93#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (93#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Block_codeRepl12432_s' (94#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/Block_codeRepl12432_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FFT_xin_M_imag' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_xin_M_imag.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_xin_M_imag_memcore' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_xin_M_imag_memcore.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_xin_M_imag_memcore_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_xin_M_imag_memcore.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT_xin_M_imag_memcore_ram.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_xin_M_imag_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FFT_xin_M_imag_memcore_ram' (95#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_xin_M_imag_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_xin_M_imag_memcore' (96#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_xin_M_imag_memcore.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FFT_xin_M_imag' (97#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_xin_M_imag.v:8]
INFO: [Synth 8-6157] synthesizing module 'FFT_prod_IN_M_real' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_prod_IN_M_real.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_prod_IN_M_real_memcore' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_prod_IN_M_real_memcore.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_prod_IN_M_real_memcore_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_prod_IN_M_real_memcore.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT_prod_IN_M_real_memcore_ram.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_prod_IN_M_real_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FFT_prod_IN_M_real_memcore_ram' (98#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_prod_IN_M_real_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_prod_IN_M_real_memcore' (99#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_prod_IN_M_real_memcore.v:55]
INFO: [Synth 8-6155] done synthesizing module 'FFT_prod_IN_M_real' (100#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_prod_IN_M_real.v:8]
INFO: [Synth 8-6157] synthesizing module 'FFT_data_OUTfft_MrcU' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_data_OUTfft_MrcU.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_data_OUTfft_MrcU_memcore' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_data_OUTfft_MrcU_memcore.v:53]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_data_OUTfft_MrcU_memcore_ram' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_data_OUTfft_MrcU_memcore.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFT_data_OUTfft_MrcU_memcore_ram.dat' is read successfully [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_data_OUTfft_MrcU_memcore.v:26]
INFO: [Synth 8-6155] done synthesizing module 'FFT_data_OUTfft_MrcU_memcore_ram' (101#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_data_OUTfft_MrcU_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_data_OUTfft_MrcU_memcore' (102#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_data_OUTfft_MrcU_memcore.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FFT_data_OUTfft_MrcU' (103#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT_data_OUTfft_MrcU.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (104#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (105#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6155] done synthesizing module 'FFT' (106#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ipshared/87df/hdl/verilog/FFT.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Z7fft32IP_FFT_0_3' (107#1) [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ip/Z7fft32IP_FFT_0_3/synth/Z7fft32IP_FFT_0_3.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2260.305 ; gain = 126.871 ; free physical = 1541 ; free virtual = 4391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 2272.180 ; gain = 138.746 ; free physical = 1483 ; free virtual = 4334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 2272.180 ; gain = 138.746 ; free physical = 1483 ; free virtual = 4334
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2278.117 ; gain = 0.000 ; free physical = 1333 ; free virtual = 4198
INFO: [Netlist 29-17] Analyzing 3826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ip/Z7fft32IP_FFT_0_3/constraints/FFT_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.srcs/sources_1/bd/Z7fft32IP/ip/Z7fft32IP_FFT_0_3/constraints/FFT_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.runs/Z7fft32IP_FFT_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.runs/Z7fft32IP_FFT_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2606.336 ; gain = 0.000 ; free physical = 1045 ; free virtual = 3917
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  FDE => FDRE: 108 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2628.148 ; gain = 21.812 ; free physical = 946 ; free virtual = 3818
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1301 ; free virtual = 4173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1300 ; free virtual = 4172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.runs/Z7fft32IP_FFT_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1299 ; free virtual = 4172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'FFT_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'FFT_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'FFT_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'FFT_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal "mult_window_window_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "FFT_prod_IN_M_real_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "FFT_data_OUTfft_MrcU_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 2055 ; free virtual = 4940
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'FFT_fsub_32ns_32ncud:/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fsub_32ns_32ncud:/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fsub_32ns_32ncud:/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fsub_32ns_32ncud:/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fadd_32ns_32ndEe:/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fadd_32ns_32ndEe:/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fadd_32ns_32ndEe:/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fadd_32ns_32ndEe:/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fmul_32ns_32neOg:/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fmul_32ns_32neOg:/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFT_fmul_32ns_32neOg:/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFT_fmul_32ns_32neOg:/FFT_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Block_codeRepl12432_U0/FFT_flog_32ns_32ng8j_U114/FFT_ap_flog_11_full_dsp_32_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/Block_codeRepl12432_U0/FFT_flog_32ns_32ng8j_U114/FFT_ap_flog_11_full_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Block_codeRepl12432_U0/FFT_flog_32ns_32ng8j_U114/FFT_ap_flog_11_full_dsp_32_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/Block_codeRepl12432_U0/FFT_flog_32ns_32ng8j_U114/FFT_ap_flog_11_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Block_codeRepl12432_U0/FFT_flog_32ns_32ng8j_U114/FFT_ap_flog_11_full_dsp_32_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/Block_codeRepl12432_U0/FFT_flog_32ns_32ng8j_U114/FFT_ap_flog_11_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "inst/i_1_0/mult_window_U0/window_U/mult_window_window_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/prod_IN_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/prod_IN_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/prod_IN_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/prod_IN_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/data_OUT0_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/data_OUT0_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/data_OUT0_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/data_OUT0_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/data_OUT1_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/data_OUT1_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/data_OUT1_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/data_OUT1_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_1/data_OUT2_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_1/data_OUT2_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_1/data_OUT2_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_1/data_OUT2_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUTfft_M_imag_U/gen_buffer[0].FFT_data_OUTfft_MrcU_memcore_U/FFT_data_OUTfft_MrcU_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUTfft_M_imag_U/gen_buffer[1].FFT_data_OUTfft_MrcU_memcore_U/FFT_data_OUTfft_MrcU_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUTfft_M_real_U/gen_buffer[0].FFT_data_OUTfft_MrcU_memcore_U/FFT_data_OUTfft_MrcU_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUTfft_M_real_U/gen_buffer[1].FFT_data_OUTfft_MrcU_memcore_U/FFT_data_OUTfft_MrcU_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUT4_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUT4_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUT4_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUT4_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUT3_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUT3_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUT3_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/data_OUT3_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:39 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1253 ; free virtual = 4212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:02:51 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1002 ; free virtual = 3976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:03:15 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1646 ; free virtual = 4616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/xin_M_imag_U/gen_buffer[0].FFT_xin_M_imag_memcore_U/FFT_xin_M_imag_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xin_M_imag_U/gen_buffer[0].FFT_xin_M_imag_memcore_U/FFT_xin_M_imag_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xin_M_imag_U/gen_buffer[1].FFT_xin_M_imag_memcore_U/FFT_xin_M_imag_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xin_M_imag_U/gen_buffer[1].FFT_xin_M_imag_memcore_U/FFT_xin_M_imag_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xin_M_real_U/gen_buffer[0].FFT_xin_M_imag_memcore_U/FFT_xin_M_imag_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xin_M_real_U/gen_buffer[0].FFT_xin_M_imag_memcore_U/FFT_xin_M_imag_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xin_M_real_U/gen_buffer[1].FFT_xin_M_imag_memcore_U/FFT_xin_M_imag_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xin_M_real_U/gen_buffer[1].FFT_xin_M_imag_memcore_U/FFT_xin_M_imag_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/prod_IN_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT0_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT1_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT2_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_codeRepl12432_U0/xout_mag_U/Block_codeRepl124fYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Block_codeRepl12432_U0/xout_mag_U/Block_codeRepl124fYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUTfft_M_imag_U/gen_buffer[0].FFT_data_OUTfft_MrcU_memcore_U/FFT_data_OUTfft_MrcU_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUTfft_M_imag_U/gen_buffer[1].FFT_data_OUTfft_MrcU_memcore_U/FFT_data_OUTfft_MrcU_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUTfft_M_real_U/gen_buffer[0].FFT_data_OUTfft_MrcU_memcore_U/FFT_data_OUTfft_MrcU_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUTfft_M_real_U/gen_buffer[1].FFT_data_OUTfft_MrcU_memcore_U/FFT_data_OUTfft_MrcU_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT4_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_real_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_real_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_imag_U/gen_buffer[0].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_OUT3_M_imag_U/gen_buffer[1].FFT_prod_IN_M_real_memcore_U/FFT_prod_IN_M_real_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:23 ; elapsed = 00:03:45 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1808 ; free virtual = 4781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:33 ; elapsed = 00:03:56 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1447 ; free virtual = 4421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:33 ; elapsed = 00:03:56 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1448 ; free virtual = 4422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:04:01 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1228 ; free virtual = 4203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:39 ; elapsed = 00:04:01 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1227 ; free virtual = 4201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:04:02 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1168 ; free virtual = 4142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:40 ; elapsed = 00:04:03 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1149 ; free virtual = 4123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   228|
|2     |DSP48E1  |   179|
|13    |LUT1     |   269|
|14    |LUT2     |  3127|
|15    |LUT3     |  4764|
|16    |LUT4     |  2746|
|17    |LUT5     |  2626|
|18    |LUT6     |  3005|
|19    |MUXCY    |  2471|
|20    |MUXF7    |     2|
|21    |RAMB18E1 |     1|
|22    |RAMB36E1 |    33|
|26    |SRL16E   |   143|
|27    |SRLC32E  |     6|
|28    |XORCY    |   858|
|29    |FDE      |   108|
|30    |FDRE     | 12674|
|31    |FDSE     |    37|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:40 ; elapsed = 00:04:03 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1148 ; free virtual = 4122
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:17 ; elapsed = 00:03:44 . Memory (MB): peak = 2628.148 ; gain = 138.746 ; free physical = 1206 ; free virtual = 4181
Synthesis Optimization Complete : Time (s): cpu = 00:03:40 ; elapsed = 00:04:03 . Memory (MB): peak = 2628.148 ; gain = 494.715 ; free physical = 1206 ; free virtual = 4181
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2628.148 ; gain = 0.000 ; free physical = 952 ; free virtual = 3926
INFO: [Netlist 29-17] Analyzing 3880 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2653.961 ; gain = 0.000 ; free physical = 1021 ; free virtual = 3996
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 781 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 673 instances
  FDE => FDRE: 108 instances

INFO: [Common 17-83] Releasing license: Synthesis
254 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:08 ; elapsed = 00:04:29 . Memory (MB): peak = 2653.961 ; gain = 520.656 ; free physical = 1241 ; free virtual = 4217
INFO: [Common 17-1381] The checkpoint '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.runs/Z7fft32IP_FFT_0_3_synth_1/Z7fft32IP_FFT_0_3.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.977 ; gain = 32.016 ; free physical = 1139 ; free virtual = 4130
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.500 ; gain = 0.000 ; free physical = 989 ; free virtual = 4027
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Z7fft32IP_FFT_0_3, cache-ID = b1ddae38f956d0db
INFO: [Coretcl 2-1174] Renamed 3641 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv3/FFT32v3_viv/FFT32v3_viv.runs/Z7fft32IP_FFT_0_3_synth_1/Z7fft32IP_FFT_0_3.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2697.500 ; gain = 0.000 ; free physical = 1105 ; free virtual = 4154
INFO: [runtcl-4] Executing : report_utilization -file Z7fft32IP_FFT_0_3_utilization_synth.rpt -pb Z7fft32IP_FFT_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  1 21:38:24 2021...
