

================================================================
== Vitis HLS Report for 'conv1conv2_from_windows8_Pipeline_Push_conv2pix_out'
================================================================
* Date:           Tue Oct 28 18:16:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.345 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Push_conv2pix_out  |       16|       16|         5|          4|          4|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 8 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body75.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n2_1 = load i6 %n2" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 11 'load' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_1, i32 5" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %tmp, void %for.body75.split.i_ifconv, void %for.inc86.i.exitStub" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 13 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2_1, i32 3, i32 4" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 14 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i2 %lshr_ln1" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 15 'zext' 'zext_ln249_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i24 %acc2, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 16 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.67ns)   --->   "%t2 = load i2 %acc2_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 17 'load' 't2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i24 %acc2_1, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 18 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.67ns)   --->   "%t2_1 = load i2 %acc2_1_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 19 'load' 't2_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i24 %acc2_2, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 20 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.67ns)   --->   "%t2_2 = load i2 %acc2_2_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 21 'load' 't2_2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i24 %acc2_3, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 22 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%t2_3 = load i2 %acc2_3_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 23 'load' 't2_3' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i24 %acc2_4, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 24 'getelementptr' 'acc2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%t2_4 = load i2 %acc2_4_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 25 'load' 't2_4' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i24 %acc2_5, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 26 'getelementptr' 'acc2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%t2_5 = load i2 %acc2_5_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 27 'load' 't2_5' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i24 %acc2_6, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 28 'getelementptr' 'acc2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%t2_6 = load i2 %acc2_6_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 29 'load' 't2_6' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i24 %acc2_7, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 30 'getelementptr' 'acc2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%t2_7 = load i2 %acc2_7_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 31 'load' 't2_7' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln249 = add i6 %n2_1, i6 8" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 32 'add' 'add_ln249' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln249 = store i6 %add_ln249, i6 %n2" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 33 'store' 'store_ln249' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 206 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i6 %n2_1" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 34 'zext' 'zext_ln249' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i6 %n2_1" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 35 'trunc' 'trunc_ln249' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%t2 = load i2 %acc2_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 36 'load' 't2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 37 [1/1] (0.93ns)   --->   "%icmp_ln253 = icmp_sgt  i24 %t2, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 37 'icmp' 'icmp_ln253' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 39 'bitselect' 'tmp_930' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 40 'bitselect' 'tmp_931' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i24 %t2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 41 'trunc' 'trunc_ln253' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln253_1 = icmp_ne  i6 %trunc_ln253, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 42 'icmp' 'icmp_ln253_1' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%or_ln253 = or i1 %tmp_930, i1 %icmp_ln253_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 43 'or' 'or_ln253' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%and_ln253 = and i1 %or_ln253, i1 %tmp_931" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 44 'and' 'and_ln253' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%zext_ln253 = zext i1 %and_ln253" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 45 'zext' 'zext_ln253' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253 = add i16 %trunc_ln, i16 %zext_ln253" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 46 'add' 'add_ln253' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 47 'bitselect' 'tmp_932' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 48 'bitselect' 'tmp_933' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%xor_ln253 = xor i1 %tmp_933, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 49 'xor' 'xor_ln253' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%or_ln253_1 = or i1 %tmp_932, i1 %xor_ln253" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 50 'or' 'or_ln253_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%select_ln253 = select i1 %or_ln253_1, i16 %add_ln253, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 51 'select' 'select_ln253' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_8 = select i1 %icmp_ln253, i16 %select_ln253, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 52 'select' 'select_ln253_8' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%outpix_addr = getelementptr i16 %outpix, i64 0, i64 %zext_ln249" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 53 'getelementptr' 'outpix_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_8, i5 %outpix_addr" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 54 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln249 = or i5 %trunc_ln249, i5 1" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 55 'or' 'or_ln249' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %or_ln249" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 56 'zext' 'zext_ln252' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.67ns)   --->   "%t2_1 = load i2 %acc2_1_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 57 'load' 't2_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 58 [1/1] (0.93ns)   --->   "%icmp_ln253_2 = icmp_sgt  i24 %t2_1, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 58 'icmp' 'icmp_ln253_2' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%trunc_ln253_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_1, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 59 'partselect' 'trunc_ln253_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_1, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 60 'bitselect' 'tmp_934' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_1, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 61 'bitselect' 'tmp_935' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = trunc i24 %t2_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 62 'trunc' 'trunc_ln253_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%icmp_ln253_3 = icmp_ne  i6 %trunc_ln253_1, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 63 'icmp' 'icmp_ln253_3' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%or_ln253_2 = or i1 %tmp_934, i1 %icmp_ln253_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 64 'or' 'or_ln253_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%and_ln253_1 = and i1 %or_ln253_2, i1 %tmp_935" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 65 'and' 'and_ln253_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%zext_ln253_1 = zext i1 %and_ln253_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 66 'zext' 'zext_ln253_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_1 = add i16 %trunc_ln253_2, i16 %zext_ln253_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 67 'add' 'add_ln253_1' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_1, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 68 'bitselect' 'tmp_936' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_1, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 69 'bitselect' 'tmp_937' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%xor_ln253_1 = xor i1 %tmp_937, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 70 'xor' 'xor_ln253_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%or_ln253_3 = or i1 %tmp_936, i1 %xor_ln253_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 71 'or' 'or_ln253_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%select_ln253_1 = select i1 %or_ln253_3, i16 %add_ln253_1, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 72 'select' 'select_ln253_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_9 = select i1 %icmp_ln253_2, i16 %select_ln253_1, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 73 'select' 'select_ln253_9' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%outpix_addr_1 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 74 'getelementptr' 'outpix_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_9, i5 %outpix_addr_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 75 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/2] (0.67ns)   --->   "%t2_2 = load i2 %acc2_2_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 76 'load' 't2_2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 77 [1/1] (0.93ns)   --->   "%icmp_ln253_4 = icmp_sgt  i24 %t2_2, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 77 'icmp' 'icmp_ln253_4' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%trunc_ln253_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_2, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 78 'partselect' 'trunc_ln253_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_2, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 79 'bitselect' 'tmp_938' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_2, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 80 'bitselect' 'tmp_939' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln253_3 = trunc i24 %t2_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 81 'trunc' 'trunc_ln253_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.78ns)   --->   "%icmp_ln253_5 = icmp_ne  i6 %trunc_ln253_3, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 82 'icmp' 'icmp_ln253_5' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%or_ln253_4 = or i1 %tmp_938, i1 %icmp_ln253_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 83 'or' 'or_ln253_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%and_ln253_2 = and i1 %or_ln253_4, i1 %tmp_939" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 84 'and' 'and_ln253_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%zext_ln253_2 = zext i1 %and_ln253_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 85 'zext' 'zext_ln253_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_2 = add i16 %trunc_ln253_4, i16 %zext_ln253_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 86 'add' 'add_ln253_2' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_2, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 87 'bitselect' 'tmp_940' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_2, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 88 'bitselect' 'tmp_941' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%xor_ln253_2 = xor i1 %tmp_941, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 89 'xor' 'xor_ln253_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%or_ln253_5 = or i1 %tmp_940, i1 %xor_ln253_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 90 'or' 'or_ln253_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%select_ln253_2 = select i1 %or_ln253_5, i16 %add_ln253_2, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 91 'select' 'select_ln253_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_10 = select i1 %icmp_ln253_4, i16 %select_ln253_2, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 92 'select' 'select_ln253_10' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/2] (0.67ns)   --->   "%t2_3 = load i2 %acc2_3_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 93 'load' 't2_3' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 94 [1/1] (0.93ns)   --->   "%icmp_ln253_6 = icmp_sgt  i24 %t2_3, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 94 'icmp' 'icmp_ln253_6' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%trunc_ln253_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_3, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 95 'partselect' 'trunc_ln253_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%tmp_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_3, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 96 'bitselect' 'tmp_942' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_3, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 97 'bitselect' 'tmp_943' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln253_5 = trunc i24 %t2_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 98 'trunc' 'trunc_ln253_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%icmp_ln253_7 = icmp_ne  i6 %trunc_ln253_5, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 99 'icmp' 'icmp_ln253_7' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%or_ln253_6 = or i1 %tmp_942, i1 %icmp_ln253_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 100 'or' 'or_ln253_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%and_ln253_3 = and i1 %or_ln253_6, i1 %tmp_943" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 101 'and' 'and_ln253_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%zext_ln253_3 = zext i1 %and_ln253_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 102 'zext' 'zext_ln253_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_3 = add i16 %trunc_ln253_6, i16 %zext_ln253_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 103 'add' 'add_ln253_3' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_3, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 104 'bitselect' 'tmp_944' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_3, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 105 'bitselect' 'tmp_945' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%xor_ln253_3 = xor i1 %tmp_945, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 106 'xor' 'xor_ln253_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%or_ln253_7 = or i1 %tmp_944, i1 %xor_ln253_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 107 'or' 'or_ln253_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%select_ln253_3 = select i1 %or_ln253_7, i16 %add_ln253_3, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 108 'select' 'select_ln253_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_11 = select i1 %icmp_ln253_6, i16 %select_ln253_3, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 109 'select' 'select_ln253_11' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/2] (0.67ns)   --->   "%t2_4 = load i2 %acc2_4_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 110 'load' 't2_4' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 111 [1/1] (0.93ns)   --->   "%icmp_ln253_8 = icmp_sgt  i24 %t2_4, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 111 'icmp' 'icmp_ln253_8' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%trunc_ln253_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_4, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 112 'partselect' 'trunc_ln253_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_4, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 113 'bitselect' 'tmp_946' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_4, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 114 'bitselect' 'tmp_947' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln253_7 = trunc i24 %t2_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 115 'trunc' 'trunc_ln253_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.78ns)   --->   "%icmp_ln253_9 = icmp_ne  i6 %trunc_ln253_7, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 116 'icmp' 'icmp_ln253_9' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%or_ln253_8 = or i1 %tmp_946, i1 %icmp_ln253_9" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 117 'or' 'or_ln253_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%and_ln253_4 = and i1 %or_ln253_8, i1 %tmp_947" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 118 'and' 'and_ln253_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%zext_ln253_4 = zext i1 %and_ln253_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 119 'zext' 'zext_ln253_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_4 = add i16 %trunc_ln253_8, i16 %zext_ln253_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 120 'add' 'add_ln253_4' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_4, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 121 'bitselect' 'tmp_948' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_4, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 122 'bitselect' 'tmp_949' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%xor_ln253_4 = xor i1 %tmp_949, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 123 'xor' 'xor_ln253_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%or_ln253_9 = or i1 %tmp_948, i1 %xor_ln253_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 124 'or' 'or_ln253_9' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%select_ln253_4 = select i1 %or_ln253_9, i16 %add_ln253_4, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 125 'select' 'select_ln253_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_12 = select i1 %icmp_ln253_8, i16 %select_ln253_4, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 126 'select' 'select_ln253_12' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (0.67ns)   --->   "%t2_5 = load i2 %acc2_5_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 127 'load' 't2_5' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 128 [1/1] (0.93ns)   --->   "%icmp_ln253_10 = icmp_sgt  i24 %t2_5, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 128 'icmp' 'icmp_ln253_10' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%trunc_ln253_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_5, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 129 'partselect' 'trunc_ln253_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_5, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 130 'bitselect' 'tmp_950' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_5, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 131 'bitselect' 'tmp_951' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln253_9 = trunc i24 %t2_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 132 'trunc' 'trunc_ln253_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.78ns)   --->   "%icmp_ln253_11 = icmp_ne  i6 %trunc_ln253_9, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 133 'icmp' 'icmp_ln253_11' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%or_ln253_10 = or i1 %tmp_950, i1 %icmp_ln253_11" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 134 'or' 'or_ln253_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%and_ln253_5 = and i1 %or_ln253_10, i1 %tmp_951" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 135 'and' 'and_ln253_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%zext_ln253_5 = zext i1 %and_ln253_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 136 'zext' 'zext_ln253_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_5 = add i16 %trunc_ln253_s, i16 %zext_ln253_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 137 'add' 'add_ln253_5' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_5, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 138 'bitselect' 'tmp_952' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_5, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 139 'bitselect' 'tmp_953' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%xor_ln253_5 = xor i1 %tmp_953, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 140 'xor' 'xor_ln253_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%or_ln253_11 = or i1 %tmp_952, i1 %xor_ln253_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 141 'or' 'or_ln253_11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%select_ln253_5 = select i1 %or_ln253_11, i16 %add_ln253_5, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 142 'select' 'select_ln253_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_13 = select i1 %icmp_ln253_10, i16 %select_ln253_5, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 143 'select' 'select_ln253_13' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/2] (0.67ns)   --->   "%t2_6 = load i2 %acc2_6_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 144 'load' 't2_6' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 145 [1/1] (0.93ns)   --->   "%icmp_ln253_12 = icmp_sgt  i24 %t2_6, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 145 'icmp' 'icmp_ln253_12' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%trunc_ln253_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_6, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 146 'partselect' 'trunc_ln253_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_6, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 147 'bitselect' 'tmp_954' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_6, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 148 'bitselect' 'tmp_955' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln253_11 = trunc i24 %t2_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 149 'trunc' 'trunc_ln253_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.78ns)   --->   "%icmp_ln253_13 = icmp_ne  i6 %trunc_ln253_11, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 150 'icmp' 'icmp_ln253_13' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%or_ln253_12 = or i1 %tmp_954, i1 %icmp_ln253_13" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 151 'or' 'or_ln253_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%and_ln253_6 = and i1 %or_ln253_12, i1 %tmp_955" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 152 'and' 'and_ln253_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%zext_ln253_6 = zext i1 %and_ln253_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 153 'zext' 'zext_ln253_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_6 = add i16 %trunc_ln253_10, i16 %zext_ln253_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 154 'add' 'add_ln253_6' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_6, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 155 'bitselect' 'tmp_956' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_6, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 156 'bitselect' 'tmp_957' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%xor_ln253_6 = xor i1 %tmp_957, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 157 'xor' 'xor_ln253_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%or_ln253_13 = or i1 %tmp_956, i1 %xor_ln253_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 158 'or' 'or_ln253_13' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%select_ln253_6 = select i1 %or_ln253_13, i16 %add_ln253_6, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 159 'select' 'select_ln253_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_14 = select i1 %icmp_ln253_12, i16 %select_ln253_6, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 160 'select' 'select_ln253_14' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/2] (0.67ns)   --->   "%t2_7 = load i2 %acc2_7_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 161 'load' 't2_7' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 162 [1/1] (0.93ns)   --->   "%icmp_ln253_14 = icmp_sgt  i24 %t2_7, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 162 'icmp' 'icmp_ln253_14' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%trunc_ln253_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_7, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 163 'partselect' 'trunc_ln253_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_7, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 164 'bitselect' 'tmp_958' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_7, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 165 'bitselect' 'tmp_959' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln253_13 = trunc i24 %t2_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 166 'trunc' 'trunc_ln253_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.78ns)   --->   "%icmp_ln253_15 = icmp_ne  i6 %trunc_ln253_13, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 167 'icmp' 'icmp_ln253_15' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%or_ln253_14 = or i1 %tmp_958, i1 %icmp_ln253_15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 168 'or' 'or_ln253_14' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%and_ln253_7 = and i1 %or_ln253_14, i1 %tmp_959" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 169 'and' 'and_ln253_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%zext_ln253_7 = zext i1 %and_ln253_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 170 'zext' 'zext_ln253_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_7 = add i16 %trunc_ln253_12, i16 %zext_ln253_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 171 'add' 'add_ln253_7' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_7, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 172 'bitselect' 'tmp_960' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 173 'bitselect' 'tmp_961' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%xor_ln253_7 = xor i1 %tmp_961, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 174 'xor' 'xor_ln253_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%or_ln253_15 = or i1 %tmp_960, i1 %xor_ln253_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 175 'or' 'or_ln253_15' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%select_ln253_7 = select i1 %or_ln253_15, i16 %add_ln253_7, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 176 'select' 'select_ln253_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_15 = select i1 %icmp_ln253_14, i16 %select_ln253_7, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 177 'select' 'select_ln253_15' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln249_1 = or i5 %trunc_ln249, i5 2" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 178 'or' 'or_ln249_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln252_1 = zext i5 %or_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 179 'zext' 'zext_ln252_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%outpix_addr_2 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 180 'getelementptr' 'outpix_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_10, i5 %outpix_addr_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 181 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln249_2 = or i5 %trunc_ln249, i5 3" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 182 'or' 'or_ln249_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln252_2 = zext i5 %or_ln249_2" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 183 'zext' 'zext_ln252_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%outpix_addr_3 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 184 'getelementptr' 'outpix_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_11, i5 %outpix_addr_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 185 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%or_ln249_3 = or i5 %trunc_ln249, i5 4" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 186 'or' 'or_ln249_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln252_3 = zext i5 %or_ln249_3" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 187 'zext' 'zext_ln252_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%outpix_addr_4 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 188 'getelementptr' 'outpix_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_12, i5 %outpix_addr_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 189 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln249_4 = or i5 %trunc_ln249, i5 5" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 190 'or' 'or_ln249_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln252_4 = zext i5 %or_ln249_4" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 191 'zext' 'zext_ln252_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%outpix_addr_5 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 192 'getelementptr' 'outpix_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_13, i5 %outpix_addr_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 193 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%specpipeline_ln250 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:250->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 194 'specpipeline' 'specpipeline_ln250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%speclooptripcount_ln249 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 195 'speclooptripcount' 'speclooptripcount_ln249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 196 'specloopname' 'specloopname_ln249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln249_5 = or i5 %trunc_ln249, i5 6" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 197 'or' 'or_ln249_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln252_5 = zext i5 %or_ln249_5" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 198 'zext' 'zext_ln252_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%outpix_addr_6 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 199 'getelementptr' 'outpix_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_14, i5 %outpix_addr_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 200 'store' 'store_ln253' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln249_6 = or i5 %trunc_ln249, i5 7" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 201 'or' 'or_ln249_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln252_6 = zext i5 %or_ln249_6" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 202 'zext' 'zext_ln252_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%outpix_addr_7 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 203 'getelementptr' 'outpix_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_15, i5 %outpix_addr_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 204 'store' 'store_ln253' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body75.i" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 205 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.208ns
The critical path consists of the following:
	'alloca' operation ('n2') [10]  (0.000 ns)
	'load' operation ('n2', src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) on local variable 'n2' [14]  (0.000 ns)
	'add' operation ('add_ln249', src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [199]  (0.781 ns)
	'store' operation ('store_ln249', src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) of variable 'add_ln249', src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623 on local variable 'n2' [200]  (0.427 ns)

 <State 2>: 3.345ns
The critical path consists of the following:
	'load' operation ('t2', src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) on array 'acc2' [26]  (0.677 ns)
	'icmp' operation ('icmp_ln253_1', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [32]  (0.781 ns)
	'or' operation ('or_ln253', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [33]  (0.000 ns)
	'and' operation ('and_ln253', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [34]  (0.000 ns)
	'add' operation ('add_ln253', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [36]  (0.853 ns)
	'select' operation ('select_ln253', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [41]  (0.000 ns)
	'select' operation ('select_ln253_8', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [42]  (0.357 ns)
	'store' operation ('store_ln253', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) of variable 'select_ln253_8', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623 on array 'outpix' [44]  (0.677 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'or' operation ('or_ln249_1', src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [67]  (0.000 ns)
	'getelementptr' operation ('outpix_addr_2', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [87]  (0.000 ns)
	'store' operation ('store_ln253', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) of variable 'select_ln253_10', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623 on array 'outpix' [88]  (0.677 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'or' operation ('or_ln249_3', src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [111]  (0.000 ns)
	'getelementptr' operation ('outpix_addr_4', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [131]  (0.000 ns)
	'store' operation ('store_ln253', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) of variable 'select_ln253_12', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623 on array 'outpix' [132]  (0.677 ns)

 <State 5>: 0.677ns
The critical path consists of the following:
	'or' operation ('or_ln249_5', src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [155]  (0.000 ns)
	'getelementptr' operation ('outpix_addr_6', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) [175]  (0.000 ns)
	'store' operation ('store_ln253', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) of variable 'select_ln253_14', src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623 on array 'outpix' [176]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
