<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298636-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298636</doc-number>
<kind>B1</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>11393284</doc-number>
<date>20060330</date>
</document-id>
</application-reference>
<us-application-series-code>11</us-application-series-code>
<us-term-of-grant>
<us-term-extension>9</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>11</class>
<subclass>C</subclass>
<main-group>15</main-group>
<subgroup>00</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>365 49</main-classification>
<further-classification>36518907</further-classification>
</classification-national>
<invention-title id="d0e53">Packet processors having multi-functional range match cells therein</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>4845668</doc-number>
<kind>A</kind>
<name>Sano et al.</name>
<date>19890700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>5059942</doc-number>
<kind>A</kind>
<name>Burrows</name>
<date>19911000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>3401462</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>5260680</doc-number>
<kind>A</kind>
<name>Glass</name>
<date>19931100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>5345411</doc-number>
<kind>A</kind>
<name>Yoneda</name>
<date>19940900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>5699288</doc-number>
<kind>A</kind>
<name>Kim et al.</name>
<date>19971200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>5742224</doc-number>
<kind>A</kind>
<name>Gadducci et al.</name>
<date>19980400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>5859791</doc-number>
<kind>A</kind>
<name>Schultz et al.</name>
<date>19990100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>6044005</doc-number>
<kind>A</kind>
<name>Gibson et al.</name>
<date>20000300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>6078987</doc-number>
<kind>A</kind>
<name>Kongetira</name>
<date>20000600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>6166938</doc-number>
<kind>A</kind>
<name>Wong</name>
<date>20001200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>6195278</doc-number>
<kind>B1</kind>
<name>Calin et al.</name>
<date>20010200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>6240004</doc-number>
<kind>B1</kind>
<name>Kuo et al.</name>
<date>20010500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>6256216</doc-number>
<kind>B1</kind>
<name>Lien et al.</name>
<date>20010700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>6349049</doc-number>
<kind>B1</kind>
<name>Schoy</name>
<date>20020200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>6353646</doc-number>
<kind>B1</kind>
<name>Rossignol</name>
<date>20020300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>6385070</doc-number>
<kind>B1</kind>
<name>Peterson</name>
<date>20020500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>6496398</doc-number>
<kind>B2</kind>
<name>Hellner et al.</name>
<date>20021200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00018">
<document-id>
<country>US</country>
<doc-number>6618280</doc-number>
<kind>B2</kind>
<name>Takahashi et al.</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00019">
<document-id>
<country>US</country>
<doc-number>6631086</doc-number>
<kind>B1</kind>
<name>Bill et al.</name>
<date>20031000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00020">
<document-id>
<country>US</country>
<doc-number>6633953</doc-number>
<kind>B2</kind>
<name>Stark</name>
<date>20031000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00021">
<document-id>
<country>US</country>
<doc-number>6665214</doc-number>
<kind>B1</kind>
<name>Cheah et al.</name>
<date>20031200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00022">
<document-id>
<country>US</country>
<doc-number>6707718</doc-number>
<kind>B1</kind>
<name>Halim et al.</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00023">
<document-id>
<country>US</country>
<doc-number>6742105</doc-number>
<kind>B1</kind>
<name>Ott</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00024">
<document-id>
<country>US</country>
<doc-number>6760249</doc-number>
<kind>B2</kind>
<name>Chien</name>
<date>20040700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00025">
<document-id>
<country>US</country>
<doc-number>6766317</doc-number>
<kind>B2</kind>
<name>Sharma et al.</name>
<date>20040700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00026">
<document-id>
<country>US</country>
<doc-number>6842817</doc-number>
<kind>B2</kind>
<name>Avery</name>
<date>20050100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00027">
<document-id>
<country>US</country>
<doc-number>6859455</doc-number>
<kind>B1</kind>
<name>Yazdani et al.</name>
<date>20050200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00028">
<document-id>
<country>US</country>
<doc-number>6901476</doc-number>
<kind>B2</kind>
<name>Stark et al.</name>
<date>20050500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00029">
<document-id>
<country>US</country>
<doc-number>6906936</doc-number>
<kind>B1</kind>
<name>James et al.</name>
<date>20050600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00030">
<document-id>
<country>US</country>
<doc-number>6947302</doc-number>
<kind>B2</kind>
<name>Ragev</name>
<date>20050900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00031">
<document-id>
<country>US</country>
<doc-number>6957215</doc-number>
<kind>B2</kind>
<name>Stark</name>
<date>20051000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00032">
<document-id>
<country>US</country>
<doc-number>7080365</doc-number>
<kind>B2</kind>
<name>Broughton et al.</name>
<date>20060700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>717146</main-classification></classification-national>
</citation>
<citation>
<patcit num="00033">
<document-id>
<country>US</country>
<doc-number>2002/0036912</doc-number>
<kind>A1</kind>
<name>Helwig</name>
<date>20020300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00034">
<document-id>
<country>US</country>
<doc-number>2002/0141218</doc-number>
<kind>A1</kind>
<name>Foss et al.</name>
<date>20021000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00035">
<document-id>
<country>US</country>
<doc-number>2002/0152209</doc-number>
<kind>A1</kind>
<name>Merugu et al.</name>
<date>20021000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00036">
<document-id>
<country>US</country>
<doc-number>2003/0012063</doc-number>
<kind>A1</kind>
<name>Chien</name>
<date>20030100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00037">
<document-id>
<country>US</country>
<doc-number>2003/0035331</doc-number>
<kind>A1</kind>
<name>Foss et al.</name>
<date>20030200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00038">
<document-id>
<country>US</country>
<doc-number>2003/0097605</doc-number>
<kind>A1</kind>
<name>Sharma et al.</name>
<date>20030500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00039">
<document-id>
<country>US</country>
<doc-number>2003/0108043</doc-number>
<kind>A1</kind>
<name>Liao</name>
<date>20030600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00040">
<document-id>
<country>US</country>
<doc-number>2003/0123459</doc-number>
<kind>A1</kind>
<name>Liao</name>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00041">
<document-id>
<country>US</country>
<doc-number>2003/0188299</doc-number>
<kind>A1</kind>
<name>Broughton et al.</name>
<date>20031000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>717141</main-classification></classification-national>
</citation>
<citation>
<patcit num="00042">
<document-id>
<country>US</country>
<doc-number>2004/0133590</doc-number>
<kind>A1</kind>
<name>Henderson et al.</name>
<date>20040700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00043">
<document-id>
<country>US</country>
<doc-number>2004/0139274</doc-number>
<kind>A1</kind>
<name>Hui</name>
<date>20040700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00044">
<document-id>
<country>US</country>
<doc-number>2004/0213275</doc-number>
<kind>A1</kind>
<name>Basso et al.</name>
<date>20041000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00045">
<document-id>
<country>US</country>
<doc-number>2004/0225782</doc-number>
<kind>A1</kind>
<name>Avery</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00046">
<document-id>
<country>US</country>
<doc-number>2005/0144413</doc-number>
<kind>A1</kind>
<name>Kuo et al.</name>
<date>20050600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00047">
<document-id>
<country>US</country>
<doc-number>2005/0213360</doc-number>
<kind>A1</kind>
<name>Park</name>
<date>20050900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00048">
<document-id>
<country>US</country>
<doc-number>2006/0002386</doc-number>
<kind>A1</kind>
<name>Yik et al.</name>
<date>20060100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00049">
<othercit>Spitznagel et al., “Packet Classification Using Extended TCAMs,” Proceedings of the 11<sup>th </sup>IEEE International Conference on Network Protocols, 2003, 12 pages.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00050">
<othercit>“All Elementary Mathematics—Study Guide—Algebra—Inequalities: common information,” http://www.bymath.com/studyguide/alg/sec/alg27.html, 1 page.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00051">
<othercit>Spitznagel, Edward W., “CMOS Implementation of a Range Check Circuit,” Washington University in St. Louis, School of Engineering &amp; Applied Science, Department of Computer Science &amp; Engineering, WUCSE-2004-39, Jul. 6, 2004, 11 pages.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00052">
<othercit>Pagiamtzis et al., “Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey,” IEEE Journal of Solid-State Circuits, vol. 41, No. 3, Mar. 2006, pp. 712-727.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00053">
<othercit>Kim et al., “Storage- and Power-Efficient Range-Matching TCAM for Packet Classification,” 2006 IEEE International Solid-State Circuits Conference, Feb. 7, 2006, pp. 168-169, 646.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00054">
<othercit>“All Elementary Mathematics—Study Guide—Algebra—Inequalities: common information,” http://www.bymath.com/studyguide/alg/sec/alg27.html, 1 page, Jan. 2005.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
</references-cited>
<number-of-claims>9</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>365 49</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518518</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518907</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>18</number-of-drawing-sheets>
<number-of-figures>18</number-of-figures>
</figures>
<us-related-documents>
<us-provisional-application>
<document-id>
<country>US</country>
<doc-number>60780481</doc-number>
<kind>00</kind>
<date>20060308</date>
</document-id>
</us-provisional-application>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Wen</last-name>
<first-name>Tingjun</first-name>
<address>
<city>Kanata</city>
<country>CA</country>
</address>
</addressbook>
<nationality>
<country>CA</country>
</nationality>
<residence>
<country>CA</country>
</residence>
</applicant>
<applicant sequence="002" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Kwasniewski</last-name>
<first-name>Tadeusz</first-name>
<address>
<city>Ottawa</city>
<country>CA</country>
</address>
</addressbook>
<nationality>
<country>CA</country>
</nationality>
<residence>
<country>CA</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Myers Bigel Sibley &amp; Sajovec PA</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>Integrated Device Technology, Inc.</orgname>
<role>02</role>
<address>
<city>San Jose</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Le</last-name>
<first-name>Thong Q.</first-name>
<department>2827</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A multi-functional match cell is responsive to first and second n-bit operands and configured so that the match cell operates as an n-bit range match cell when the first and second n-bit operands are equivalent, as an n-bit NOR-type CAM cell when the second n-bit operand is masked and as an n-bit NAND-type CAM cell when the first n-bit operand is masked, where “n” is a positive integer greater than one.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="330.54mm" wi="554.31mm" file="US07298636-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="247.57mm" wi="132.42mm" orientation="landscape" file="US07298636-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="206.76mm" wi="157.56mm" orientation="landscape" file="US07298636-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="206.42mm" wi="165.27mm" orientation="landscape" file="US07298636-20071120-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="232.49mm" wi="165.27mm" orientation="landscape" file="US07298636-20071120-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="203.71mm" wi="157.14mm" orientation="landscape" file="US07298636-20071120-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="261.54mm" wi="144.27mm" orientation="landscape" file="US07298636-20071120-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="259.42mm" wi="142.75mm" orientation="landscape" file="US07298636-20071120-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="267.04mm" wi="147.66mm" orientation="landscape" file="US07298636-20071120-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00009" num="00009">
<img id="EMI-D00009" he="249.00mm" wi="126.24mm" orientation="landscape" file="US07298636-20071120-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00010" num="00010">
<img id="EMI-D00010" he="255.10mm" wi="148.34mm" orientation="landscape" file="US07298636-20071120-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00011" num="00011">
<img id="EMI-D00011" he="244.18mm" wi="177.72mm" orientation="landscape" file="US07298636-20071120-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00012" num="00012">
<img id="EMI-D00012" he="237.83mm" wi="178.48mm" orientation="landscape" file="US07298636-20071120-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00013" num="00013">
<img id="EMI-D00013" he="238.84mm" wi="177.04mm" orientation="landscape" file="US07298636-20071120-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00014" num="00014">
<img id="EMI-D00014" he="243.92mm" wi="191.94mm" orientation="landscape" file="US07298636-20071120-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00015" num="00015">
<img id="EMI-D00015" he="249.94mm" wi="152.82mm" orientation="landscape" file="US07298636-20071120-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00016" num="00016">
<img id="EMI-D00016" he="235.54mm" wi="181.44mm" orientation="landscape" file="US07298636-20071120-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00017" num="00017">
<img id="EMI-D00017" he="258.06mm" wi="134.11mm" orientation="landscape" file="US07298636-20071120-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00018" num="00018">
<img id="EMI-D00018" he="262.81mm" wi="133.69mm" orientation="landscape" file="US07298636-20071120-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?RELAPP description="Other Patent Relations" end="lead"?>
<heading id="h-0001" level="1">REFERENCE TO PRIORITY APPLICATION</heading>
<p id="p-0002" num="0001">This application claims priority to U.S. Provisional Application Ser. No. 60/780,481, filed Mar. 8, 2006, the disclosure of which is hereby incorporated herein by reference.</p>
<?RELAPP description="Other Patent Relations" end="tail"?>
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0002" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading>
<p id="p-0003" num="0002">This application is related to copending U.S. application Ser. No. 11/393,489, filed Mar. 30, 2006, entitled: “Packet Processors Having Comparators Therein That Determine Non-Strict Inequalities Between Applied Operands,” the disclosure of which is hereby incorporated herein by reference.</p>
<heading id="h-0003" level="1">FIELD OF THE INVENTION</heading>
<p id="p-0004" num="0003">The present invention relates to integrated circuit devices and, more particularly, to integrated circuit comparators.</p>
<heading id="h-0004" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0005" num="0004">Packet classification operations are frequently performed in high performance routers to determine how packets received at an input of a router are classified. This classification typically determines both an output port to which a packet should be sent and also determines what, if any, special handling the packet should receive. Typical packet classification operations utilize packet filters. Such filters may specify values of source and destination address fields of an IP header, a protocol field and source and destination port numbers, for example. Conventional packet classification operations have frequently utilized only a limited number of packet filters, which makes it possible to match every incoming packet against a predefined and ordered sequence of filters. Unfortunately, these conventional packet classification operations typically do not scale efficiently to systems having high packet processing rates and/or large packet filtering requirements.</p>
<p id="p-0006" num="0005">Ternary content addressable memories (TCAMs) support packet processing operations by enabling comparisons to be performed in parallel between an applied search key (e.g., packet or field within a packet) and a plurality of stored data patterns (i.e., CAM entries), which are typically configured as a plurality of value and bit mask pairs within a corresponding plurality of TCAM cells. However, the typical drawbacks of TCAMs are relatively high power consumption and relatively inefficient representation of filters containing ranges to be matched. Such filters are typically handled by using multiple TCAM entries for each stored data pattern having at least one field therein that specifies a range to be matched. But, representing each data pattern using multiple TCAM entries can reduce the effective capacity of a TCAM by a factor of two or typically much greater than two in most applications. These shortcomings associated with TCAMs are more fully described in an article by Ed Spitznagel et al., entitled “Packet Classification Using Extended TCAMs,” Proceedings of the 11<sup>th </sup>IEEE International Conference on Network Protocols (2003). As described in this article, one way to better handle filters when performing packet processing is to expand TCAM functionality to directly incorporate range check circuits within a TCAM core. These range check circuits are also described in a technical report by Ed Spitznagel, entitled “CMOS Implementation of a Range Check Circuit,” Washington University, Report No. WUCSE-2004-39 (2004). In particular, this report describes storing lower and upper bounds for each range to be matched and using dedicated range check circuitry, which performs a comparison using a set of stages. Techniques for performing range matching are also disclosed in U.S. Pat. No. 6,742,105 to Ott, entitled “Method and System for Range Matching;” and U.S. Pat. No. 6,766,317 to Sharma et al., entitled “Range Check Cell and a Method for The Use Thereof.”</p>
<heading id="h-0005" level="1">SUMMARY OF THE INVENTION</heading>
<p id="p-0007" num="0006">Packet processors and other integrated circuit devices according to embodiments of the present invention include comparators that determine non-strict inequalities between operands applied thereto. These integrated circuit comparators can be used to efficiently perform range match operations within packet processors and other types of search engine and classification devices. Each comparator includes at least one n-bit comparator cell. This comparator cell is configured to determine a non-strict inequality between a first n-bit operand (e.g., A[n−1, . . . , 0]) and a second n-bit operand (e.g., B[n−1, . . . , 0]). The comparator cell determines the non-strict inequality by computing a control output signal C<sub>o </sub>(or its complement), where:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>o</sub>=( . . . ((<i>C</i><sub>i</sub>(<i>A</i><sub>o</sub>+ <o ostyle="single">B<sub>o</sub></o>)+<i>A</i><sub>o</sub> <o ostyle="single">B<sub>o</sub></o>)(<i>A</i><sub>1</sub>+ <o ostyle="single">B<sub>1</sub></o>) . . . (<i>A</i><sub>n−2</sub>+ <o ostyle="single">B<sub>n−2</sub></o>)(<i>A</i><sub>n−1</sub>+ <o ostyle="single">B<sub>n−1</sub></o>)+<i>A</i><sub>n−1</sub> <o ostyle="single">B<sub>n−1</sub></o>,<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
“n” is a positive integer greater than one and C<sub>i </sub>is a control input signal that specifies an interpretation to be given to the control output signal C<sub>o</sub>.
</p>
<p id="p-0008" num="0007">Some embodiments of the n-bit comparator cell can include first, second, third and fourth pairs of MOS transistors. The first pair of MOS transistors, which are electrically connected in parallel between first and second nodes, have gate terminals that receive operand bit A<b>0</b> and a complement of operand bit B<b>0</b>. The second pair of MOS transistors, which are electrically connected in parallel between the second node and a third node, have gate terminals that receive operand bit A<b>1</b> and a complement of operand bit B<b>1</b>. The third pair of MOS transistors, which are electrically connected in series between the first (or second) node and a fourth node (e.g., primary node), have gate terminals that receive the operand bit A<b>0</b> and the complement of operand bit B<b>0</b>. The fourth pair of MOS transistors, which are electrically connected in series between the second (or third) node and the fourth node, have gate terminals that receive the operand bit A<b>1</b> and the complement of operand bit B<b>1</b>.</p>
<p id="p-0009" num="0008">According to still further embodiments of the invention, the comparator cell is configured so that each one bit increase in “n” results in a four transistor increase in cell size for “n” in at least the following range of n: 2≦n≦<b>6</b>, and possibly a much greater range depending on cell configuration, power supply voltage and transistor threshold voltage, for example. The comparator cell may also be configured so that the n-bit comparator cell is an M-transistor cell, where M is a positive integer in a range from 4n+2 to 4n+6. According to further aspects of this comparator cell, a MOS input transistor is provided. This MOS input transistor has a first current carrying terminal electrically connected to the first node, a second current carrying terminal electrically connected to the fourth node and a gate terminal that receives the control input signal C<sub>i</sub>.</p>
<p id="p-0010" num="0009">According to still further embodiments of the present invention, a comparator cell is provided that is responsive to a control input signal (C<sub>i</sub>) and first and second multi-bit operands. The comparator cell is configured to generate a control output signal (C<sub>o</sub>) that encodes a “≦” inequality between the first and second multi-bit operands when the control input signal is in a first logic state and encodes a “≧” inequality between the first and second multi-bit operands when the control input signal is in a second logic state. The comparator cell may be further configured so that the control output signal determines a “≦” or “&gt;” inequality between the first and second multi-bit operands when the control input signal is in the first logic state. This control output signal may also determine a “≧” or “&lt;” inequality between the first and second multi-bit operands when the control input signal is in the second logic state.</p>
<p id="p-0011" num="0010">Additional embodiments of the present invention include a multi-functional match cell, which is responsive to first and second n-bit operands. These first and second operands may be n-bit differential signals. For example, the first n-bit operand may be the n-bit differential signal D and /D (also referred to herein as D[n−1, . . . , 0] and /D[n−1, . . . , 0]) and the second n-bit operand may be the n-bit differential signal D′ and /D′(also referred to herein as D′[n−1, . . . , 0] and /D′[n−1, . . . , 0]). The multi-functional match cell is configured so that the match cell operates as an n-bit range match cell when the first and second n-bit operands are equivalent (i.e., D=D′and /D=/D′). The functional operation of the match cell can be modified by masking either the second n-bit operand or the first n-bit operand. In particular, the match cell can be configured as an n-bit NOR-type CAM cell when the second n-bit operand is masked (e.g., D and /D′set to all 1s) or as an n-bit NAND-type CAM cell when the first n-bit operand is masked (e.g., D and /D set to all 0s), where “n” is a positive integer greater than one.</p>
<p id="p-0012" num="0011">According to these embodiments, the multi-functional match cell may include an upper bound comparison circuit, which is responsive to an upper bound or its complement, and a lower bound comparison circuit, which is responsive to a lower bound or its complement. This upper bound comparison circuit may be configured to evaluate whether the first n-bit operand D[n−1, . . . , 0] applied thereto is “≦” or “&gt;” the upper bound (e.g., H[n−1, . . . , 0]) in accordance with the following upper bound relationship or its boolean or complementary equivalents:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>GTO</i>=(((<i>GTI</i>( <o ostyle="single"><i>D</i><sub>0</sub></o>+<i>H</i><sub>0</sub>)+ <o ostyle="single"><i>D</i><sub>0</sub></o><i>H</i><sub>0</sub>)( <o ostyle="single"><i>D</i><sub>1</sub></o>+<i>H</i><sub>1</sub>)( <o ostyle="single"><i>D</i><sub>2</sub></o>+<i>H</i><sub>2</sub>)+ <o ostyle="single"><i>D</i><sub>2</sub></o><i>H</i><sub>2</sub>)( <o ostyle="single"><i>D</i><sub>3</sub></o><i>H</i><sub>3</sub>)+ <o ostyle="single"><i>D</i><sub>3</sub></o><i>H</i><sub>3</sub>,<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
where GTI is an upper bound control input signal and GTO is an upper bound control output signal. In contrast, the lower bound comparison circuit may be configured to evaluate whether the first n-bit operand D[n−1, . . . , 0] applied thereto is “&lt;” or “≧” the lower bound (e.g., L[n−1, . . . , 0]) in accordance with the following lower bound relationship or its boolean or complementary equivalents:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>LTO</i>=( . . . ((<i>LTI</i>(<i>D</i><sub>0</sub>+ <o ostyle="single"><i>L</i><sub>0</sub></o>)+<i>D</i><sub>0</sub> <o ostyle="single"><i>L</i><sub>0</sub></o>)(<i>D</i><sub>1</sub>+ <o ostyle="single"><i>L</i><sub>0</sub></o>)+<i>D</i><sub>1</sub> <o ostyle="single"><i>L</i><sub>1</sub></o>) . . . (<i>D</i><sub>n−2</sub>+ <o ostyle="single"><i>L</i><sub>n−2</sub></o>)+<i>D</i><sub>n−2</sub> <o ostyle="single"><i>L</i><sub>n−2</sub></o>)(<i>D</i><sub>n−1</sub>+ <o ostyle="single"><i>L</i><sub>n−1</sub></o>)+<i>D</i><sub>n−1</sub> <o ostyle="single"><i>L</i><sub>n−1</sub></o>,<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
where LTI is a lower bound control input signal and LTO is a lower bound control output signal.
</p>
<p id="p-0013" num="0012">Another range match circuit according to embodiments of the invention includes a range match circuit that is configured to evaluate whether an operand D[n−1, . . . , 0] applied thereto is within a range between an upper bound H[n−1, . . . , 0] and a lower bound L[n−1, . . . , 0]. This evaluation is performed in accordance with the following upper bound and lower bound relationships or their boolean or complementary equivalents:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i> <o ostyle="single">GTO</o></i>=( . . . ((<i> <o ostyle="single">GTI</o></i>(<i>D</i><sub>0</sub>+ <o ostyle="single"><i>H</i><sub>0</sub></o>)+<i>D</i><sub>0</sub> <o ostyle="single"><i>H</i><sub>0</sub></o>)+<i>D</i><sub>1</sub>+ <o ostyle="single"><i>H</i><sub>0</sub></o>) . . . (<i>D</i><sub>n−2</sub>+ <o ostyle="single"><i>H</i><sub>n−2</sub></o>)+<i>D</i><sub>n−2</sub> <o ostyle="single"><sub>n−2</sub></o>)(<i>D</i><sub>n−1</sub>+ <o ostyle="single"><i>H</i><sub>n−1</sub></o>)+<i>D</i><sub>n−1</sub> <o ostyle="single"><i>H</i><sub>n−1</sub></o>, and<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>LTO</i>=( . . . ((<i>LTI</i>(<i>D</i><sub>0</sub>+ <o ostyle="single"><i>L</i><sub>0</sub></o>)+<i>D</i><sub>0</sub> <o ostyle="single"><i>L</i><sub>0</sub></o>)(<i>D</i><sub>1</sub>+ <o ostyle="single"><i>L</i><sub>1</sub></o>) . . . (<i>D</i><sub>n−2</sub>+ <o ostyle="single"><i>L</i><sub>n−2</sub></o>)+<i>D</i><sub>n−2</sub> <o ostyle="single"><i>L</i><sub>n−2</sub></o>)(<i>D</i><sub>n−1</sub>+ <o ostyle="single"><i>L</i><sub>n−1</sub></o>)+<i>D</i><sub>n−1</sub> <o ostyle="single"><i>L</i><sub>n−1</sub></o>,<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
where LTI and /GTI are control input signals and LTO and /GTO are control output signals. Based on this configuration, the n-bit range match cell generates a control output signal that encodes a “≦” inequality between the multi-bit operand D and an upper bound operand H and a “≧” inequality between the multi-bit operand D and a lower bound operand L when the upper bound control signal is in a first logic state and the lower bound control signal is in a second logic state opposite the first logic state.
</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. 1A</figref> is a block diagram illustrating non-strict equivalency operations performed by a comparator according to embodiments of the present invention.</p>
<p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. 1B</figref> is an electrical schematic of a 4-bit comparator cell according to embodiments of the present invention.</p>
<p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. 1C</figref> is an electrical schematic of a 4-bit comparator cell according to embodiments of the present invention.</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 1D</figref> is an electrical schematic of a 4-bit comparator cell according to embodiments of the present invention.</p>
<p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. 1E</figref> is an electrical schematic of a 4-bit comparator cell according to embodiments of the present invention.</p>
<p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. 2A</figref> is an electrical schematic showing 3-stages of a 4-bit comparator cell according to embodiments of the present invention.</p>
<p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. 2B</figref> is an electrical schematic showing 3-stages of a 4-bit comparator cell according to embodiments of the present invention.</p>
<p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. 2C</figref> is an electrical schematic showing 3-stages of a 4-bit comparator cell according to embodiments of the present invention.</p>
<p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. 3</figref> is an electrical schematic showing as 12-bit comparator having alternating 4-bit NMOS and PMOS transistor stages therein.</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 4A</figref> is block diagram of a four-stage range match circuit according to embodiments of the present invention.</p>
<p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. 4B</figref> is an electrical schematic of a 4-bit range match cell according to embodiments of the present invention.</p>
<p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. 5A</figref> is an electrical schematic of the 4-bit range match cell of <figref idref="DRAWINGS">FIG. 4B</figref> with annotations that illustrate an in-range match example.</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. 5B</figref> is an electrical schematic of the 4-bit range match cell of <figref idref="DRAWINGS">FIG. 4B</figref> with annotations that illustrate an out-of-range match example.</p>
<p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. 5C</figref> is an electrical schematic of the 4-bit range match cell of <figref idref="DRAWINGS">FIG. 4B</figref> with annotations that illustrate an out-of-range match example.</p>
<p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. 6A</figref> is a block diagram of a four-stage multi-functional range match circuit according to embodiments of the present invention.</p>
<p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. 6B</figref> is an electrical schematic of a 4-bit multi-functional range match cell according to embodiments of the present invention.</p>
<p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. 6C</figref> is an electrical schematic of a multi-functional range match circuit configured as a NOR-type CAM circuit.</p>
<p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. 6D</figref> is an electrical schematic of a multi-functional range match circuit configured as a NAND-type CAM circuit.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0007" level="1">DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading>
<p id="p-0032" num="0031">The present invention now will be described more fully herein with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like reference numerals refer to like elements throughout and signal lines and signals thereon may be referred to by the same reference characters. Signals may also be synchronized and/or undergo minor boolean operations (e.g., inversion) without being considered different signals; and each expression described herein includes its boolean and complementary equivalent. The suffix B (or prefix symbol “/”) to a signal name may also denote a complementary data or information signal or an active low control signal, for example.</p>
<p id="p-0033" num="0032">Referring now to <figref idref="DRAWINGS">FIGS. 1A-1D</figref>, an integrated circuit comparator <b>10</b><i>a </i>according to embodiments of the invention is configured to determine a non-strict inequality between a pair of n-bit operands applied thereto. These two operands are illustrated in <figref idref="DRAWINGS">FIG. 1A</figref> as a first n-bit operand (e.g., A[n−1, . . . , 0]) and a second n-bit operand (e.g., B[n−1, . . . , 0]). A bitwise negated version of the second n-bit operand is generated by an n-bit inverter cell <b>12</b> and provided directly to the comparator <b>10</b><i>a</i>. The n-bit comparator <b>10</b><i>a </i>generates a single control output signal C<sub>o </sub>in response to a single control input signal C<sub>i </sub>that specifies how the control output signal C<sub>o </sub>should be interpreted. In particular, when the control input signal C<sub>i</sub>=0, then the control output signal C<sub>o </sub>will equal 0 if A≦B or C<sub>o </sub>will equal 1 if A&gt;B. Alternatively, when the control input signal C<sub>i</sub>=1, then the control output signal C<sub>o </sub>will equal 0 if A&lt;B or C<sub>o </sub>will equal 1 if A≧B. These values of the control output signal C<sub>o </sub>are determined by the following expression (1) (or its boolean or complementary equivalents):
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>o</sub>=( . . . ((<i>C</i><sub>i</sub>(<i>A</i><sub>0</sub>+ <o ostyle="single"><i>B</i><sub>0</sub></o>)+<i>A</i><sub>0</sub> <o ostyle="single"><i>B</i><sub>0</sub></o>)(<i>A</i><sub>1</sub>+ <o ostyle="single"><i>B</i><sub>1</sub></o>)+<i>A</i><sub>1</sub> <o ostyle="single"><i>B</i><sub>1</sub></o>) . . . (<i>A</i><sub>n−2</sub>+ <o ostyle="single"><i>B</i><sub>n−2</sub></o>)+<i>A</i><sub>n−2</sub> <o ostyle="single"><i>B</i><sub>n−2</sub></o>)(<i>A</i><sub>n−1</sub>+ <o ostyle="single"><i>B</i><sub>n−1</sub></o>)+<i>A</i><sub>n−1</sub> <o ostyle="single"><i>B</i><sub>n−1</sub></o>.  (1)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
For the case of a 1-bit comparator <b>10</b><i>a</i>, expression (1) simplifies to the following expression (2):
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>o</sub><i>=C</i><sub>i</sub>(<i>A</i><sub>0</sub>+ <o ostyle="single"><i>B</i><sub>0</sub></o>)+<i>A</i><sub>o</sub> <o ostyle="single"><i>B</i><sub>o</sub></o>.  (2)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
The truth table (TABLE 1) for expression (2) is provided as:
</p>
<p id="p-0034" num="0033">
<tables id="TABLE-US-00001" num="00001">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="5">
<colspec colname="1" colwidth="49pt" align="center"/>
<colspec colname="2" colwidth="14pt" align="center"/>
<colspec colname="3" colwidth="42pt" align="center"/>
<colspec colname="4" colwidth="14pt" align="center"/>
<colspec colname="5" colwidth="98pt" align="center"/>
<thead>
<row>
<entry namest="1" nameend="5" rowsep="1">TABLE 1</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
<row>
<entry>C<sub>i</sub></entry>
<entry>A</entry>
<entry>B</entry>
<entry>C<sub>o</sub></entry>
<entry>INTERPRETATION</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
</thead>
<tbody valign="top">
<row>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>0</entry>
<entry>1</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>1</entry>
<entry>0</entry>
<entry>1</entry>
<entry>&gt;</entry>
</row>
<row>
<entry>0</entry>
<entry>1</entry>
<entry>1</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>0</entry>
<entry>0</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>0</entry>
<entry>1</entry>
<entry>0</entry>
<entry>&lt;</entry>
</row>
<row>
<entry>1</entry>
<entry>1</entry>
<entry>0</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
</p>
<p id="p-0035" num="0034">As illustrated by TABLE 1, the value of the control output signal C<sub>o </sub>is a function of the value of the control input signal C<sub>i</sub>. When the control input signal C<sub>i </sub>is set to a logic 0 value (as shown in the top half of TABLE 1), then the value of the control output signal C<sub>o </sub>signifies either a non-strict inequality that operand A is less than or equal to operand B or a strict inequality that operand A is greater than operand B. Alternatively, when the control input signal C<sub>i </sub>is set to a logic 1 value (as shown in the bottom half of TABLE 1), then the value of the control output signal C<sub>o </sub>signifies either a non-strict inequality that operand A is greater than or equal to operand B or a strict inequality that operand A is less than operand B.</p>
<p id="p-0036" num="0035">For the case of a 2-bit comparator <b>10</b><i>a</i>, expression (1) simplifies to the following expression (3):
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>o</sub>=(<i>C</i><sub>i</sub>(<i>A</i><sub>0</sub>+ <o ostyle="single"><i>B</i><sub>0</sub></o>)+<i>A</i><sub>0</sub> <o ostyle="single"><i>B</i><sub>0</sub></o>)(<i>A</i><sub>1</sub>+ <o ostyle="single"><i>B</i><sub>1</sub></o>)+<i>A</i><sub>1</sub> <o ostyle="single"><i>B</i><sub>i</sub></o>.  (3)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
The truth table (TABLE 2) for expression (3) is provided as:
</p>
<p id="p-0037" num="0036">
<tables id="TABLE-US-00002" num="00002">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="5">
<colspec colname="1" colwidth="49pt" align="center"/>
<colspec colname="2" colwidth="14pt" align="center"/>
<colspec colname="3" colwidth="42pt" align="center"/>
<colspec colname="4" colwidth="14pt" align="center"/>
<colspec colname="5" colwidth="98pt" align="center"/>
<thead>
<row>
<entry namest="1" nameend="5" rowsep="1">TABLE 2</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
<row>
<entry>C<sub>i</sub></entry>
<entry>A</entry>
<entry>B</entry>
<entry>C<sub>o</sub></entry>
<entry>INTERPRETATION</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
</thead>
<tbody valign="top">
<row>
<entry>0</entry>
<entry>00</entry>
<entry>00</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>00</entry>
<entry>01</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>00</entry>
<entry>10</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>00</entry>
<entry>11</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>01</entry>
<entry>00</entry>
<entry>1</entry>
<entry>&gt;</entry>
</row>
<row>
<entry>0</entry>
<entry>01</entry>
<entry>01</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>01</entry>
<entry>10</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>01</entry>
<entry>11</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>10</entry>
<entry>00</entry>
<entry>1</entry>
<entry>&gt;</entry>
</row>
<row>
<entry>0</entry>
<entry>10</entry>
<entry>01</entry>
<entry>1</entry>
<entry>&gt;</entry>
</row>
<row>
<entry>0</entry>
<entry>10</entry>
<entry>10</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>10</entry>
<entry>11</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>0</entry>
<entry>11</entry>
<entry>00</entry>
<entry>1</entry>
<entry>&gt;</entry>
</row>
<row>
<entry>0</entry>
<entry>11</entry>
<entry>01</entry>
<entry>1</entry>
<entry>&gt;</entry>
</row>
<row>
<entry>0</entry>
<entry>11</entry>
<entry>10</entry>
<entry>1</entry>
<entry>&gt;</entry>
</row>
<row>
<entry>0</entry>
<entry>11</entry>
<entry>11</entry>
<entry>0</entry>
<entry>&lt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>00</entry>
<entry>00</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>00</entry>
<entry>01</entry>
<entry>0</entry>
<entry>&lt;</entry>
</row>
<row>
<entry>1</entry>
<entry>00</entry>
<entry>10</entry>
<entry>0</entry>
<entry>&lt;</entry>
</row>
<row>
<entry>1</entry>
<entry>00</entry>
<entry>11</entry>
<entry>0</entry>
<entry>&lt;</entry>
</row>
<row>
<entry>1</entry>
<entry>01</entry>
<entry>00</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>01</entry>
<entry>01</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>01</entry>
<entry>10</entry>
<entry>0</entry>
<entry>&lt;</entry>
</row>
<row>
<entry>1</entry>
<entry>01</entry>
<entry>11</entry>
<entry>0</entry>
<entry>&lt;</entry>
</row>
<row>
<entry>1</entry>
<entry>10</entry>
<entry>00</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>10</entry>
<entry>01</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>10</entry>
<entry>10</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>10</entry>
<entry>11</entry>
<entry>0</entry>
<entry>&lt;</entry>
</row>
<row>
<entry>1</entry>
<entry>11</entry>
<entry>00</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>11</entry>
<entry>01</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>11</entry>
<entry>10</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry>1</entry>
<entry>11</entry>
<entry>11</entry>
<entry>1</entry>
<entry>&gt;=</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
</p>
<p id="p-0038" num="0037"><figref idref="DRAWINGS">FIGS. 1B-1C</figref> illustrate alternative embodiments of the 4-bit comparator of <figref idref="DRAWINGS">FIG. 1A</figref>, which determines a non-strict inequality between applied operands according to the following expression (4):
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>o</sub>=(((<i>C</i><sub>i</sub>(<i>A</i><sub>0</sub>+ <o ostyle="single"><i>B</i><sub>0</sub></o>)+<i>A</i><sub>0</sub> <o ostyle="single"><i>B</i><sub>0</sub></o>)(<i>A</i><sub>1</sub>+ <o ostyle="single"><i>B</i><sub>1</sub></o>)+<i>A</i><sub>2</sub> <o ostyle="single"><i>B</i><sub>2</sub></o>)(<i>A</i><sub>2</sub>+ <o ostyle="single"><i>B</i><sub>2</sub></o>)+<i>A</i><sub>2</sub> <o ostyle="single"><i>B</i><sub>2</sub></o>(<i>A</i><sub>3</sub>+ <o ostyle="single"><i>B</i><sub>3</sub></o>)+<i>A</i><sub>3</sub> <o ostyle="single"><i>B</i><sub>3</sub></o>  (4)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
As illustrated by <figref idref="DRAWINGS">FIG. 1B</figref>, the 4-bit comparator <b>10</b><i>b </i>is illustrated as a 20T comparator cell with inverter I<b>1</b> representing a 2T CMOS inverter. This 4-bit comparator <b>10</b><i>b </i>is configured so that each one bit increase in “n” results in a four transistor increase in cell size for “n” in at least the following range: 2≦n≦6. Transistor T<b>1</b> has a gate terminal that receives a clock signal CLK and input transistor T<b>2</b> has a gate terminal that receives the control input signal C<sub>i</sub>. A high-to-low transition of the clock signal CLK during a precharge time interval operates to precharge a primary node (node /C<sub>o</sub>) of the comparator cell to a level 1 voltage (e.g., Vdd) and thereby set the control output signal C<sub>o </sub>to a logic 0 voltage. During an evaluation time interval when a comparison operation is to be performed, the clock signal CLK is switched low-to-high and maintained at a logic 1 voltage. The four bits of operand A (i.e., A[3:0]) and the four bits of the complement of operand B (i.e., B[3:0]) are provided to transistors T<b>3</b>-T<b>18</b>, as illustrated. NMOS transistors T<b>5</b> and T<b>6</b> are connected in parallel between node N<b>0</b> and node N<b>1</b>. NMOS transistors T<b>9</b> and T<b>10</b> are connected in parallel between node N<b>1</b> and node N<b>2</b>. NMOS transistors T<b>13</b> and T<b>14</b> are connected in parallel between node N<b>2</b> and node N<b>3</b>. NMOS transistors T<b>17</b> and T<b>18</b> are connected in parallel between node N<b>3</b> and a ground signal line Vss. NMOS transistors T<b>3</b> and T<b>4</b> are connected in series between node N<b>1</b> and the primary node (node /C<sub>o</sub>). NMOS transistors T<b>7</b> and T<b>8</b> are connected in series between node N<b>2</b> and the primary node. NMOS transistors T<b>11</b> and T<b>12</b> are connected in series between node N<b>3</b> and the primary node. NMOS transistors T<b>15</b> and T<b>16</b> are connected in series between the ground signal line Vss and the primary node. In the event the inverter I<b>1</b> is omitted from the comparator <b>10</b><i>b </i>and the primary node/C<sub>o </sub>is provided directly as an output signal, then the comparator <b>10</b><i>b </i>is configured as 4n+2 transistors. Nonetheless, the inverter I<b>1</b> is useful because it regenerates the control output signal between stages in a multi-stage comparator.
</p>
<p id="p-0039" num="0038">The 4-bit comparators <b>10</b><i>c </i>and <b>10</b><i>d </i>of <figref idref="DRAWINGS">FIGS. 1C and 1D</figref>, respectively, represent alternatives to the 4-bit comparator <b>10</b><i>b </i>of <figref idref="DRAWINGS">FIG. 1B</figref>, which take into account and compensate for non-ideal transistor characteristics. The comparator <b>10</b><i>c </i>of <figref idref="DRAWINGS">FIG. 1C</figref> includes 4n+5 transistors and the comparator <b>10</b><i>d </i>of <figref idref="DRAWINGS">FIG. 1D</figref> includes 4n+6 transistors. In particular, to prevent leakage currents from possibly pulling the primary node (node /C<sub>o</sub>) low during an evaluation time interval, a relatively weak pull-up transistor T<b>19</b> is provided in the comparator <b>10</b><i>c </i>to support a logic 1 precharge voltage on the primary node. This logic 1 precharge voltage is only maintained in the absence of a “stronger” pull-down current path provided between the primary node and a ground signal line (shown as Vss), which is electrically connected to source terminals of NMOS transistors T<b>16</b>, T<b>17</b> and T<b>18</b>. Moreover, as illustrated by <figref idref="DRAWINGS">FIG. 1D</figref>, many of the internal nodes of the comparator cell <b>10</b><i>d </i>can be precharged high to a logic 1 voltage by turning off NMOS pull-down transistor T<b>20</b> and turning on PMOS pull-up transistor T<b>19</b> during the precharge time interval (when CLK=0). The internal nodes N<b>1</b>-N<b>8</b> can also be precharged by temporarily setting one or both of the operands to all logic 1 values during the precharge time interval (i.e., A=1111 and /B=1111 during the precharge time interval).</p>
<p id="p-0040" num="0039">The above-described 4-bit comparators of <figref idref="DRAWINGS">FIGS. 1B-1D</figref> may be connected as a plurality of stages to thereby define a larger comparator of desired length. For example, <figref idref="DRAWINGS">FIG. 2A</figref> illustrates a 12-bit comparator containing three (3) stages of the 4-bit comparator <b>10</b><i>b </i>of <figref idref="DRAWINGS">FIG. 1B</figref>. Moreover, <figref idref="DRAWINGS">FIG. 2A</figref> contains annotations illustrating how a determination is made that one 12-bit operand A<b>1</b>[11:0]=101101001000 is less than or equal to another 12-bit operand B<b>1</b>[11:0]=111101001000, for the case where the control input signal C<sub>i </sub>is set to a logic 0 voltage. For this example, each primary node (/C<sub>o</sub>) within each stage remains at a logic 1 voltage and the final control output signal C<sub>o </sub>is set to a logic 0 voltage to reflect the fact that A<b>1</b>≦B<b>1</b>. <figref idref="DRAWINGS">FIG. 2B</figref>, which illustrates a 12-bit comparator containing three (3) stages of the 4-bit comparator <b>10</b><i>b </i>of <figref idref="DRAWINGS">FIG. 1B</figref>, contains annotations illustrating how a determination is made that one 12-bit operand A<b>2</b>[11:0]=101101101000 is greater than another 12-bit operand B<b>2</b>[11:0]=101101001000, for the case where the control input signal C<sub>i </sub>is set to a logic 0 voltage. Similarly, the 12-bit comparator of <figref idref="DRAWINGS">FIG. 2C</figref> contains annotations illustrating how a determination is made that operand A<b>3</b>[11:0]=111101001000 is greater than operand B<b>3</b>[11:0]=101101001000, for the case where the control input signal C<sub>i </sub>is set to a logic 0 voltage.</p>
<p id="p-0041" num="0040">The integrated circuit comparator <b>10</b><i>a </i>of <figref idref="DRAWINGS">FIG. 1A</figref> may be configured to support boolean equivalent operations to those illustrated by expression (1). In particular, equation (1) may be rewritten as:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>o</sub>=(( . . . ((<i>C</i><sub>i</sub><i>+A</i><sub>0</sub> <o ostyle="single"><i>B</i><sub>0</sub></o>)(<i>A</i><sub>0</sub>+ <o ostyle="single"><i>B</i><sub>0</sub></o>)+<i>A</i><sub>1</sub> <o ostyle="single"><i>B</i><sub>1</sub></o>)(<i>A</i><sub>1</sub>+ <o ostyle="single"><i>B</i><sub>1</sub></o>) . . . +<i>A</i><sub>n−2</sub> <o ostyle="single"><i>B</i><sub>n−2</sub></o>)(<i>A</i><sub>n−2</sub>+ <o ostyle="single"><i>B</i><sub>n−2</sub></o>)+<i>A</i><sub>n−1</sub> <o ostyle="single"><i>B</i><sub>n−1</sub></o>)(<i>A</i><sub>n−1</sub>+ <o ostyle="single"><i>B</i><sub>n−1</sub></o>).  (5)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
This equivalency between expression (1) and expression (5) can be demonstrated most readily by rewriting expression (5) for the case where n=1:
</p>
<p id="p-0042" num="0041">
<maths id="MATH-US-00001" num="00001">
<math overflow="scroll">
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <msub>
          <mi>C</mi>
          <mi>o</mi>
        </msub>
        <mo>=</mo>
        <mrow>
          <mrow>
            <mo>(</mo>
            <mrow>
              <msub>
                <mi>C</mi>
                <mi>i</mi>
              </msub>
              <mo>+</mo>
              <mrow>
                <msub>
                  <mi>A</mi>
                  <mn>0</mn>
                </msub>
                <mo>⁢</mo>
                <mover>
                  <msub>
                    <mi>B</mi>
                    <mn>0</mn>
                  </msub>
                  <mi>_</mi>
                </mover>
              </mrow>
            </mrow>
            <mo>)</mo>
          </mrow>
          <mo>⁢</mo>
          <mrow>
            <mo>(</mo>
            <mrow>
              <msub>
                <mi>A</mi>
                <mn>0</mn>
              </msub>
              <mo>+</mo>
              <mover>
                <msub>
                  <mi>B</mi>
                  <mn>0</mn>
                </msub>
                <mi>_</mi>
              </mover>
            </mrow>
            <mo>)</mo>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mo>=</mo>
        <mrow>
          <mrow>
            <msub>
              <mi>C</mi>
              <mi>i</mi>
            </msub>
            <mo>⁢</mo>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
          </mrow>
          <mo>+</mo>
          <mrow>
            <msub>
              <mi>C</mi>
              <mi>i</mi>
            </msub>
            <mo>⁢</mo>
            <mover>
              <msub>
                <mi>B</mi>
                <mn>0</mn>
              </msub>
              <mi>_</mi>
            </mover>
          </mrow>
          <mo>+</mo>
          <mrow>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
            <mo>⁢</mo>
            <mover>
              <msub>
                <mi>B</mi>
                <mn>0</mn>
              </msub>
              <mi>_</mi>
            </mover>
            <mo>⁢</mo>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
          </mrow>
          <mo>+</mo>
          <mrow>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
            <mo>⁢</mo>
            <mover>
              <mrow>
                <msub>
                  <mi>B</mi>
                  <mn>0</mn>
                </msub>
                <mo>⁢</mo>
                <msub>
                  <mi>B</mi>
                  <mn>0</mn>
                </msub>
              </mrow>
              <mi>_</mi>
            </mover>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mo>=</mo>
        <mrow>
          <mrow>
            <msub>
              <mi>C</mi>
              <mi>i</mi>
            </msub>
            <mo>⁢</mo>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
          </mrow>
          <mo>+</mo>
          <mrow>
            <msub>
              <mi>C</mi>
              <mi>i</mi>
            </msub>
            <mo>⁢</mo>
            <mover>
              <msub>
                <mi>B</mi>
                <mn>0</mn>
              </msub>
              <mi>_</mi>
            </mover>
          </mrow>
          <mo>+</mo>
          <mrow>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
            <mo>⁢</mo>
            <mover>
              <msub>
                <mi>B</mi>
                <mn>0</mn>
              </msub>
              <mi>_</mi>
            </mover>
          </mrow>
          <mo>+</mo>
          <mrow>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
            <mo>⁢</mo>
            <mover>
              <msub>
                <mi>B</mi>
                <mn>0</mn>
              </msub>
              <mi>_</mi>
            </mover>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mo>=</mo>
        <mrow>
          <mrow>
            <msub>
              <mi>C</mi>
              <mi>i</mi>
            </msub>
            <mo>⁢</mo>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
          </mrow>
          <mo>+</mo>
          <mrow>
            <msub>
              <mi>C</mi>
              <mi>i</mi>
            </msub>
            <mo>⁢</mo>
            <mover>
              <msub>
                <mi>B</mi>
                <mn>0</mn>
              </msub>
              <mi>_</mi>
            </mover>
          </mrow>
          <mo>+</mo>
          <mrow>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
            <mo>⁢</mo>
            <mover>
              <msub>
                <mi>B</mi>
                <mn>0</mn>
              </msub>
              <mi>_</mi>
            </mover>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mo>=</mo>
        <mrow>
          <mrow>
            <msub>
              <mi>C</mi>
              <mi>i</mi>
            </msub>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <msub>
                  <mi>A</mi>
                  <mn>0</mn>
                </msub>
                <mo>+</mo>
                <mover>
                  <msub>
                    <mi>B</mi>
                    <mn>0</mn>
                  </msub>
                  <mi>_</mi>
                </mover>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <msub>
              <mi>A</mi>
              <mn>0</mn>
            </msub>
            <mo>⁢</mo>
            <mover>
              <msub>
                <mi>B</mi>
                <mn>0</mn>
              </msub>
              <mi>_</mi>
            </mover>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
</maths>
<br/>
<figref idref="DRAWINGS">FIG. 1E</figref> illustrates a 4-bit comparator <b>10</b><i>e </i>that is configured to perform a non-strict inequality in accordance with expression (5) for the case where n equals 4. The comparator <b>10</b><i>e </i>of <figref idref="DRAWINGS">FIG. 1E</figref> is similar to the comparator <b>10</b><i>b </i>of <figref idref="DRAWINGS">FIG. 1B</figref>, however, locations of nodes N<b>0</b>, N<b>1</b>, N<b>2</b> and N<b>3</b> have been shifted relative to the source terminals of NMOS transistors T<b>4</b>, T<b>8</b>, T<b>12</b> and T<b>16</b>.
</p>
<p id="p-0043" num="0042">Expression (1) may also be rewritten using exclusive-OR operators as:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>o</sub>=( . . . ((<i>C</i><sub>i</sub>(<i>A</i><sub>0</sub>⊕ <o ostyle="single"><i>B</i><sub>0</sub></o>)+<i>A</i><sub>0</sub> <o ostyle="single"><i>B</i><sub>0</sub></o>)(<i>A</i><sub>1</sub>⊕ <o ostyle="single"><i>B</i><sub>1</sub></o>)+A<sub>1</sub> <o ostyle="single"><i>B</i><sub>1</sub></o>) . . . (<i>A</i><sub>n−2</sub>⊕ <o ostyle="single"><i>B</i><sub>n−2</sub></o>)(<i>A</i><sub>n−1</sub>⊕ <o ostyle="single"><i>B</i><sub>n−1</sub></o>)+<i>A</i><sub>n−1</sub> <o ostyle="single"><i>B</i><sub>n−1</sub></o>.  (6)<?in-line-formulae description="In-line Formulae" end="tail"?>
</p>
<p id="p-0044" num="0043">Expression (6) may be further modified into an alternative equivalent boolean expression by replacing each remaining “+” operation with an exclusive-OR operation (⊕).</p>
<p id="p-0045" num="0044">Referring now to <figref idref="DRAWINGS">FIG. 3</figref>, a 12-bit comparator <b>30</b> is illustrated as including an alternating arrangement of 4-bit stages containing NMOS transistors (as illustrated by <figref idref="DRAWINGS">FIG. 1B</figref>) or PMOS transistors. The 18-transistor stages illustrated by <figref idref="DRAWINGS">FIG. 3</figref> are directly connected end-to-end without any inter-stage inverters for accelerating and re-strengthening signal propagation. Nonetheless, an inverting buffer (shown in <figref idref="DRAWINGS">FIG. 3</figref>) may be used to generate a final output control signal C<sub>o </sub>in the event the last n-bit stage of the comparator <b>30</b> is an NMOS stage. Alternatively, a non-inverting buffer (not shown) may be used to generate a final output control signal C<sub>o </sub>in the event the last n-bit stage of the comparator is a PMOS stage.</p>
<p id="p-0046" num="0045">Applying the numeric example of <figref idref="DRAWINGS">FIG. 2A</figref> to the comparator <b>30</b> of <figref idref="DRAWINGS">FIG. 3</figref> yields a control output signal C<sub>o </sub>(from the third 4-bit NMOS stage) equal to 0, which correctly identifies A<b>1</b>[11:0]≦B<b>1</b>[11:0]. In this example, A<b>1</b>[0:3]=0001, /A<b>1</b>[4:7]=1101, A<b>1</b>[8:11]=1101, /B<b>1</b>[0:3]=1110, B<b>1</b>[4:7]=0010, /B<b>1</b>[8:11]=0000. As will be understood by those skilled in the art, a pre-encoder (not shown) of conventional design may be used to generate the complementary data values /A<b>1</b>[4:7], /B<b>1</b>[0:3] and /B<b>1</b>[8:11]. Based on these data values, the signal /C<sub>o </sub>for the first stage equals 1, the intermediate control output signal C<sub>o </sub>for the second stage equals 0 and the control output signal C<sub>o </sub>for the third stage equals 0. Applying the numeric example of <figref idref="DRAWINGS">FIG. 2B</figref> to the comparator <b>30</b> of <figref idref="DRAWINGS">FIG. 3</figref> yields a control output signal C<sub>o </sub>(from the third 4-bit NMOS stage) equal to 1, which correctly identifies A<b>2</b>[11:0]&gt;B<b>2</b>[11:0]. In this example, A<b>2</b>[0:3]=0001, /A<b>2</b>[4:7]=1001, A<b>2</b>[8:11]=1101, /B<b>2</b>[0:3]=1110, B<b>2</b>[4:7]=0010, /B<b>2</b>[8:11]=0010. Based on these data values, the signal /C<sub>o </sub>for the first stage equals 1, the intermediate control output signal C<sub>o </sub>for the second stage equals 1 and the control output signal C<sub>o </sub>for the third stage equals 1. Applying the numeric example of <figref idref="DRAWINGS">FIG. 2C</figref> to the comparator <b>30</b> of <figref idref="DRAWINGS">FIG. 3</figref> yields a control output signal C<sub>o </sub>(from the third 4-bit NMOS stage) equal to 1, which correctly identifies A<b>3</b>[11:0]&gt;B<b>3</b>[11:0]. In this example, A<b>3</b>[0:3]=0001, /A<b>3</b>[4:7]=1101, A<b>3</b>[8:11]=1111, /B<b>3</b>[0:3]=1110, B<b>3</b>[4:7]=0010, /B<b>3</b>[8:11]=0010. Based on these data values, the signal /C<sub>o </sub>for the first stage equals 1, the intermediate control output signal C<sub>o </sub>for the second stage equals 0 and the control output signal C<sub>o </sub>for the third stage equals 1.</p>
<p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. 4A</figref> illustrates a range match circuit <b>40</b> according to embodiments of the present invention. This range match circuit <b>40</b> is illustrated as a 4-stage circuit that is configured to process a 16-bit operand in a LSB (least significant bit) to MSB (most significant bit) sequence, with two control signals (/GTO and LTO) passing between adjacent stages of the circuit. This 16-bit operand is illustrated as D[0:15]. The first stage of the range match circuit <b>40</b> includes an upper 4-bit memory element <b>42</b><i>a</i>, which is configured to store a 4-bit upper bound data value (shown as /H[0:3]), and a lower 4-bit memory element <b>42</b><i>e</i>, which is configured to store a 4-bit lower bound value (shown as /L[0:3]). The first stage of the range match circuit <b>40</b> also includes a pair of 4-bit comparators <b>44</b><i>a </i>and <b>44</b><i>e</i>. These 4-bit comparators <b>44</b><i>a </i>and <b>44</b><i>e </i>may be configured as illustrated by <figref idref="DRAWINGS">FIGS. 1B-1E</figref>. The second stage of the range match circuit <b>40</b> includes an upper 4-bit memory element <b>42</b><i>b</i>, which is configured to store a 4-bit upper bound data value (shown as /H[4:7]), and a lower 4-bit memory element <b>42</b><i>f</i>, which is configured to store a 4-bit lower bound value (shown as /L[4:7]). The second stage of the range match circuit <b>40</b> also includes a pair of 4-bit comparators <b>44</b><i>b </i>and <b>44</b><i>f</i>. These 4-bit comparators <b>44</b><i>b </i>and <b>44</b><i>f </i>may be configured as illustrated by <figref idref="DRAWINGS">FIGS. 1B-1E</figref>. The third stage of the range match circuit <b>40</b> includes an upper 4-bit memory element <b>42</b><i>c</i>, which is configured to store a 4-bit upper bound data value (shown as /H[8:11]), and a lower 4-bit memory element <b>42</b><i>g</i>, which is configured to store a 4-bit lower bound value (shown as /L[8:11]). The third stage of the range match circuit <b>40</b> also includes a pair of 4-bit comparators <b>44</b><i>c </i>and <b>44</b><i>g</i>. These 4-bit comparators <b>44</b><i>c </i>and <b>44</b><i>g </i>may be configured as illustrated by <figref idref="DRAWINGS">FIGS. 1B-1E</figref>. The fourth stage of the range match circuit <b>40</b> includes an upper 4-bit memory element <b>42</b><i>d</i>, which is configured to store a 4-bit upper bound data value (shown as /H[12:15]), and a lower 4-bit memory element <b>42</b><i>h</i>, which is configured to store a 4-bit lower bound value (shown as /L[12:15]). The fourth stage of the range match circuit <b>40</b> also includes a pair of 4-bit comparators <b>44</b><i>d </i>and <b>44</b><i>h</i>. These 4-bit comparators <b>44</b><i>d </i>and <b>44</b><i>h </i>may be configured as illustrated by <figref idref="DRAWINGS">FIGS. 1B-1E</figref>.</p>
<p id="p-0048" num="0047">Referring now to <figref idref="DRAWINGS">FIG. 4B</figref>, the 4-bit comparators <b>44</b><i>a </i>and <b>44</b><i>e </i>associated with the first stage of the range match circuit <b>40</b> may be configured as a <b>44</b> transistor range match cell <b>44</b>. This range match cell <b>44</b> includes an upper bound comparison circuit and a lower bound comparison circuit. The upper bound comparison circuit generates an upper bound control output signal /GTO in response to an upper bound control input signal /GTI. The lower bound comparison circuit generates a lower bound control output signal LTI in response to a lower bound control input signal LTO. These upper and lower bound comparison circuits are each equivalent to the 4-bit comparator <b>10</b><i>d </i>illustrated by <figref idref="DRAWINGS">FIG. 1D</figref>. Accordingly, expression (4) can be rewritten as follows to illustrate upper bound and lower bound comparison operations:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?> <o ostyle="single"><i>GTO</i></o>=((( <o ostyle="single"><i>GTI</i></o>(<i>D</i><sub>0</sub>+ <o ostyle="single"><i>H</i><sub>0</sub></o>)+<i>D</i><sub>0</sub> <o ostyle="single"><i>H</i><sub>1</sub></o>)(<i>D</i><sub>1</sub> <o ostyle="single"><i>H</i><sub>1</sub></o>)+<i>D</i><sub>2</sub> <o ostyle="single"><i>H</i><sub>2</sub></o>)(<i>D</i><sub>3</sub> <o ostyle="single"><i>H</i><sub>3</sub></o>)+<i>D</i><sub>3</sub> <o ostyle="single"><i>H</i><sub>3</sub></o>,  (7)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?>and<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>LTO</i>=(((<i>LTI</i>(<i>D</i><sub>0</sub>+ <o ostyle="single"><i>L</i><sub>0</sub></o>)+<i>D</i><sub>0</sub> <o ostyle="single"><i>L</i><sub>0</sub></o>)(<i>D</i><sub>1</sub>+ <o ostyle="single"><i>L</i><sub>0</sub></o>)+<i>D</i><sub>1</sub> <o ostyle="single"><i>L</i><sub>1</sub></o>)(<i>D</i><sub>2</sub>+ <o ostyle="single"><i>L</i><sub>2</sub></o>)+<i>D</i><sub>2</sub> <o ostyle="single"><i>L</i><sub>2</sub></o>)(<i>D</i><sub>3</sub>+ <o ostyle="single"><i>L</i><sub>3</sub></o>)+<i>D</i><sub>3</sub> <o ostyle="single"><i>L</i><sub>3</sub></o>.  (8)<?in-line-formulae description="In-line Formulae" end="tail"?>
</p>
<p id="p-0049" num="0048">Operation of the range match cell <b>44</b> will now be described more fully with respect to <figref idref="DRAWINGS">FIGS. 5A-5C</figref>. In <figref idref="DRAWINGS">FIG. 5A</figref>, a range match cell <b>44</b> is illustrated as performing a range check operation to determine whether an applied data value D<b>1</b>[3:0]=0101 is within a range between an upper bound value H<b>1</b>[3:0]=1000 and a lower bound value L<b>1</b>[3:0]=0011. This operation causes the upper bound control output signal /GTO to be pulled to a logic 0 value to reflect the fact that D<b>1</b>≦H<b>1</b> and causes the lower bound control output signal LTO to be pulled to a logic 1 value to reflect the fact that D<b>1</b>≧L<b>1</b> (see, e.g., TABLE 1, where A≦B when C<sub>i </sub>(/GTI)=0 and C<sub>o </sub>(/GTO)=0 and A≧B when C<sub>i </sub>(LTI)=1 and C<sub>o </sub>(LTO)=1). In <figref idref="DRAWINGS">FIG. 5B</figref>, a range match cell <b>44</b> is illustrated as performing a range check operation to determine whether an applied data value D<b>2</b>[3:0]=1000 is within a range between an upper bound value H<b>2</b>[3:0]=1101 and a lower bound value L<b>2</b>[3:0]=1001. This operation causes the upper bound control output signal /GTO to be pulled to a logic 0 value to reflect the fact that D<b>2</b>≦H<b>2</b> and causes the lower bound control output signal LTO to be pulled to a logic 0 value to reflect the fact that D<b>2</b>&lt;L<b>2</b> (i.e., out-of-range). Finally, in <figref idref="DRAWINGS">FIG. 5C</figref>, a range match cell <b>44</b> is illustrated as performing a range check operation to determine whether an applied data value D<b>3</b>[3:0]=1010 is within a range between an upper bound value H<b>3</b>[3:0]=1001 and a lower bound value L<b>3</b>[3:0]=0010. This operation causes the upper bound control output signal /GTO to be pulled to a logic 1 value to reflect the fact that D<b>3</b>&gt;H<b>3</b> (i.e., out-of-range) and causes the lower bound control output signal LTO to be pulled to a logic 1 value to reflect the fact that D<b>3</b>≧L<b>3</b>.</p>
<p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. 6A</figref> is a block diagram of a four-stage multi-functional range match circuit <b>60</b> according to additional embodiments of the present invention. This range match circuit <b>60</b> is illustrated as a 4-stage circuit that is configured to process 16-bit operands in a LSB (least significant bit) to MSB (most significant bit) sequence, with two control signals (GTO and LTO) passing between adjacent stages of the circuit. These 16-bit operands are illustrated as the following differential signals: first operand=(D[0:15], /D[0:15]) and second operand=(D′[0:15], /D′[0:15]). As described more fully hereinbelow, the range match circuit <b>60</b> is configured to perform range match operations when the first and second operands are set to equivalent binary values by a data line driver (not shown). Alternatively, the range match circuit <b>60</b> is configured to perform operations of a NOR-type ternary CAM circuit when the second operand is masked (i.e., D′[0:15]=/D′[0:15]=all 1s) or a NAND-type ternary CAM circuit when the first operand is masked (i.e., D[0:15]=/D[0:15]=all 0s).</p>
<p id="p-0051" num="0050">The first stage of the range match circuit <b>60</b> includes an upper 4-bit memory element <b>62</b><i>a</i>, which is configured to store a 4-bit upper bound data value (shown as H[0:3]), a lower 4-bit memory element <b>62</b><i>e</i>, which is configured to store a 4-bit lower bound value (shown as /L[0:3]), and a pair of 4-bit comparators <b>64</b><i>a </i>and <b>64</b><i>e</i>. The second stage of the range match circuit <b>60</b> includes an upper 4-bit memory element <b>62</b><i>b</i>, which is configured to store a 4-bit upper bound data value (shown as H[4:7]), a lower 4-bit memory element <b>62</b><i>f</i>, which is configured to store a 4-bit lower bound value (shown as /L[4:7]), and a pair of 4-bit comparators <b>64</b><i>b </i>and <b>64</b><i>f</i>. The third stage of the range match circuit <b>60</b> includes an upper 4-bit memory element <b>62</b><i>c</i>, which is configured to store a 4-bit upper bound data value (shown as H[8:11]), a lower 4-bit memory element <b>62</b><i>g</i>, which is configured to store a 4-bit lower bound value (shown as /L[8:11]), and a pair of 4-bit comparators <b>64</b><i>c </i>and <b>64</b><i>g</i>. The fourth stage of the range match circuit <b>60</b> includes an upper 4-bit memory element <b>62</b><i>d</i>, which is configured to store a 4-bit upper bound data value (shown as H[12:15]), a lower 4-bit memory element <b>62</b><i>h</i>, which is configured to store a 4-bit lower bound value (shown as /L[12:15]), and a pair of 4-bit comparators <b>64</b><i>d </i>and <b>64</b><i>h. </i></p>
<p id="p-0052" num="0051">Referring now to <figref idref="DRAWINGS">FIG. 6B</figref>, the 4-bit comparators <b>64</b><i>a </i>and <b>64</b><i>e </i>associated with the first stage of the range match circuit <b>60</b> may be configured as a <b>44</b> transistor range match cell <b>64</b>. This range match cell <b>64</b> includes an upper bound comparison circuit and a lower bound comparison circuit. These comparison circuits are similar to the upper and lower bound comparison circuits in <figref idref="DRAWINGS">FIG. 4B</figref>, however, the <b>22</b> transistor upper bound comparison circuit in <figref idref="DRAWINGS">FIG. 6B</figref> performs complementary operations relative to the upper bound comparison circuit of <figref idref="DRAWINGS">FIG. 4B</figref> by virtue of the fact that the input signals D<b>0</b>-D<b>3</b>, D′<b>0</b>-D′<b>3</b>, and /H<b>0</b>-/H<b>3</b> in <figref idref="DRAWINGS">FIG. 4B</figref> have been replaced by the following signals: /D<b>0</b>-/D<b>3</b>, /D′<b>0</b>-/D′<b>3</b> and H<b>0</b>-H<b>3</b> in <figref idref="DRAWINGS">FIG. 6B</figref>. The upper bound comparison circuit of <figref idref="DRAWINGS">FIG. 6B</figref> generates an upper bound control output signal GTO in response to an upper bound control input signal GTI. The lower bound comparison circuit generates a lower bound control output signal LTO in response to a lower bound control input signal LTI. For the case of the first stage of the range match circuit <b>60</b>, the lower bound control input signal LTI and the upper bound control input signal GTI are set to logic 1 values. Moreover, an output signal GTO associated with the last stage will reflect a “≦” condition when GTO=1 and a “&gt;” condition when GTO=0. The output signal LTO associated with the last stage will reflect a “≧” condition when LTO=1 and a “&lt;” condition when LTO=0.</p>
<p id="p-0053" num="0052">This range match cell <b>64</b> is configured to evaluate whether an applied operand D[n−1, . . . , 0]=D′[n−1, . . . , 0] is within a range between an upper bound H[n−1, . . . , 0] and a lower bound L[n−1, . . . , 0], in accordance with the following upper bound and lower bound relationships:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>GTO</i>=(((<i>GTI</i>( <o ostyle="single"><i>D</i><sub>0</sub></o>+<i>H</i><sub>0</sub>)+ <o ostyle="single"><i>D</i><sub>0</sub></o><i>H</i><sub>1</sub>)( <o ostyle="single"><i>D</i><sub>1</sub></o><i>H</i><sub>1</sub>)+ <o ostyle="single"><i>D</i><sub>1</sub></o><i>H</i><sub>1</sub>)( <o ostyle="single"><i>D</i><sub>2</sub></o>+<i>H</i><sub>2</sub>)+ <o ostyle="single"><i>D</i><sub>2</sub></o>H<sub>2</sub>)( <o ostyle="single"><i>D</i><sub>3</sub></o>+<i>H</i><sub>3</sub>)+ <o ostyle="single"><i>D</i><sub>3</sub></o><i>H</i><sub>3</sub>,  (9)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?>and<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>LTO</i>=(((<i>LTI</i>(<i>D</i><sub>0</sub>+ <o ostyle="single"><i>L</i><sub>0</sub></o>)+<i>D</i><sub>0</sub> <o ostyle="single"><i>L</i><sub>0</sub></o>)(<i>D</i><sub>1</sub>+ <o ostyle="single"><i>L</i><sub>1</sub></o>)+<i>D</i><sub>1</sub> <o ostyle="single"><i>L</i><sub>2</sub></o>)(<i>D</i><sub>3</sub>+ <o ostyle="single"><i>L</i><sub>3</sub></o>)+<i>D</i><sub>2</sub> <o ostyle="single"><i>L</i><sub>2</sub></o>)(<i>D</i><sub>3</sub>+ <o ostyle="single"><i>L</i><sub>3</sub></o>)+<i>D</i><sub>3</sub> <o ostyle="single"><i>L</i><sub>3</sub></o>.  (10)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
As illustrated, expression (9) is a complementary equivalent to expression (7) and expression (10) is identical to expression (8).
</p>
<p id="p-0054" num="0053">A plurality of the range match cells <b>64</b> of <figref idref="DRAWINGS">FIG. 6B</figref> may be cascaded end-to-end and configured to operate as a multi-stage NOR-type CAM circuit by masking the differential operand D′ (i.e., D′[0:n]=/D′[0:n]=all 1s) and setting GTI and LTI for the first stage to “0”. This masking of the operand D′ causes transistors T<b>6</b>, T<b>10</b>, T<b>14</b> and T<b>18</b> to provide “short circuits” across transistors T<b>5</b>, T<b>9</b>, T<b>13</b> and T<b>18</b>. This NOR-type CAM circuit <b>64</b>′, which is illustrated by <figref idref="DRAWINGS">FIG. 6C</figref>, includes a final stage NOR logic gate that converts the control output signals GTO and LTO into a match signal MATCH. This match signal MATCH remains high upon completion of a search operation if and only if the applied differential search data (D[0:n] and /D[0:n]) matches an entry R stored within the CAM circuit <b>64</b>′. Each bit of this CAM entry is set in accordance with the following ternary truth table:</p>
<p id="p-0055" num="0054">
<tables id="TABLE-US-00003" num="00003">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="5">
<colspec colname="1" colwidth="63pt" align="center"/>
<colspec colname="2" colwidth="70pt" align="center"/>
<colspec colname="3" colwidth="7pt" align="left"/>
<colspec colname="4" colwidth="70pt" align="center"/>
<colspec colname="5" colwidth="7pt" align="left"/>
<thead>
<row>
<entry namest="1" nameend="5" rowsep="1">TABLE 3</entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
<row>
<entry>VALUE</entry>
<entry>STORED DATA</entry>
<entry/>
<entry>APPLIED DATA</entry>
<entry/>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="5">
<colspec colname="1" colwidth="63pt" align="center"/>
<colspec colname="2" colwidth="28pt" align="center"/>
<colspec colname="3" colwidth="49pt" align="center"/>
<colspec colname="4" colwidth="28pt" align="center"/>
<colspec colname="5" colwidth="49pt" align="center"/>
<tbody valign="top">
<row>
<entry>R</entry>
<entry>H</entry>
<entry>/L</entry>
<entry>D</entry>
<entry>/D</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
<row>
<entry>X (MASK)</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry>0</entry>
<entry>0</entry>
<entry>1</entry>
<entry>0</entry>
<entry>1</entry>
</row>
<row>
<entry>1</entry>
<entry>1</entry>
<entry>0</entry>
<entry>1</entry>
<entry>0</entry>
</row>
<row>
<entry>INVALID</entry>
<entry>1</entry>
<entry>1</entry>
<entry>—</entry>
<entry>—</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
<br/>
Accordingly, based on this truth table, if the applied search data D[0:7]=11011000 and the stored 8-bit entry R[0:7]=01XX10X0, then a “miss” (i.e., MATCH=0) will be detected by virtue of the fact that GTO and LTO from the final stage will be set to 0 and 1, respectively. Alternatively, if the applied search data D[0:7]=11010000 and the stored 8-bit entry R[0:7]=01XX10X0, then a “miss” (i.e., MATCH=0) will be detected by virtue of the fact that GTO and LTO from the final stage will be set to 1 and 1, respectively. Alternatively, if the applied search data D[0:7]=01011000 and the stored 8-bit entry R[0:7]=01XX10X0, then a match (i.e., MATCH=1) will be detected by virtue of the fact that GTO and LTO from the final stage will be set to 0 and 0, respectively. Finally, if the applied search data D[0:7]=01010000 and the stored 8-bit entry R[0:7]=01XX10X0, then a miss will be detected by virtue of the fact that GTO and LTO from the final stage will be set to 1 and 0, respectively.
</p>
<p id="p-0056" num="0055">Referring now to <figref idref="DRAWINGS">FIG. 6D</figref>, a plurality of the range match cells <b>64</b> of <figref idref="DRAWINGS">FIG. 6B</figref> may be cascaded end-to-end and configured to operate as a multi-stage NAND-type CAM circuit by masking the differential operand D (i.e., D[0:n]=/D[0:n]=all 0s) and setting GTI and LTI for the first stage to “1”. This masking of the operand D causes transistors T<b>3</b>, T<b>7</b>, T<b>11</b> and T<b>15</b> to become “open circuits” This NAND-type CAM circuit <b>64</b> ″, which is illustrated by <figref idref="DRAWINGS">FIG. 6D</figref>, includes a final stage AND logic gate that converts the control output signals GTO and LTO into a match signal MATCH. This match signal MATCH remains high upon completion of a search operation if and only if the applied differential search data (D′[0:n] and /D′[0:n]) matches an entry R stored within the CAM circuit <b>64</b> ″. Each bit of this CAM entry is set in accordance with the following ternary truth table:</p>
<p id="p-0057" num="0056">
<tables id="TABLE-US-00004" num="00004">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="5">
<colspec colname="1" colwidth="63pt" align="center"/>
<colspec colname="2" colwidth="70pt" align="center"/>
<colspec colname="3" colwidth="7pt" align="left"/>
<colspec colname="4" colwidth="70pt" align="center"/>
<colspec colname="5" colwidth="7pt" align="left"/>
<thead>
<row>
<entry namest="1" nameend="5" rowsep="1">TABLE 4</entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
<row>
<entry>VALUE</entry>
<entry>STORED DATA</entry>
<entry/>
<entry>APPLIED DATA</entry>
<entry/>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="5">
<colspec colname="1" colwidth="63pt" align="center"/>
<colspec colname="2" colwidth="28pt" align="center"/>
<colspec colname="3" colwidth="49pt" align="center"/>
<colspec colname="4" colwidth="28pt" align="center"/>
<colspec colname="5" colwidth="49pt" align="center"/>
<tbody valign="top">
<row>
<entry>R</entry>
<entry>H</entry>
<entry>/L</entry>
<entry>D′</entry>
<entry>/D′</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
<row>
<entry>DISABLE</entry>
<entry>0</entry>
<entry>0</entry>
<entry>—</entry>
<entry>—</entry>
</row>
<row>
<entry>0</entry>
<entry>0</entry>
<entry>1</entry>
<entry>0</entry>
<entry>1</entry>
</row>
<row>
<entry>1</entry>
<entry>1</entry>
<entry>0</entry>
<entry>1</entry>
<entry>0</entry>
</row>
<row>
<entry>X (MASK)</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
<entry>1</entry>
</row>
<row>
<entry namest="1" nameend="5" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
<br/>
Additional details regarding the operation of alternative NAND-type CAM circuits are disclosed in commonly assigned U.S. application Ser. No. 11/137,163, filed May 25, 2005, the disclosure of which is hereby incorporated herein by reference.
</p>
<p id="p-0058" num="0057">In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-math idrefs="MATH-US-00001" nb-file="US07298636-20071120-M00001.NB">
<img id="EMI-M00001" he="22.61mm" wi="76.20mm" file="US07298636-20071120-M00001.TIF" alt="embedded image " img-content="math" img-format="tif"/>
</us-math>
<us-claim-statement>The invention claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. An integrated circuit device, comprising:
<claim-text>a multi-functional match cell responsive to first and second n-bit operands, said multi-functional match cell configured so that said match cell operates as an n-bit range match cell when the first and second n-bit operands are equivalent, as an n-bit NOR-type CAM cell when the second n-bit operand is masked and as an n-bit NAND-type CAM cell when the first n-bit operand is masked, where “n” is a positive integer greater than one.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the multi-functional match cell comprises:
<claim-text>an upper bound comparison circuit responsive to an upper bound or its complement; and</claim-text>
<claim-text>a lower bound comparison circuit responsive to a lower bound or its complement.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The integrated circuit device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the first n-bit operand is an n-bit differential signal D and /D and the second n-bit operand is an n-bit differential signal D′ and /D′; and wherein said upper bound comparison circuit is responsive to /D and /D′(or D and D′) and said lower bound comparison circuit is responsive to D and D′ (or /D and /D′).</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The integrated circuit device of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the second n-bit operand is masked by setting D′ and /D′to all 1s.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The integrated circuit device of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the first n-bit operand is masked by setting D and /D to all 0s.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. An integrated circuit device, comprising:
<claim-text>a multi-functional match cell responsive to first and second n-bit operands, said multi-functional match cell configured so that said match cell operates as an n-bit range match cell when the first and second n-bit operands are equivalent, as an n-bit NOR-type CAM cell when the second n-bit operand is masked and as an n-bit NAND-type CAM cell when the first n-bit operand is masked, where “n” is a positive integer greater than one, said multi-functional match cell comprising:
<claim-text>an upper bound comparison circuit responsive to an upper bound or its complement; and</claim-text>
<claim-text>a lower bound comparison circuit responsive to a lower bound or its complement;</claim-text>
</claim-text>
<claim-text>wherein the first n-bit operand is an n-bit differential signal D and /D and the second n-bit operand is an n-bit differential signal D′ and /D′;</claim-text>
<claim-text>wherein said upper bound comparison circuit is responsive to /D and /D′(or D and D′) and said lower bound comparison circuit is responsive to D and D′ (or /D and /D′): and</claim-text>
<claim-text>wherein said upper bound comparison circuit is configured to evaluate whether the first n-bit operand D[n−1, . . . , 0] applied thereto is “≦” or “&gt;” the upper bound H[n−1, . . . , 0] in accordance with the following upper bound relationship or its boolean or complementary equivalents:
<claim-text>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>GTO</i>=(((<i>GTI</i>( <o ostyle="single"><i>D</i><sub>0</sub></o>+<i>H</i><sub>0</sub>)+ <o ostyle="single"><i>D</i><sub>0</sub></o><i>H</i><sub>0</sub>)( <o ostyle="single"><i>D</i><sub>1</sub></o>+<i>H</i><sub>1</sub>)+ <o ostyle="single"><i>D</i><sub>1</sub></o><i>H</i><sub>1</sub>)( <o ostyle="single"><i>D</i><sub>2</sub></o>+<i>H</i><sub>2</sub>)+ <o ostyle="single"><i>D</i><sub>2</sub></o><i>H</i><sub>2</sub>)( <o ostyle="single"><i>D</i><sub>3</sub></o>+<i>H</i><sub>3</sub>)+ <o ostyle="single"><i>D</i><sub>3</sub></o><i>H</i><sub>3</sub>,<?in-line-formulae description="In-line Formulae" end="tail"?>
</claim-text>
</claim-text>
</claim-text>
<claim-text>where GTI is an upper bound control input signal and GTO is an upper bound control output signal.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The integrated circuit device of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein said lower bound comparison circuit is configured to evaluate whether the first n-bit operand D[n−1, . . . , 0] applied thereto is “&lt;” or “≧” the lower bound L[n−1, . . . , 0] in accordance with the following lower bound relationship or its boolean or complementary equivalents:
<claim-text>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>LTO</i>=( . . . ((<i>LTI</i>(<i>D</i><sub>0</sub>+ <o ostyle="single"><i>L</i><sub>0</sub></o>)+<i>D</i><sub>0</sub> <o ostyle="single"><i>L</i><sub>0</sub></o>)(<i>D</i><sub>1</sub>+ <o ostyle="single"><i>L</i><sub>1</sub></o>)+<i>D</i><sub>1</sub> <o ostyle="single"><i>L</i><sub>1</sub></o>) . . . (<i>D</i><sub>n−2</sub>+ <o ostyle="single"><i>L</i><sub>n−2</sub></o>)+<i>D</i><sub>n−2</sub> <o ostyle="single"><i>L</i><sub>n−2</sub></o>)(<i>D</i><sub>n−1</sub>+ <o ostyle="single"><i>L</i><sub>n−1</sub></o>)+<i>D</i><sub>n−1</sub> <o ostyle="single"><i>L</i><sub>n−1</sub></o>,<?in-line-formulae description="In-line Formulae" end="tail"?>
</claim-text>
</claim-text>
<claim-text>where LTI is a lower bound control input signal and LTO is a lower bound control output signal.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. An integrated circuit device, comprising:
<claim-text>a range match circuit configured to evaluate whether an operand D[n−1, . . . , 0] applied thereto is within a range between an upper bound H[n−1, . . . , 0] and a lower bound L[n−1, . . . , 0], in accordance with the following upper bound and lower bound relationships or their boolean or complementary equivalents:
<claim-text>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?> <o ostyle="single"><i>GTO</i></o>=( . . . (( <o ostyle="single"><i>GTI</i></o>(<i>D</i><sub>0</sub>+ <o ostyle="single"><i>H</i><sub>0</sub></o>)+<i>D</i><sub>0</sub> <o ostyle="single"><i>H</i><sub>0</sub></o>)(<i>D</i><sub>1</sub>+ <o ostyle="single"><i>H</i><sub>1</sub></o>)+<i>D</i><sub>1</sub> <o ostyle="single"><i>H</i><sub>1</sub></o>) . . . (<i>D</i><sub>n−2</sub>+ <o ostyle="single"><i>H</i><sub>n−2</sub></o>)+<i>D</i><sub>n−2</sub> <o ostyle="single"><i>H</i><sub>n−2</sub></o>)(<i>D</i><sub>n−1</sub>+ <o ostyle="single"><i>H</i><sub>n−1</sub></o>)+<i>D</i><sub>n−1</sub> <o ostyle="single"><i>H</i><sub>n−1</sub></o>, and<?in-line-formulae description="In-line Formulae" end="tail"?>
</claim-text>
<claim-text>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>LTO</i>=( . . . ((<i>LTI</i>(<i>D</i><sub>0</sub>+ <o ostyle="single"><i>L</i><sub>0</sub></o>)+<i>D</i><sub>0</sub> <o ostyle="single"><i>L</i><sub>0</sub></o>)(<i>D</i><sub>1</sub>+ <o ostyle="single"><i>L</i><sub>1</sub></o>)+<i>D</i><sub>1</sub> <o ostyle="single"><i>L</i><sub>1</sub></o>) . . . (<i>D</i><sub>n−2</sub>+ <o ostyle="single"><i>L</i><sub>n−2</sub></o>)+<i>D</i><sub>n−2</sub> <o ostyle="single"><i>L</i><sub>n−2</sub></o>)(<i>D</i><sub>n−1</sub>+ <o ostyle="single"><i>L</i><sub>n−1</sub></o>)+<i>D</i><sub>n−1</sub> <o ostyle="single"><i>L</i><sub>n−1</sub></o>,<?in-line-formulae description="In-line Formulae" end="tail"?>
</claim-text>
</claim-text>
</claim-text>
<claim-text>where LTI and /GTI are control input signals and LTO and /GTO are control output signals.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. A range match circuit, comprising:
<claim-text>an n-bit range match cell responsive to upper and lower bound control input signals and a multi-bit operand, said match cell configured to generate an upper bound control output signal that encodes a “&gt;” inequality between the multi-bit operand and an upper bound operand and a “&lt;” inequality between the multi-bit operand and a lower bound operand when the upper bound control signal is in a first logic state and the lower bound control signal is in a second logic state opposite the first logic state, where “n” is a positive integer greater than one.</claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
