{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 16:21:54 2018 " "Info: Processing started: Mon Dec 17 16:21:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dda.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dda.v" { { "Info" "ISGN_ENTITY_NAME" "1 dda " "Info: Found entity 1: dda" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file read_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 read_encoder " "Info: Found entity 1: read_encoder" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file enc_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enc_module " "Info: Found entity 1: enc_module" {  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_filter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_filter " "Info: Found entity 1: encoder_filter" {  } { { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Info: Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Info: Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Info: Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dda_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dda_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dda_module " "Info: Found entity 1: dda_module" {  } { { "dda_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "read_encoder " "Info: Elaborating entity \"read_encoder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dda_module dda_module:inst1 " "Info: Elaborating entity \"dda_module\" for hierarchy \"dda_module:inst1\"" {  } { { "read_encoder.bdf" "inst1" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 192 1200 1368 472 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dda dda_module:inst1\|dda:inst2 " "Info: Elaborating entity \"dda\" for hierarchy \"dda_module:inst1\|dda:inst2\"" {  } { { "dda_module.bdf" "inst2" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { { 208 800 928 488 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(37) " "Warning (10230): Verilog HDL assignment warning at DDA.V(37): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(38) " "Warning (10230): Verilog HDL assignment warning at DDA.V(38): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(39) " "Warning (10230): Verilog HDL assignment warning at DDA.V(39): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(40) " "Warning (10230): Verilog HDL assignment warning at DDA.V(40): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(71) " "Warning (10230): Verilog HDL assignment warning at DDA.V(71): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(72) " "Warning (10230): Verilog HDL assignment warning at DDA.V(72): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(73) " "Warning (10230): Verilog HDL assignment warning at DDA.V(73): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(74) " "Warning (10230): Verilog HDL assignment warning at DDA.V(74): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DDA.V(84) " "Warning (10230): Verilog HDL assignment warning at DDA.V(84): truncated value with size 32 to match size of target (8)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(93) " "Warning (10230): Verilog HDL assignment warning at DDA.V(93): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(103) " "Warning (10230): Verilog HDL assignment warning at DDA.V(103): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(111) " "Warning (10230): Verilog HDL assignment warning at DDA.V(111): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(119) " "Warning (10230): Verilog HDL assignment warning at DDA.V(119): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DDA.V(127) " "Warning (10230): Verilog HDL assignment warning at DDA.V(127): truncated value with size 32 to match size of target (9)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ntemp1 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"Ntemp1\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirtemp1 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"dirtemp1\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ntemp2 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"Ntemp2\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirtemp2 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"dirtemp2\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ntemp3 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"Ntemp3\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirtemp3 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"dirtemp3\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ntemp4 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"Ntemp4\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirtemp4 DDA.V(55) " "Warning (10240): Verilog HDL Always Construct warning at DDA.V(55): inferring latch(es) for variable \"dirtemp4\", which holds its previous value in one or more paths through the always construct" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirtemp4 DDA.V(83) " "Info (10041): Inferred latch for \"dirtemp4\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[0\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[0\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[1\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[1\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[2\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[2\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[3\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[3\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[4\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[4\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[5\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[5\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[6\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[6\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp4\[7\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp4\[7\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirtemp3 DDA.V(83) " "Info (10041): Inferred latch for \"dirtemp3\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[0\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[0\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[1\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[1\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[2\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[2\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[3\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[3\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[4\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[4\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[5\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[5\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[6\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[6\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp3\[7\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp3\[7\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirtemp2 DDA.V(83) " "Info (10041): Inferred latch for \"dirtemp2\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[0\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[0\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[1\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[1\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[2\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[2\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[3\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[3\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[4\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[4\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[5\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[5\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[6\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[6\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp2\[7\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp2\[7\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirtemp1 DDA.V(83) " "Info (10041): Inferred latch for \"dirtemp1\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[0\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[0\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[1\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[1\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[2\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[2\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[3\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[3\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[4\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[4\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[5\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[5\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[6\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[6\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ntemp1\[7\] DDA.V(83) " "Info (10041): Inferred latch for \"Ntemp1\[7\]\" at DDA.V(83)" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff3.tdf 1 1 " "Warning: Using design file lpm_dff3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff3 dda_module:inst1\|lpm_dff3:inst11 " "Info: Elaborating entity \"lpm_dff3\" for hierarchy \"dda_module:inst1\|lpm_dff3:inst11\"" {  } { { "dda_module.bdf" "inst11" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { { 56 456 600 136 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "lpm_ff_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff3.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff3.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff3.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_dff3.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dda_module:inst1\|74138:inst1 " "Info: Elaborating entity \"74138\" for hierarchy \"dda_module:inst1\|74138:inst1\"" {  } { { "dda_module.bdf" "inst1" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { { 288 168 288 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst1\|74138:inst1 " "Info: Elaborated megafunction instantiation \"dda_module:inst1\|74138:inst1\"" {  } { { "dda_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/dda_module.bdf" { { 288 168 288 448 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst2 " "Info: Elaborating entity \"74373b\" for hierarchy \"74373b:inst2\"" {  } { { "read_encoder.bdf" "inst2" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 136 864 1000 216 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst2 " "Info: Elaborated megafunction instantiation \"74373b:inst2\"" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 136 864 1000 216 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_module enc_module:inst " "Info: Elaborating entity \"enc_module\" for hierarchy \"enc_module:inst\"" {  } { { "read_encoder.bdf" "inst" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -48 1200 1368 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A0 A0 " "Warning: Bus \"A0\" found using same base name as \"A0\", which might lead to a name conflict." {  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 416 -176 -8 432 "A0" "" } { 464 200 360 480 "A0" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Warning: Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1..0\] A1..0 " "Warning: Converted element name(s) from \"A\[1..0\]\" to \"A1..0\"" {  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 408 -8 56 424 "A\[1..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 408 -8 56 424 "A\[1..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 enc_module:inst\|lpm_bustri0:inst16 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"enc_module:inst\|lpm_bustri0:inst16\"" {  } { { "enc_module.bdf" "inst16" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 376 488 568 416 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 enc_module:inst\|lpm_mux0:inst3 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"enc_module:inst\|lpm_mux0:inst3\"" {  } { { "enc_module.bdf" "inst3" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 352 280 432 432 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_mux0.vhd" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fnd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_fnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fnd " "Info: Found entity 1: mux_fnd" {  } { { "db/mux_fnd.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/mux_fnd.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fnd enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\|mux_fnd:auto_generated " "Info: Elaborating entity \"mux_fnd\" for hierarchy \"enc_module:inst\|lpm_mux0:inst3\|LPM_MUX:lpm_mux_component\|mux_fnd:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder enc_module:inst\|encoder:inst1 " "Info: Elaborating entity \"encoder\" for hierarchy \"enc_module:inst\|encoder:inst1\"" {  } { { "enc_module.bdf" "inst1" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 8 392 536 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.tdf 1 1 " "Warning: Using design file lpm_counter1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 enc_module:inst\|encoder:inst1\|lpm_counter1:inst " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\"" {  } { { "encoder.bdf" "inst" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder.bdf" { { 168 712 856 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "lpm_counter_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t2h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_t2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t2h " "Info: Found entity 1: cntr_t2h" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t2h enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated " "Info: Elaborating entity \"cntr_t2h\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_xor0.tdf 1 1 " "Warning: Using design file lpm_xor0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Info: Found entity 1: lpm_xor0" {  } { { "lpm_xor0.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_xor0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor0 enc_module:inst\|encoder:inst1\|lpm_xor0:inst2 " "Info: Elaborating entity \"lpm_xor0\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\"" {  } { { "encoder.bdf" "inst2" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder.bdf" { { 184 584 648 272 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor0.tdf" "lpm_xor_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_xor0.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor0.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_xor0.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"enc_module:inst\|encoder:inst1\|lpm_xor0:inst2\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_xor0.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_xor0.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_filter enc_module:inst\|encoder_filter:inst7 " "Info: Elaborating entity \"encoder_filter\" for hierarchy \"enc_module:inst\|encoder_filter:inst7\"" {  } { { "enc_module.bdf" "inst7" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { -40 32 128 88 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 enc_module:inst\|lpm_counter0:inst " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"enc_module:inst\|lpm_counter0:inst\"" {  } { { "enc_module.bdf" "inst" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 264 16 160 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7h " "Info: Found entity 1: cntr_g7h" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g7h enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated " "Info: Elaborating entity \"cntr_g7h\" for hierarchy \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|74 " "Warning: Converted tri-state buffer \"74373b:inst2\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|73 " "Warning: Converted tri-state buffer \"74373b:inst2\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|72 " "Warning: Converted tri-state buffer \"74373b:inst2\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|71 " "Warning: Converted tri-state buffer \"74373b:inst2\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|70 " "Warning: Converted tri-state buffer \"74373b:inst2\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|69 " "Warning: Converted tri-state buffer \"74373b:inst2\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|68 " "Warning: Converted tri-state buffer \"74373b:inst2\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst2\|67 " "Warning: Converted tri-state buffer \"74373b:inst2\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Info: Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "317 " "Info: Implemented 317 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 16:21:56 2018 " "Info: Processing ended: Mon Dec 17 16:21:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 16:21:57 2018 " "Info: Processing started: Mon Dec 17 16:21:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "read_encoder EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"read_encoder\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 39 " "Critical Warning: No exact pin location assignment(s) for 3 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSW1 " "Info: Pin LSW1 not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { LSW1 } } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 584 808 976 600 "LSW1" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/" 0 { } { { 0 { 0 ""} 0 1348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSW2 " "Info: Pin LSW2 not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { LSW2 } } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 648 808 976 664 "LSW2" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/" 0 { } { { 0 { 0 ""} 0 1355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LSW3 " "Info: Pin LSW3 not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { LSW3 } } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 712 808 976 728 "LSW3" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSW3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/" 0 { } { { 0 { 0 ""} 0 1362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_20M Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK_20M\" to use Global clock in PIN 12" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 40 816 984 56 "CLK_20M" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "P_WRITE Global clock " "Info: Automatically promoted some destinations of signal \"P_WRITE\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dda_module:inst1\|dda:inst2\|dir1~0 " "Info: Destination \"dda_module:inst1\|dda:inst2\|dir1~0\" may be non-global or may not use global clock" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -8 816 984 8 "P_WRITE" "" } { -16 984 1056 0 "P_WRITE" "" } { 304 1112 1200 320 "P_WRITE" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "P_WRITE " "Info: Pin \"P_WRITE\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/programs/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin/pin_planner.ppl" { P_WRITE } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_WRITE" } } } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -8 816 984 8 "P_WRITE" "" } { -16 984 1056 0 "P_WRITE" "" } { 304 1112 1200 320 "P_WRITE" "" } } } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/" 0 { } { { 0 { 0 ""} 0 1340 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 3 0 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 25 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 15 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIR4 " "Warning: Node \"DIR4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIR4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIR5 " "Warning: Node \"DIR5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIR5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIR6 " "Warning: Node \"DIR6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIR6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC4\[1\] " "Warning: Node \"ENC4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENC4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC4\[2\] " "Warning: Node \"ENC4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENC4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC5\[1\] " "Warning: Node \"ENC5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENC5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC5\[2\] " "Warning: Node \"ENC5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENC5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC6\[1\] " "Warning: Node \"ENC6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENC6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENC6\[2\] " "Warning: Node \"ENC6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENC6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PULSE4 " "Warning: Node \"PULSE4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PULSE5 " "Warning: Node \"PULSE5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PULSE6 " "Warning: Node \"PULSE6\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.223 ns register pin " "Info: Estimated most critical path is register to pin delay of 8.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns enc_module:inst5\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\] 1 REG LAB_X3_Y6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y6; Fanout = 4; REG Node = 'enc_module:inst5\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.914 ns) 3.046 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\]~41 2 COMB LAB_X6_Y7 1 " "Info: 2: + IC(2.132 ns) + CELL(0.914 ns) = 3.046 ns; Loc. = LAB_X6_Y7; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\]~41'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.046 ns" { enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.855 ns) + CELL(2.322 ns) 8.223 ns DATA\[3\] 3 PIN PIN_70 0 " "Info: 3: + IC(2.855 ns) + CELL(2.322 ns) = 8.223 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'DATA\[3\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~41 DATA[3] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 39.35 % ) " "Info: Total cell delay = 3.236 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.987 ns ( 60.65 % ) " "Info: Total interconnect delay = 4.987 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.223 ns" { enc_module:inst5|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~41 DATA[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Info: Average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 16:21:58 2018 " "Info: Processing ended: Mon Dec 17 16:21:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 16:21:58 2018 " "Info: Processing started: Mon Dec 17 16:21:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 16:21:59 2018 " "Info: Processing ended: Mon Dec 17 16:21:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 16:21:59 2018 " "Info: Processing started: Mon Dec 17 16:21:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[7\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[7\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[7\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[7\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp2\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp2\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[7\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[7\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp3\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp3\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 83 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|17 " "Warning: Node \"74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|19 " "Warning: Node \"74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|18 " "Warning: Node \"74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|15 " "Warning: Node \"74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|16 " "Warning: Node \"74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|14 " "Warning: Node \"74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|12 " "Warning: Node \"74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|13 " "Warning: Node \"74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|dirtemp1 " "Warning: Node \"dda_module:inst1\|dda:inst2\|dirtemp1\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|dirtemp2 " "Warning: Node \"dda_module:inst1\|dda:inst2\|dirtemp2\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|dirtemp3 " "Warning: Node \"dda_module:inst1\|dda:inst2\|dirtemp3\" is a latch" {  } { { "DDA.V" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/DDA.V" 50 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_20M " "Info: Assuming node \"CLK_20M\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 40 816 984 56 "CLK_20M" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_20M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -48 456 624 -32 "NADV" "" } { -56 624 680 -40 "NADV" "" } { 192 760 800 208 "NADV" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NE1 " "Info: Assuming node \"NE1\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -24 456 624 -8 "NE1" "" } { 400 808 872 416 "NE1" "" } { -32 624 680 -16 "NE1" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NE1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NWE " "Info: Assuming node \"NWE\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 24 456 624 40 "NWE" "" } { 16 624 680 32 "NWE" "" } { 272 1112 1200 288 "NWE" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "P_WRITE " "Info: Assuming node \"P_WRITE\" is a latch enable. Will not compute fmax for this pin." {  } { { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -8 816 984 8 "P_WRITE" "" } { -16 984 1056 0 "P_WRITE" "" } { 304 1112 1200 320 "P_WRITE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|13 " "Info: Detected ripple clock \"74373b:inst2\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|12 " "Info: Detected ripple clock \"74373b:inst2\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|14 " "Info: Detected ripple clock \"74373b:inst2\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|16 " "Info: Detected ripple clock \"74373b:inst2\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|18 " "Info: Detected ripple clock \"74373b:inst2\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|19 " "Info: Detected ripple clock \"74373b:inst2\|19\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|17 " "Info: Detected ripple clock \"74373b:inst2\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|16~1 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|16~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|16~0 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|16~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "enc_module:inst5\|inst11~0 " "Info: Detected gated clock \"enc_module:inst5\|inst11~0\" as buffer" {  } { { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "enc_module:inst5\|inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|17 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|17\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 160 568 632 232 "17" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|16 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|16\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|15 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|15\" as buffer" {  } { { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_20M register enc_module:inst\|encoder_filter:inst7\|inst3 register enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 64.43 MHz 15.52 ns Internal " "Info: Clock \"CLK_20M\" has Internal fmax of 64.43 MHz between source register \"enc_module:inst\|encoder_filter:inst7\|inst3\" and destination register \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]\" (period= 15.52 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.051 ns + Longest register register " "Info: + Longest register to register delay is 7.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns enc_module:inst\|encoder_filter:inst7\|inst3 1 REG LC_X4_Y4_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N9; Fanout = 4; REG Node = 'enc_module:inst\|encoder_filter:inst7\|inst3'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.200 ns) 1.133 ns enc_module:inst\|encoder:inst1\|inst7~0 2 COMB LC_X4_Y4_N8 27 " "Info: 2: + IC(0.933 ns) + CELL(0.200 ns) = 1.133 ns; Loc. = LC_X4_Y4_N8; Fanout = 27; COMB Node = 'enc_module:inst\|encoder:inst1\|inst7~0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { enc_module:inst|encoder_filter:inst7|inst3 enc_module:inst|encoder:inst1|inst7~0 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder.bdf" { { 88 584 648 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.777 ns) + CELL(0.747 ns) 4.657 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT 3 COMB LC_X5_Y6_N5 2 " "Info: 3: + IC(2.777 ns) + CELL(0.747 ns) = 4.657 ns; Loc. = LC_X5_Y6_N5; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { enc_module:inst|encoder:inst1|inst7~0 enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.780 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT 4 COMB LC_X5_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.780 ns; Loc. = LC_X5_Y6_N6; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.903 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT 5 COMB LC_X5_Y6_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.903 ns; Loc. = LC_X5_Y6_N7; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.026 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT 6 COMB LC_X5_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.026 ns; Loc. = LC_X5_Y6_N8; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 5.425 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT 7 COMB LC_X5_Y6_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 5.425 ns; Loc. = LC_X5_Y6_N9; Fanout = 6; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 7.051 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 8 REG LC_X6_Y6_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(1.626 ns) = 7.051 ns; Loc. = LC_X6_Y6_N4; Fanout = 3; REG Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.341 ns ( 47.38 % ) " "Info: Total cell delay = 3.341 ns ( 47.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.710 ns ( 52.62 % ) " "Info: Total interconnect delay = 3.710 ns ( 52.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { enc_module:inst|encoder_filter:inst7|inst3 enc_module:inst|encoder:inst1|inst7~0 enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.051 ns" { enc_module:inst|encoder_filter:inst7|inst3 {} enc_module:inst|encoder:inst1|inst7~0 {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.933ns 2.777ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 7.842 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_20M\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_20M 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'CLK_20M'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 40 816 984 56 "CLK_20M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N9 53 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 53; REG Node = 'enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 3 REG LC_X6_Y6_N4 3 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X6_Y6_N4; Fanout = 3; REG Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 7.842 ns - Longest register " "Info: - Longest clock path from clock \"CLK_20M\" to source register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_20M 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'CLK_20M'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 40 816 984 56 "CLK_20M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N9 53 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N9; Fanout = 53; REG Node = 'enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns enc_module:inst\|encoder_filter:inst7\|inst3 3 REG LC_X4_Y4_N9 4 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X4_Y4_N9; Fanout = 4; REG Node = 'enc_module:inst\|encoder_filter:inst7\|inst3'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder_filter:inst7|inst3 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder_filter:inst7|inst3 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "encoder_filter.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } } { "db/cntr_t2h.tdf" "" { Text "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { enc_module:inst|encoder_filter:inst7|inst3 enc_module:inst|encoder:inst1|inst7~0 enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.051 ns" { enc_module:inst|encoder_filter:inst7|inst3 {} enc_module:inst|encoder:inst1|inst7~0 {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.933ns 2.777ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst7|inst3 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder_filter:inst7|inst3 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "NE1 " "Info: No valid register-to-register data paths exist for clock \"NE1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "NWE " "Info: No valid register-to-register data paths exist for clock \"NWE\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74373b:inst2\|18 DATA\[6\] NADV 3.125 ns register " "Info: tsu for register \"74373b:inst2\|18\" (data pin = \"DATA\[6\]\", clock pin = \"NADV\") is 3.125 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.937 ns + Longest pin register " "Info: + Longest pin to register delay is 4.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA\[6\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'DATA\[6\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DATA~9 2 COMB IOC_X7_Y8_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y8_N1; Fanout = 4; COMB Node = 'DATA~9'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DATA[6] DATA~9 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.294 ns) + CELL(0.511 ns) 4.937 ns 74373b:inst2\|18 3 REG LC_X12_Y5_N4 1 " "Info: 3: + IC(3.294 ns) + CELL(0.511 ns) = 4.937 ns; Loc. = LC_X12_Y5_N4; Fanout = 1; REG Node = '74373b:inst2\|18'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.805 ns" { DATA~9 74373b:inst2|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 33.28 % ) " "Info: Total cell delay = 1.643 ns ( 33.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.294 ns ( 66.72 % ) " "Info: Total interconnect delay = 3.294 ns ( 66.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { DATA[6] DATA~9 74373b:inst2|18 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.937 ns" { DATA[6] {} DATA~9 {} 74373b:inst2|18 {} } { 0.000ns 0.000ns 3.294ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.822 ns + " "Info: + Micro setup delay of destination is 1.822 ns" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 3.634 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to destination register is 3.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 8; CLK Node = 'NADV'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -48 456 624 -32 "NADV" "" } { -56 624 680 -40 "NADV" "" } { 192 760 800 208 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.302 ns) + CELL(0.200 ns) 3.634 ns 74373b:inst2\|18 2 REG LC_X12_Y5_N4 1 " "Info: 2: + IC(2.302 ns) + CELL(0.200 ns) = 3.634 ns; Loc. = LC_X12_Y5_N4; Fanout = 1; REG Node = '74373b:inst2\|18'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { NADV 74373b:inst2|18 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 36.65 % ) " "Info: Total cell delay = 1.332 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.302 ns ( 63.35 % ) " "Info: Total interconnect delay = 2.302 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.634 ns" { NADV 74373b:inst2|18 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.634 ns" { NADV {} NADV~combout {} 74373b:inst2|18 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { DATA[6] DATA~9 74373b:inst2|18 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.937 ns" { DATA[6] {} DATA~9 {} 74373b:inst2|18 {} } { 0.000ns 0.000ns 3.294ns } { 0.000ns 1.132ns 0.511ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.634 ns" { NADV 74373b:inst2|18 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.634 ns" { NADV {} NADV~combout {} 74373b:inst2|18 {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV DATA\[13\] 74373b:inst2\|14 17.527 ns register " "Info: tco from clock \"NADV\" to destination pin \"DATA\[13\]\" through register \"74373b:inst2\|14\" is 17.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 4.547 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 4.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 8; CLK Node = 'NADV'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -48 456 624 -32 "NADV" "" } { -56 624 680 -40 "NADV" "" } { 192 760 800 208 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.215 ns) + CELL(0.200 ns) 4.547 ns 74373b:inst2\|14 2 REG LC_X10_Y7_N8 3 " "Info: 2: + IC(3.215 ns) + CELL(0.200 ns) = 4.547 ns; Loc. = LC_X10_Y7_N8; Fanout = 3; REG Node = '74373b:inst2\|14'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.415 ns" { NADV 74373b:inst2|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 29.29 % ) " "Info: Total cell delay = 1.332 ns ( 29.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.215 ns ( 70.71 % ) " "Info: Total interconnect delay = 3.215 ns ( 70.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { NADV 74373b:inst2|14 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { NADV {} NADV~combout {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 3.215ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.980 ns + Longest register pin " "Info: + Longest register to pin delay is 12.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74373b:inst2\|14 1 REG LC_X10_Y7_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N8; Fanout = 3; REG Node = '74373b:inst2\|14'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst2|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.910 ns) + CELL(0.740 ns) 4.650 ns enc_module:inst5\|inst11~2 2 COMB LC_X11_Y6_N1 32 " "Info: 2: + IC(3.910 ns) + CELL(0.740 ns) = 4.650 ns; Loc. = LC_X11_Y6_N1; Fanout = 32; COMB Node = 'enc_module:inst5\|inst11~2'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { 74373b:inst2|14 enc_module:inst5|inst11~2 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.511 ns) 7.962 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[13\]~21 3 COMB LC_X7_Y5_N5 1 " "Info: 3: + IC(2.801 ns) + CELL(0.511 ns) = 7.962 ns; Loc. = LC_X7_Y5_N5; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[13\]~21'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { enc_module:inst5|inst11~2 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.696 ns) + CELL(2.322 ns) 12.980 ns DATA\[13\] 4 PIN PIN_81 0 " "Info: 4: + IC(2.696 ns) + CELL(2.322 ns) = 12.980 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'DATA\[13\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 DATA[13] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.573 ns ( 27.53 % ) " "Info: Total cell delay = 3.573 ns ( 27.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.407 ns ( 72.47 % ) " "Info: Total interconnect delay = 9.407 ns ( 72.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.980 ns" { 74373b:inst2|14 enc_module:inst5|inst11~2 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 DATA[13] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.980 ns" { 74373b:inst2|14 {} enc_module:inst5|inst11~2 {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 {} DATA[13] {} } { 0.000ns 3.910ns 2.801ns 2.696ns } { 0.000ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { NADV 74373b:inst2|14 } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.547 ns" { NADV {} NADV~combout {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 3.215ns } { 0.000ns 1.132ns 0.200ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.980 ns" { 74373b:inst2|14 enc_module:inst5|inst11~2 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 DATA[13] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.980 ns" { 74373b:inst2|14 {} enc_module:inst5|inst11~2 {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 {} DATA[13] {} } { 0.000ns 3.910ns 2.801ns 2.696ns } { 0.000ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NE1 DATA\[13\] 13.878 ns Longest " "Info: Longest tpd from source pin \"NE1\" to destination pin \"DATA\[13\]\" is 13.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NE1 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'NE1'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NE1 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -24 456 624 -8 "NE1" "" } { 400 808 872 416 "NE1" "" } { -32 624 680 -16 "NE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.602 ns) + CELL(0.200 ns) 3.934 ns enc_module:inst5\|inst11~0 2 COMB LC_X11_Y6_N3 3 " "Info: 2: + IC(2.602 ns) + CELL(0.200 ns) = 3.934 ns; Loc. = LC_X11_Y6_N3; Fanout = 3; COMB Node = 'enc_module:inst5\|inst11~0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { NE1 enc_module:inst5|inst11~0 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.914 ns) 5.548 ns enc_module:inst5\|inst11~2 3 COMB LC_X11_Y6_N1 32 " "Info: 3: + IC(0.700 ns) + CELL(0.914 ns) = 5.548 ns; Loc. = LC_X11_Y6_N1; Fanout = 32; COMB Node = 'enc_module:inst5\|inst11~2'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { enc_module:inst5|inst11~0 enc_module:inst5|inst11~2 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.511 ns) 8.860 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[13\]~21 4 COMB LC_X7_Y5_N5 1 " "Info: 4: + IC(2.801 ns) + CELL(0.511 ns) = 8.860 ns; Loc. = LC_X7_Y5_N5; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[13\]~21'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { enc_module:inst5|inst11~2 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.696 ns) + CELL(2.322 ns) 13.878 ns DATA\[13\] 5 PIN PIN_81 0 " "Info: 5: + IC(2.696 ns) + CELL(2.322 ns) = 13.878 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'DATA\[13\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 DATA[13] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.079 ns ( 36.60 % ) " "Info: Total cell delay = 5.079 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.799 ns ( 63.40 % ) " "Info: Total interconnect delay = 8.799 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.878 ns" { NE1 enc_module:inst5|inst11~0 enc_module:inst5|inst11~2 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 DATA[13] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "13.878 ns" { NE1 {} NE1~combout {} enc_module:inst5|inst11~0 {} enc_module:inst5|inst11~2 {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[13]~21 {} DATA[13] {} } { 0.000ns 0.000ns 2.602ns 0.700ns 2.801ns 2.696ns } { 0.000ns 1.132ns 0.200ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] DATA\[1\] NADV 11.470 ns register " "Info: th for register \"dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"DATA\[1\]\", clock pin = \"NADV\") is 11.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 14.971 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 14.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 8; CLK Node = 'NADV'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { -48 456 624 -32 "NADV" "" } { -56 624 680 -40 "NADV" "" } { 192 760 800 208 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.304 ns) + CELL(0.200 ns) 3.636 ns 74373b:inst2\|17 2 REG LC_X12_Y5_N1 1 " "Info: 2: + IC(2.304 ns) + CELL(0.200 ns) = 3.636 ns; Loc. = LC_X12_Y5_N1; Fanout = 1; REG Node = '74373b:inst2\|17'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { NADV 74373b:inst2|17 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.914 ns) 6.284 ns enc_module:inst5\|inst11~0 3 COMB LC_X11_Y6_N3 3 " "Info: 3: + IC(1.734 ns) + CELL(0.914 ns) = 6.284 ns; Loc. = LC_X11_Y6_N3; Fanout = 3; COMB Node = 'enc_module:inst5\|inst11~0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { 74373b:inst2|17 enc_module:inst5|inst11~0 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.200 ns) 8.332 ns dda_module:inst1\|74138:inst1\|16~0 4 COMB LC_X10_Y7_N5 2 " "Info: 4: + IC(1.848 ns) + CELL(0.200 ns) = 8.332 ns; Loc. = LC_X10_Y7_N5; Fanout = 2; COMB Node = 'dda_module:inst1\|74138:inst1\|16~0'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { enc_module:inst5|inst11~0 dda_module:inst1|74138:inst1|16~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.511 ns) 10.802 ns dda_module:inst1\|74138:inst1\|15 5 COMB LC_X11_Y6_N8 9 " "Info: 5: + IC(1.959 ns) + CELL(0.511 ns) = 10.802 ns; Loc. = LC_X11_Y6_N8; Fanout = 9; COMB Node = 'dda_module:inst1\|74138:inst1\|15'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { dda_module:inst1|74138:inst1|16~0 dda_module:inst1|74138:inst1|15 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.251 ns) + CELL(0.918 ns) 14.971 ns dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] 6 REG LC_X11_Y6_N6 1 " "Info: 6: + IC(3.251 ns) + CELL(0.918 ns) = 14.971 ns; Loc. = LC_X11_Y6_N6; Fanout = 1; REG Node = 'dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { dda_module:inst1|74138:inst1|15 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.875 ns ( 25.88 % ) " "Info: Total cell delay = 3.875 ns ( 25.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.096 ns ( 74.12 % ) " "Info: Total interconnect delay = 11.096 ns ( 74.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.971 ns" { NADV 74373b:inst2|17 enc_module:inst5|inst11~0 dda_module:inst1|74138:inst1|16~0 dda_module:inst1|74138:inst1|15 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "14.971 ns" { NADV {} NADV~combout {} 74373b:inst2|17 {} enc_module:inst5|inst11~0 {} dda_module:inst1|74138:inst1|16~0 {} dda_module:inst1|74138:inst1|15 {} dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.304ns 1.734ns 1.848ns 1.959ns 3.251ns } { 0.000ns 1.132ns 0.200ns 0.914ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.722 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA\[1\] 1 PIN PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_72; Fanout = 1; PIN Node = 'DATA\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DATA~14 2 COMB IOC_X13_Y6_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X13_Y6_N1; Fanout = 4; COMB Node = 'DATA~14'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DATA[1] DATA~14 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/read_encoder.bdf" { { 48 456 632 64 "DATA\[15..0\]" "" } { -32 1368 1450 -16 "DATA\[15..0\]" "" } { 40 632 714 56 "DATA\[15..0\]" "" } { 208 1112 1200 224 "DATA\[15..0\]" "" } { 160 760 864 176 "DATA\[7..0\]" "" } { -32 1728 1810 -16 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.591 ns) 3.722 ns dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LC_X11_Y6_N6 1 " "Info: 3: + IC(1.999 ns) + CELL(0.591 ns) = 3.722 ns; Loc. = LC_X11_Y6_N6; Fanout = 1; REG Node = 'dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { DATA~14 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 46.29 % ) " "Info: Total cell delay = 1.723 ns ( 46.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.999 ns ( 53.71 % ) " "Info: Total interconnect delay = 1.999 ns ( 53.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.722 ns" { DATA[1] DATA~14 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.722 ns" { DATA[1] {} DATA~14 {} dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.999ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.971 ns" { NADV 74373b:inst2|17 enc_module:inst5|inst11~0 dda_module:inst1|74138:inst1|16~0 dda_module:inst1|74138:inst1|15 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "14.971 ns" { NADV {} NADV~combout {} 74373b:inst2|17 {} enc_module:inst5|inst11~0 {} dda_module:inst1|74138:inst1|16~0 {} dda_module:inst1|74138:inst1|15 {} dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.304ns 1.734ns 1.848ns 1.959ns 3.251ns } { 0.000ns 1.132ns 0.200ns 0.914ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.722 ns" { DATA[1] DATA~14 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.722 ns" { DATA[1] {} DATA~14 {} dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.999ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 38 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 16:22:00 2018 " "Info: Processing ended: Mon Dec 17 16:22:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 17 16:22:01 2018 " "Info: Processing started: Mon Dec 17 16:22:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "read_encoder.vo read_encoder_v.sdo D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/simulation/activehdl/ simulation " "Info: Generated files \"read_encoder.vo\" and \"read_encoder_v.sdo\" in directory \"D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "read_encoder.vo read_encoder_v.sdo D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/timing/primetime/ timing analysis " "Info: Generated files \"read_encoder.vo\" and \"read_encoder_v.sdo\" in directory \"D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/timing/primetime/read_encoder_pt_v.tcl " "Info: Generated PrimeTime Tcl script file D:/AutoLab/SCARA/F7MAX2_CNC4truc_20us/timing/primetime/read_encoder_pt_v.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 17 16:22:01 2018 " "Info: Processing ended: Mon Dec 17 16:22:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Info: Quartus II Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
