
XMC4500_IO_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004c4c  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08004c4c  0c004c4c  0000cc4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000048  08004c5c  0c004c5c  0000cc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00018000  2**0
                  ALLOC
  4 .bss          00000460  20000800  20000800  00018000  2**2
                  ALLOC
  5 .data         00000008  20000c60  0c004cb0  00010c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 00000488  00000000  00000000  00010c68  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000616e  00000000  00000000  000110f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000132f  00000000  00000000  0001725e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006865  00000000  00000000  0001858d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000bcc  00000000  00000000  0001edf4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00098404  00000000  00000000  0001f9c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001406  00000000  00000000  000b7dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000380  00000000  00000000  000b91d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000003cd  00000000  00000000  000b9550  2**0
                  CONTENTS, READONLY
 15 .debug_macro  00019842  00000000  00000000  000b991d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 b7 02 00 08 c7 02 00 08     ... ............
 8000010:	d7 02 00 08 e7 02 00 08 f7 02 00 08 00 00 00 00     ................
	...
 800002c:	07 03 00 08 17 03 00 08 00 00 00 00 27 03 00 08     ............'...
 800003c:	37 03 00 08 47 03 00 08 57 03 00 08 67 03 00 08     7...G...W...g...
 800004c:	77 03 00 08 87 03 00 08 97 03 00 08 a7 03 00 08     w...............
 800005c:	b7 03 00 08 c7 03 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 d7 03 00 08 00 00 00 00 e7 03 00 08     ................
 800007c:	f7 03 00 08 07 04 00 08 17 04 00 08 27 04 00 08     ............'...
 800008c:	37 04 00 08 47 04 00 08 57 04 00 08 67 04 00 08     7...G...W...g...
 800009c:	77 04 00 08 87 04 00 08 97 04 00 08 a7 04 00 08     w...............
 80000ac:	b7 04 00 08 c7 04 00 08 d7 04 00 08 e7 04 00 08     ................
 80000bc:	f7 04 00 08 07 05 00 08 17 05 00 08 27 05 00 08     ............'...
 80000cc:	37 05 00 08 47 05 00 08 57 05 00 08 67 05 00 08     7...G...W...g...
 80000dc:	77 05 00 08 87 05 00 08 97 05 00 08 a7 05 00 08     w...............
 80000ec:	b7 05 00 08 c7 05 00 08 d7 05 00 08 e7 05 00 08     ................
 80000fc:	f7 05 00 08 07 06 00 08 15 06 00 08 23 06 00 08     ............#...
 800010c:	31 06 00 08 3f 06 00 08 4d 06 00 08 5b 06 00 08     1...?...M...[...
 800011c:	69 06 00 08 77 06 00 08 85 06 00 08 93 06 00 08     i...w...........
 800012c:	a1 06 00 08 af 06 00 08 bd 06 00 08 cb 06 00 08     ................
 800013c:	d9 06 00 08 e7 06 00 08 f5 06 00 08 03 07 00 08     ................
 800014c:	11 07 00 08 1f 07 00 08 2d 07 00 08 3b 07 00 08     ........-...;...
 800015c:	49 07 00 08 00 00 00 00 00 00 00 00 00 00 00 00     I...............
 800016c:	00 00 00 00 57 07 00 08 65 07 00 08 73 07 00 08     ....W...e...s...
 800017c:	81 07 00 08 8f 07 00 08 9d 07 00 08 ab 07 00 08     ................
 800018c:	b9 07 00 08 c7 07 00 08 d5 07 00 08 e3 07 00 08     ................
 800019c:	f1 07 00 08 ff 07 00 08 0d 08 00 08 1b 08 00 08     ................
 80001ac:	29 08 00 08 37 08 00 08 45 08 00 08 53 08 00 08     )...7...E...S...
 80001bc:	61 08 00 08 6f 08 00 08 7d 08 00 08 8b 08 00 08     a...o...}.......
 80001cc:	99 08 00 08 a7 08 00 08 b5 08 00 08 c3 08 00 08     ................
 80001dc:	00 00 00 00 d1 08 00 08 df 08 00 08 ed 08 00 08     ................
 80001ec:	fb 08 00 08 09 09 00 08 00 00 00 00 17 09 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000ae1 	.word	0x08000ae1

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08003d2d 	.word	0x08003d2d

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	4819      	ldr	r0, [pc, #100]	; (8000284 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491a      	ldr	r1, [pc, #104]	; (8000288 <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1a      	ldr	r2, [pc, #104]	; (800028c <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 800d 	beq.w	8000242 <SKIPCOPY>

08000228 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000228:	ea4f 0292 	mov.w	r2, r2, lsr #2

0800022c <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 800022c:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 800022e:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 8000230:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 8000232:	f000 8006 	beq.w	8000242 <SKIPCOPY>
   ADD R0,#4
 8000236:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 800023a:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 800023e:	f7ff bff5 	b.w	800022c <COPYLOOP>

08000242 <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000242:	4813      	ldr	r0, [pc, #76]	; (8000290 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000244:	4913      	ldr	r1, [pc, #76]	; (8000294 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000246:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000248:	f000 800c 	beq.w	8000264 <SKIPCLEAR>

0800024c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800024c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000250:	f04f 0200 	mov.w	r2, #0

08000254 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000254:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000256:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000258:	f000 8004 	beq.w	8000264 <SKIPCLEAR>
   ADD R0,#4
 800025c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000260:	f7ff bff8 	b.w	8000254 <CLEARLOOP>

08000264 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000264:	480c      	ldr	r0, [pc, #48]	; (8000298 <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 8000266:	490d      	ldr	r1, [pc, #52]	; (800029c <SKIPCLEAR+0x38>)
   STR R0,[R1]
 8000268:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800026a:	480d      	ldr	r0, [pc, #52]	; (80002a0 <SKIPCLEAR+0x3c>)
   BLX R0
 800026c:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800026e:	480d      	ldr	r0, [pc, #52]	; (80002a4 <SKIPCLEAR+0x40>)
   BLX R0
 8000270:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000272:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002a8 <SKIPCLEAR+0x44>
   MOV R0,#0
 8000276:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800027a:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800027e:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002ac <SKIPCLEAR+0x48>
 8000282:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000284:	0c004cb0 	.word	0x0c004cb0
   LDR R1, =__Xmc4500_sData
 8000288:	20000c60 	.word	0x20000c60
   LDR R2, =__Xmc4500_Data_Size
 800028c:	00000008 	.word	0x00000008
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000290:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000294:	00000460 	.word	0x00000460
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000298:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 800029c:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002a0:	08000b7d 	.word	0x08000b7d
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002a4:	08004bb9 	.word	0x08004bb9
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002a8:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002ac:	08001d51 	.word	0x08001d51
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002b0:	bf00      	nop
     BX LR
 80002b2:	4770      	bx	lr

080002b4 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002b4:	e7fe      	b.n	80002b4 <NMI_Handler>

080002b6 <NMI_Handler_Veneer>:
 80002b6:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8000928 <GPDMA1_0_IRQHandler_Veneer+0x12>
 80002ba:	b500      	push	{lr}
 80002bc:	b081      	sub	sp, #4
 80002be:	4780      	blx	r0
 80002c0:	b001      	add	sp, #4
 80002c2:	bd00      	pop	{pc}

080002c4 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002c4:	e7fe      	b.n	80002c4 <HardFault_Handler>

080002c6 <HardFault_Handler_Veneer>:
 80002c6:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 800092c <GPDMA1_0_IRQHandler_Veneer+0x16>
 80002ca:	b500      	push	{lr}
 80002cc:	b081      	sub	sp, #4
 80002ce:	4780      	blx	r0
 80002d0:	b001      	add	sp, #4
 80002d2:	bd00      	pop	{pc}

080002d4 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002d4:	e7fe      	b.n	80002d4 <MemManage_Handler>

080002d6 <MemManage_Handler_Veneer>:
 80002d6:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000930 <GPDMA1_0_IRQHandler_Veneer+0x1a>
 80002da:	b500      	push	{lr}
 80002dc:	b081      	sub	sp, #4
 80002de:	4780      	blx	r0
 80002e0:	b001      	add	sp, #4
 80002e2:	bd00      	pop	{pc}

080002e4 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002e4:	e7fe      	b.n	80002e4 <BusFault_Handler>

080002e6 <BusFault_Handler_Veneer>:
 80002e6:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000934 <GPDMA1_0_IRQHandler_Veneer+0x1e>
 80002ea:	b500      	push	{lr}
 80002ec:	b081      	sub	sp, #4
 80002ee:	4780      	blx	r0
 80002f0:	b001      	add	sp, #4
 80002f2:	bd00      	pop	{pc}

080002f4 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80002f4:	e7fe      	b.n	80002f4 <UsageFault_Handler>

080002f6 <UsageFault_Handler_Veneer>:
 80002f6:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000938 <GPDMA1_0_IRQHandler_Veneer+0x22>
 80002fa:	b500      	push	{lr}
 80002fc:	b081      	sub	sp, #4
 80002fe:	4780      	blx	r0
 8000300:	b001      	add	sp, #4
 8000302:	bd00      	pop	{pc}

08000304 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000304:	e7fe      	b.n	8000304 <SVC_Handler>

08000306 <SVC_Handler_Veneer>:
 8000306:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 800093c <GPDMA1_0_IRQHandler_Veneer+0x26>
 800030a:	b500      	push	{lr}
 800030c:	b081      	sub	sp, #4
 800030e:	4780      	blx	r0
 8000310:	b001      	add	sp, #4
 8000312:	bd00      	pop	{pc}

08000314 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000314:	e7fe      	b.n	8000314 <DebugMon_Handler>

08000316 <DebugMon_Handler_Veneer>:
 8000316:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000940 <GPDMA1_0_IRQHandler_Veneer+0x2a>
 800031a:	b500      	push	{lr}
 800031c:	b081      	sub	sp, #4
 800031e:	4780      	blx	r0
 8000320:	b001      	add	sp, #4
 8000322:	bd00      	pop	{pc}

08000324 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000324:	e7fe      	b.n	8000324 <PendSV_Handler>

08000326 <PendSV_Handler_Veneer>:
 8000326:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000944 <GPDMA1_0_IRQHandler_Veneer+0x2e>
 800032a:	b500      	push	{lr}
 800032c:	b081      	sub	sp, #4
 800032e:	4780      	blx	r0
 8000330:	b001      	add	sp, #4
 8000332:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000334:	e7fe      	b.n	8000334 <PendSV_Handler_Veneer+0xe>

08000336 <SysTick_Handler_Veneer>:
 8000336:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000948 <GPDMA1_0_IRQHandler_Veneer+0x32>
 800033a:	b500      	push	{lr}
 800033c:	b081      	sub	sp, #4
 800033e:	4780      	blx	r0
 8000340:	b001      	add	sp, #4
 8000342:	bd00      	pop	{pc}

08000344 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000344:	e7fe      	b.n	8000344 <SCU_0_IRQHandler>

08000346 <SCU_0_IRQHandler_Veneer>:
 8000346:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 800094c <GPDMA1_0_IRQHandler_Veneer+0x36>
 800034a:	b500      	push	{lr}
 800034c:	b081      	sub	sp, #4
 800034e:	4780      	blx	r0
 8000350:	b001      	add	sp, #4
 8000352:	bd00      	pop	{pc}

08000354 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000354:	e7fe      	b.n	8000354 <ERU0_0_IRQHandler>

08000356 <ERU0_0_IRQHandler_Veneer>:
 8000356:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000950 <GPDMA1_0_IRQHandler_Veneer+0x3a>
 800035a:	b500      	push	{lr}
 800035c:	b081      	sub	sp, #4
 800035e:	4780      	blx	r0
 8000360:	b001      	add	sp, #4
 8000362:	bd00      	pop	{pc}

08000364 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000364:	e7fe      	b.n	8000364 <ERU0_1_IRQHandler>

08000366 <ERU0_1_IRQHandler_Veneer>:
 8000366:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000954 <GPDMA1_0_IRQHandler_Veneer+0x3e>
 800036a:	b500      	push	{lr}
 800036c:	b081      	sub	sp, #4
 800036e:	4780      	blx	r0
 8000370:	b001      	add	sp, #4
 8000372:	bd00      	pop	{pc}

08000374 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000374:	e7fe      	b.n	8000374 <ERU0_2_IRQHandler>

08000376 <ERU0_2_IRQHandler_Veneer>:
 8000376:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000958 <GPDMA1_0_IRQHandler_Veneer+0x42>
 800037a:	b500      	push	{lr}
 800037c:	b081      	sub	sp, #4
 800037e:	4780      	blx	r0
 8000380:	b001      	add	sp, #4
 8000382:	bd00      	pop	{pc}

08000384 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000384:	e7fe      	b.n	8000384 <ERU0_3_IRQHandler>

08000386 <ERU0_3_IRQHandler_Veneer>:
 8000386:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 800095c <GPDMA1_0_IRQHandler_Veneer+0x46>
 800038a:	b500      	push	{lr}
 800038c:	b081      	sub	sp, #4
 800038e:	4780      	blx	r0
 8000390:	b001      	add	sp, #4
 8000392:	bd00      	pop	{pc}

08000394 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000394:	e7fe      	b.n	8000394 <ERU1_0_IRQHandler>

08000396 <ERU1_0_IRQHandler_Veneer>:
 8000396:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000960 <GPDMA1_0_IRQHandler_Veneer+0x4a>
 800039a:	b500      	push	{lr}
 800039c:	b081      	sub	sp, #4
 800039e:	4780      	blx	r0
 80003a0:	b001      	add	sp, #4
 80003a2:	bd00      	pop	{pc}

080003a4 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80003a4:	e7fe      	b.n	80003a4 <ERU1_1_IRQHandler>

080003a6 <ERU1_1_IRQHandler_Veneer>:
 80003a6:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000964 <GPDMA1_0_IRQHandler_Veneer+0x4e>
 80003aa:	b500      	push	{lr}
 80003ac:	b081      	sub	sp, #4
 80003ae:	4780      	blx	r0
 80003b0:	b001      	add	sp, #4
 80003b2:	bd00      	pop	{pc}

080003b4 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80003b4:	e7fe      	b.n	80003b4 <ERU1_2_IRQHandler>

080003b6 <ERU1_2_IRQHandler_Veneer>:
 80003b6:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000968 <GPDMA1_0_IRQHandler_Veneer+0x52>
 80003ba:	b500      	push	{lr}
 80003bc:	b081      	sub	sp, #4
 80003be:	4780      	blx	r0
 80003c0:	b001      	add	sp, #4
 80003c2:	bd00      	pop	{pc}

080003c4 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80003c4:	e7fe      	b.n	80003c4 <ERU1_3_IRQHandler>

080003c6 <ERU1_3_IRQHandler_Veneer>:
 80003c6:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 800096c <GPDMA1_0_IRQHandler_Veneer+0x56>
 80003ca:	b500      	push	{lr}
 80003cc:	b081      	sub	sp, #4
 80003ce:	4780      	blx	r0
 80003d0:	b001      	add	sp, #4
 80003d2:	bd00      	pop	{pc}

080003d4 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80003d4:	e7fe      	b.n	80003d4 <PMU0_0_IRQHandler>

080003d6 <PMU0_0_IRQHandler_Veneer>:
 80003d6:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000970 <GPDMA1_0_IRQHandler_Veneer+0x5a>
 80003da:	b500      	push	{lr}
 80003dc:	b081      	sub	sp, #4
 80003de:	4780      	blx	r0
 80003e0:	b001      	add	sp, #4
 80003e2:	bd00      	pop	{pc}

080003e4 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80003e4:	e7fe      	b.n	80003e4 <VADC0_C0_0_IRQHandler>

080003e6 <VADC0_C0_0_IRQHandler_Veneer>:
 80003e6:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000974 <GPDMA1_0_IRQHandler_Veneer+0x5e>
 80003ea:	b500      	push	{lr}
 80003ec:	b081      	sub	sp, #4
 80003ee:	4780      	blx	r0
 80003f0:	b001      	add	sp, #4
 80003f2:	bd00      	pop	{pc}

080003f4 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80003f4:	e7fe      	b.n	80003f4 <VADC0_C0_1_IRQHandler>

080003f6 <VADC0_C0_1_IRQHandler_Veneer>:
 80003f6:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000978 <GPDMA1_0_IRQHandler_Veneer+0x62>
 80003fa:	b500      	push	{lr}
 80003fc:	b081      	sub	sp, #4
 80003fe:	4780      	blx	r0
 8000400:	b001      	add	sp, #4
 8000402:	bd00      	pop	{pc}

08000404 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000404:	e7fe      	b.n	8000404 <VADC0_C0_2_IRQHandler>

08000406 <VADC0_C0_2_IRQHandler_Veneer>:
 8000406:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 800097c <GPDMA1_0_IRQHandler_Veneer+0x66>
 800040a:	b500      	push	{lr}
 800040c:	b081      	sub	sp, #4
 800040e:	4780      	blx	r0
 8000410:	b001      	add	sp, #4
 8000412:	bd00      	pop	{pc}

08000414 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000414:	e7fe      	b.n	8000414 <VADC0_C0_3_IRQHandler>

08000416 <VADC0_C0_3_IRQHandler_Veneer>:
 8000416:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000980 <GPDMA1_0_IRQHandler_Veneer+0x6a>
 800041a:	b500      	push	{lr}
 800041c:	b081      	sub	sp, #4
 800041e:	4780      	blx	r0
 8000420:	b001      	add	sp, #4
 8000422:	bd00      	pop	{pc}

08000424 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000424:	e7fe      	b.n	8000424 <VADC0_G0_0_IRQHandler>

08000426 <VADC0_G0_0_IRQHandler_Veneer>:
 8000426:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000984 <GPDMA1_0_IRQHandler_Veneer+0x6e>
 800042a:	b500      	push	{lr}
 800042c:	b081      	sub	sp, #4
 800042e:	4780      	blx	r0
 8000430:	b001      	add	sp, #4
 8000432:	bd00      	pop	{pc}

08000434 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000434:	e7fe      	b.n	8000434 <VADC0_G0_1_IRQHandler>

08000436 <VADC0_G0_1_IRQHandler_Veneer>:
 8000436:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000988 <GPDMA1_0_IRQHandler_Veneer+0x72>
 800043a:	b500      	push	{lr}
 800043c:	b081      	sub	sp, #4
 800043e:	4780      	blx	r0
 8000440:	b001      	add	sp, #4
 8000442:	bd00      	pop	{pc}

08000444 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000444:	e7fe      	b.n	8000444 <VADC0_G0_2_IRQHandler>

08000446 <VADC0_G0_2_IRQHandler_Veneer>:
 8000446:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 800098c <GPDMA1_0_IRQHandler_Veneer+0x76>
 800044a:	b500      	push	{lr}
 800044c:	b081      	sub	sp, #4
 800044e:	4780      	blx	r0
 8000450:	b001      	add	sp, #4
 8000452:	bd00      	pop	{pc}

08000454 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000454:	e7fe      	b.n	8000454 <VADC0_G0_3_IRQHandler>

08000456 <VADC0_G0_3_IRQHandler_Veneer>:
 8000456:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000990 <GPDMA1_0_IRQHandler_Veneer+0x7a>
 800045a:	b500      	push	{lr}
 800045c:	b081      	sub	sp, #4
 800045e:	4780      	blx	r0
 8000460:	b001      	add	sp, #4
 8000462:	bd00      	pop	{pc}

08000464 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000464:	e7fe      	b.n	8000464 <VADC0_G1_0_IRQHandler>

08000466 <VADC0_G1_0_IRQHandler_Veneer>:
 8000466:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000994 <GPDMA1_0_IRQHandler_Veneer+0x7e>
 800046a:	b500      	push	{lr}
 800046c:	b081      	sub	sp, #4
 800046e:	4780      	blx	r0
 8000470:	b001      	add	sp, #4
 8000472:	bd00      	pop	{pc}

08000474 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000474:	e7fe      	b.n	8000474 <VADC0_G1_1_IRQHandler>

08000476 <VADC0_G1_1_IRQHandler_Veneer>:
 8000476:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000998 <GPDMA1_0_IRQHandler_Veneer+0x82>
 800047a:	b500      	push	{lr}
 800047c:	b081      	sub	sp, #4
 800047e:	4780      	blx	r0
 8000480:	b001      	add	sp, #4
 8000482:	bd00      	pop	{pc}

08000484 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000484:	e7fe      	b.n	8000484 <VADC0_G1_2_IRQHandler>

08000486 <VADC0_G1_2_IRQHandler_Veneer>:
 8000486:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 800099c <GPDMA1_0_IRQHandler_Veneer+0x86>
 800048a:	b500      	push	{lr}
 800048c:	b081      	sub	sp, #4
 800048e:	4780      	blx	r0
 8000490:	b001      	add	sp, #4
 8000492:	bd00      	pop	{pc}

08000494 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000494:	e7fe      	b.n	8000494 <VADC0_G1_3_IRQHandler>

08000496 <VADC0_G1_3_IRQHandler_Veneer>:
 8000496:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 80009a0 <GPDMA1_0_IRQHandler_Veneer+0x8a>
 800049a:	b500      	push	{lr}
 800049c:	b081      	sub	sp, #4
 800049e:	4780      	blx	r0
 80004a0:	b001      	add	sp, #4
 80004a2:	bd00      	pop	{pc}

080004a4 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80004a4:	e7fe      	b.n	80004a4 <VADC0_G2_0_IRQHandler>

080004a6 <VADC0_G2_0_IRQHandler_Veneer>:
 80004a6:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 80009a4 <GPDMA1_0_IRQHandler_Veneer+0x8e>
 80004aa:	b500      	push	{lr}
 80004ac:	b081      	sub	sp, #4
 80004ae:	4780      	blx	r0
 80004b0:	b001      	add	sp, #4
 80004b2:	bd00      	pop	{pc}

080004b4 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80004b4:	e7fe      	b.n	80004b4 <VADC0_G2_1_IRQHandler>

080004b6 <VADC0_G2_1_IRQHandler_Veneer>:
 80004b6:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 80009a8 <GPDMA1_0_IRQHandler_Veneer+0x92>
 80004ba:	b500      	push	{lr}
 80004bc:	b081      	sub	sp, #4
 80004be:	4780      	blx	r0
 80004c0:	b001      	add	sp, #4
 80004c2:	bd00      	pop	{pc}

080004c4 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80004c4:	e7fe      	b.n	80004c4 <VADC0_G2_2_IRQHandler>

080004c6 <VADC0_G2_2_IRQHandler_Veneer>:
 80004c6:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 80009ac <GPDMA1_0_IRQHandler_Veneer+0x96>
 80004ca:	b500      	push	{lr}
 80004cc:	b081      	sub	sp, #4
 80004ce:	4780      	blx	r0
 80004d0:	b001      	add	sp, #4
 80004d2:	bd00      	pop	{pc}

080004d4 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80004d4:	e7fe      	b.n	80004d4 <VADC0_G2_3_IRQHandler>

080004d6 <VADC0_G2_3_IRQHandler_Veneer>:
 80004d6:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 80009b0 <GPDMA1_0_IRQHandler_Veneer+0x9a>
 80004da:	b500      	push	{lr}
 80004dc:	b081      	sub	sp, #4
 80004de:	4780      	blx	r0
 80004e0:	b001      	add	sp, #4
 80004e2:	bd00      	pop	{pc}

080004e4 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80004e4:	e7fe      	b.n	80004e4 <VADC0_G3_0_IRQHandler>

080004e6 <VADC0_G3_0_IRQHandler_Veneer>:
 80004e6:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 80009b4 <GPDMA1_0_IRQHandler_Veneer+0x9e>
 80004ea:	b500      	push	{lr}
 80004ec:	b081      	sub	sp, #4
 80004ee:	4780      	blx	r0
 80004f0:	b001      	add	sp, #4
 80004f2:	bd00      	pop	{pc}

080004f4 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80004f4:	e7fe      	b.n	80004f4 <VADC0_G3_1_IRQHandler>

080004f6 <VADC0_G3_1_IRQHandler_Veneer>:
 80004f6:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 80009b8 <GPDMA1_0_IRQHandler_Veneer+0xa2>
 80004fa:	b500      	push	{lr}
 80004fc:	b081      	sub	sp, #4
 80004fe:	4780      	blx	r0
 8000500:	b001      	add	sp, #4
 8000502:	bd00      	pop	{pc}

08000504 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000504:	e7fe      	b.n	8000504 <VADC0_G3_2_IRQHandler>

08000506 <VADC0_G3_2_IRQHandler_Veneer>:
 8000506:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 80009bc <GPDMA1_0_IRQHandler_Veneer+0xa6>
 800050a:	b500      	push	{lr}
 800050c:	b081      	sub	sp, #4
 800050e:	4780      	blx	r0
 8000510:	b001      	add	sp, #4
 8000512:	bd00      	pop	{pc}

08000514 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000514:	e7fe      	b.n	8000514 <VADC0_G3_3_IRQHandler>

08000516 <VADC0_G3_3_IRQHandler_Veneer>:
 8000516:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 80009c0 <GPDMA1_0_IRQHandler_Veneer+0xaa>
 800051a:	b500      	push	{lr}
 800051c:	b081      	sub	sp, #4
 800051e:	4780      	blx	r0
 8000520:	b001      	add	sp, #4
 8000522:	bd00      	pop	{pc}

08000524 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000524:	e7fe      	b.n	8000524 <DSD0_0_IRQHandler>

08000526 <DSD0_0_IRQHandler_Veneer>:
 8000526:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 80009c4 <GPDMA1_0_IRQHandler_Veneer+0xae>
 800052a:	b500      	push	{lr}
 800052c:	b081      	sub	sp, #4
 800052e:	4780      	blx	r0
 8000530:	b001      	add	sp, #4
 8000532:	bd00      	pop	{pc}

08000534 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000534:	e7fe      	b.n	8000534 <DSD0_1_IRQHandler>

08000536 <DSD0_1_IRQHandler_Veneer>:
 8000536:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 80009c8 <GPDMA1_0_IRQHandler_Veneer+0xb2>
 800053a:	b500      	push	{lr}
 800053c:	b081      	sub	sp, #4
 800053e:	4780      	blx	r0
 8000540:	b001      	add	sp, #4
 8000542:	bd00      	pop	{pc}

08000544 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000544:	e7fe      	b.n	8000544 <DSD0_2_IRQHandler>

08000546 <DSD0_2_IRQHandler_Veneer>:
 8000546:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 80009cc <GPDMA1_0_IRQHandler_Veneer+0xb6>
 800054a:	b500      	push	{lr}
 800054c:	b081      	sub	sp, #4
 800054e:	4780      	blx	r0
 8000550:	b001      	add	sp, #4
 8000552:	bd00      	pop	{pc}

08000554 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000554:	e7fe      	b.n	8000554 <DSD0_3_IRQHandler>

08000556 <DSD0_3_IRQHandler_Veneer>:
 8000556:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 80009d0 <GPDMA1_0_IRQHandler_Veneer+0xba>
 800055a:	b500      	push	{lr}
 800055c:	b081      	sub	sp, #4
 800055e:	4780      	blx	r0
 8000560:	b001      	add	sp, #4
 8000562:	bd00      	pop	{pc}

08000564 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000564:	e7fe      	b.n	8000564 <DSD0_4_IRQHandler>

08000566 <DSD0_4_IRQHandler_Veneer>:
 8000566:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 80009d4 <GPDMA1_0_IRQHandler_Veneer+0xbe>
 800056a:	b500      	push	{lr}
 800056c:	b081      	sub	sp, #4
 800056e:	4780      	blx	r0
 8000570:	b001      	add	sp, #4
 8000572:	bd00      	pop	{pc}

08000574 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000574:	e7fe      	b.n	8000574 <DSD0_5_IRQHandler>

08000576 <DSD0_5_IRQHandler_Veneer>:
 8000576:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 80009d8 <GPDMA1_0_IRQHandler_Veneer+0xc2>
 800057a:	b500      	push	{lr}
 800057c:	b081      	sub	sp, #4
 800057e:	4780      	blx	r0
 8000580:	b001      	add	sp, #4
 8000582:	bd00      	pop	{pc}

08000584 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000584:	e7fe      	b.n	8000584 <DSD0_6_IRQHandler>

08000586 <DSD0_6_IRQHandler_Veneer>:
 8000586:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 80009dc <GPDMA1_0_IRQHandler_Veneer+0xc6>
 800058a:	b500      	push	{lr}
 800058c:	b081      	sub	sp, #4
 800058e:	4780      	blx	r0
 8000590:	b001      	add	sp, #4
 8000592:	bd00      	pop	{pc}

08000594 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000594:	e7fe      	b.n	8000594 <DSD0_7_IRQHandler>

08000596 <DSD0_7_IRQHandler_Veneer>:
 8000596:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 80009e0 <GPDMA1_0_IRQHandler_Veneer+0xca>
 800059a:	b500      	push	{lr}
 800059c:	b081      	sub	sp, #4
 800059e:	4780      	blx	r0
 80005a0:	b001      	add	sp, #4
 80005a2:	bd00      	pop	{pc}

080005a4 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80005a4:	e7fe      	b.n	80005a4 <DAC0_0_IRQHandler>

080005a6 <DAC0_0_IRQHandler_Veneer>:
 80005a6:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 80009e4 <GPDMA1_0_IRQHandler_Veneer+0xce>
 80005aa:	b500      	push	{lr}
 80005ac:	b081      	sub	sp, #4
 80005ae:	4780      	blx	r0
 80005b0:	b001      	add	sp, #4
 80005b2:	bd00      	pop	{pc}

080005b4 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80005b4:	e7fe      	b.n	80005b4 <DAC0_1_IRQHandler>

080005b6 <DAC0_1_IRQHandler_Veneer>:
 80005b6:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 80009e8 <GPDMA1_0_IRQHandler_Veneer+0xd2>
 80005ba:	b500      	push	{lr}
 80005bc:	b081      	sub	sp, #4
 80005be:	4780      	blx	r0
 80005c0:	b001      	add	sp, #4
 80005c2:	bd00      	pop	{pc}

080005c4 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80005c4:	e7fe      	b.n	80005c4 <CCU40_0_IRQHandler>

080005c6 <CCU40_0_IRQHandler_Veneer>:
 80005c6:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 80009ec <GPDMA1_0_IRQHandler_Veneer+0xd6>
 80005ca:	b500      	push	{lr}
 80005cc:	b081      	sub	sp, #4
 80005ce:	4780      	blx	r0
 80005d0:	b001      	add	sp, #4
 80005d2:	bd00      	pop	{pc}

080005d4 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80005d4:	e7fe      	b.n	80005d4 <CCU40_1_IRQHandler>

080005d6 <CCU40_1_IRQHandler_Veneer>:
 80005d6:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 80009f0 <GPDMA1_0_IRQHandler_Veneer+0xda>
 80005da:	b500      	push	{lr}
 80005dc:	b081      	sub	sp, #4
 80005de:	4780      	blx	r0
 80005e0:	b001      	add	sp, #4
 80005e2:	bd00      	pop	{pc}

080005e4 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80005e4:	e7fe      	b.n	80005e4 <CCU40_2_IRQHandler>

080005e6 <CCU40_2_IRQHandler_Veneer>:
 80005e6:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 80009f4 <GPDMA1_0_IRQHandler_Veneer+0xde>
 80005ea:	b500      	push	{lr}
 80005ec:	b081      	sub	sp, #4
 80005ee:	4780      	blx	r0
 80005f0:	b001      	add	sp, #4
 80005f2:	bd00      	pop	{pc}

080005f4 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80005f4:	e7fe      	b.n	80005f4 <CCU40_3_IRQHandler>

080005f6 <CCU40_3_IRQHandler_Veneer>:
 80005f6:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 80009f8 <GPDMA1_0_IRQHandler_Veneer+0xe2>
 80005fa:	b500      	push	{lr}
 80005fc:	b081      	sub	sp, #4
 80005fe:	4780      	blx	r0
 8000600:	b001      	add	sp, #4
 8000602:	bd00      	pop	{pc}

08000604 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000604:	e7fe      	b.n	8000604 <CCU41_0_IRQHandler>

08000606 <CCU41_0_IRQHandler_Veneer>:
 8000606:	48fd      	ldr	r0, [pc, #1012]	; (80009fc <GPDMA1_0_IRQHandler_Veneer+0xe6>)
 8000608:	b500      	push	{lr}
 800060a:	b081      	sub	sp, #4
 800060c:	4780      	blx	r0
 800060e:	b001      	add	sp, #4
 8000610:	bd00      	pop	{pc}

08000612 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000612:	e7fe      	b.n	8000612 <CCU41_1_IRQHandler>

08000614 <CCU41_1_IRQHandler_Veneer>:
 8000614:	48fa      	ldr	r0, [pc, #1000]	; (8000a00 <GPDMA1_0_IRQHandler_Veneer+0xea>)
 8000616:	b500      	push	{lr}
 8000618:	b081      	sub	sp, #4
 800061a:	4780      	blx	r0
 800061c:	b001      	add	sp, #4
 800061e:	bd00      	pop	{pc}

08000620 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000620:	e7fe      	b.n	8000620 <CCU41_2_IRQHandler>

08000622 <CCU41_2_IRQHandler_Veneer>:
 8000622:	48f8      	ldr	r0, [pc, #992]	; (8000a04 <GPDMA1_0_IRQHandler_Veneer+0xee>)
 8000624:	b500      	push	{lr}
 8000626:	b081      	sub	sp, #4
 8000628:	4780      	blx	r0
 800062a:	b001      	add	sp, #4
 800062c:	bd00      	pop	{pc}

0800062e <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 800062e:	e7fe      	b.n	800062e <CCU41_3_IRQHandler>

08000630 <CCU41_3_IRQHandler_Veneer>:
 8000630:	48f5      	ldr	r0, [pc, #980]	; (8000a08 <GPDMA1_0_IRQHandler_Veneer+0xf2>)
 8000632:	b500      	push	{lr}
 8000634:	b081      	sub	sp, #4
 8000636:	4780      	blx	r0
 8000638:	b001      	add	sp, #4
 800063a:	bd00      	pop	{pc}

0800063c <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 800063c:	e7fe      	b.n	800063c <CCU42_0_IRQHandler>

0800063e <CCU42_0_IRQHandler_Veneer>:
 800063e:	48f3      	ldr	r0, [pc, #972]	; (8000a0c <GPDMA1_0_IRQHandler_Veneer+0xf6>)
 8000640:	b500      	push	{lr}
 8000642:	b081      	sub	sp, #4
 8000644:	4780      	blx	r0
 8000646:	b001      	add	sp, #4
 8000648:	bd00      	pop	{pc}

0800064a <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800064a:	e7fe      	b.n	800064a <CCU42_1_IRQHandler>

0800064c <CCU42_1_IRQHandler_Veneer>:
 800064c:	48f0      	ldr	r0, [pc, #960]	; (8000a10 <GPDMA1_0_IRQHandler_Veneer+0xfa>)
 800064e:	b500      	push	{lr}
 8000650:	b081      	sub	sp, #4
 8000652:	4780      	blx	r0
 8000654:	b001      	add	sp, #4
 8000656:	bd00      	pop	{pc}

08000658 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000658:	e7fe      	b.n	8000658 <CCU42_2_IRQHandler>

0800065a <CCU42_2_IRQHandler_Veneer>:
 800065a:	48ee      	ldr	r0, [pc, #952]	; (8000a14 <GPDMA1_0_IRQHandler_Veneer+0xfe>)
 800065c:	b500      	push	{lr}
 800065e:	b081      	sub	sp, #4
 8000660:	4780      	blx	r0
 8000662:	b001      	add	sp, #4
 8000664:	bd00      	pop	{pc}

08000666 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000666:	e7fe      	b.n	8000666 <CCU42_3_IRQHandler>

08000668 <CCU42_3_IRQHandler_Veneer>:
 8000668:	48eb      	ldr	r0, [pc, #940]	; (8000a18 <GPDMA1_0_IRQHandler_Veneer+0x102>)
 800066a:	b500      	push	{lr}
 800066c:	b081      	sub	sp, #4
 800066e:	4780      	blx	r0
 8000670:	b001      	add	sp, #4
 8000672:	bd00      	pop	{pc}

08000674 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000674:	e7fe      	b.n	8000674 <CCU43_0_IRQHandler>

08000676 <CCU43_0_IRQHandler_Veneer>:
 8000676:	48e9      	ldr	r0, [pc, #932]	; (8000a1c <GPDMA1_0_IRQHandler_Veneer+0x106>)
 8000678:	b500      	push	{lr}
 800067a:	b081      	sub	sp, #4
 800067c:	4780      	blx	r0
 800067e:	b001      	add	sp, #4
 8000680:	bd00      	pop	{pc}

08000682 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000682:	e7fe      	b.n	8000682 <CCU43_1_IRQHandler>

08000684 <CCU43_1_IRQHandler_Veneer>:
 8000684:	48e6      	ldr	r0, [pc, #920]	; (8000a20 <GPDMA1_0_IRQHandler_Veneer+0x10a>)
 8000686:	b500      	push	{lr}
 8000688:	b081      	sub	sp, #4
 800068a:	4780      	blx	r0
 800068c:	b001      	add	sp, #4
 800068e:	bd00      	pop	{pc}

08000690 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000690:	e7fe      	b.n	8000690 <CCU43_2_IRQHandler>

08000692 <CCU43_2_IRQHandler_Veneer>:
 8000692:	48e4      	ldr	r0, [pc, #912]	; (8000a24 <GPDMA1_0_IRQHandler_Veneer+0x10e>)
 8000694:	b500      	push	{lr}
 8000696:	b081      	sub	sp, #4
 8000698:	4780      	blx	r0
 800069a:	b001      	add	sp, #4
 800069c:	bd00      	pop	{pc}

0800069e <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 800069e:	e7fe      	b.n	800069e <CCU43_3_IRQHandler>

080006a0 <CCU43_3_IRQHandler_Veneer>:
 80006a0:	48e1      	ldr	r0, [pc, #900]	; (8000a28 <GPDMA1_0_IRQHandler_Veneer+0x112>)
 80006a2:	b500      	push	{lr}
 80006a4:	b081      	sub	sp, #4
 80006a6:	4780      	blx	r0
 80006a8:	b001      	add	sp, #4
 80006aa:	bd00      	pop	{pc}

080006ac <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80006ac:	e7fe      	b.n	80006ac <CCU80_0_IRQHandler>

080006ae <CCU80_0_IRQHandler_Veneer>:
 80006ae:	48df      	ldr	r0, [pc, #892]	; (8000a2c <GPDMA1_0_IRQHandler_Veneer+0x116>)
 80006b0:	b500      	push	{lr}
 80006b2:	b081      	sub	sp, #4
 80006b4:	4780      	blx	r0
 80006b6:	b001      	add	sp, #4
 80006b8:	bd00      	pop	{pc}

080006ba <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80006ba:	e7fe      	b.n	80006ba <CCU80_1_IRQHandler>

080006bc <CCU80_1_IRQHandler_Veneer>:
 80006bc:	48dc      	ldr	r0, [pc, #880]	; (8000a30 <GPDMA1_0_IRQHandler_Veneer+0x11a>)
 80006be:	b500      	push	{lr}
 80006c0:	b081      	sub	sp, #4
 80006c2:	4780      	blx	r0
 80006c4:	b001      	add	sp, #4
 80006c6:	bd00      	pop	{pc}

080006c8 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80006c8:	e7fe      	b.n	80006c8 <CCU80_2_IRQHandler>

080006ca <CCU80_2_IRQHandler_Veneer>:
 80006ca:	48da      	ldr	r0, [pc, #872]	; (8000a34 <GPDMA1_0_IRQHandler_Veneer+0x11e>)
 80006cc:	b500      	push	{lr}
 80006ce:	b081      	sub	sp, #4
 80006d0:	4780      	blx	r0
 80006d2:	b001      	add	sp, #4
 80006d4:	bd00      	pop	{pc}

080006d6 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80006d6:	e7fe      	b.n	80006d6 <CCU80_3_IRQHandler>

080006d8 <CCU80_3_IRQHandler_Veneer>:
 80006d8:	48d7      	ldr	r0, [pc, #860]	; (8000a38 <GPDMA1_0_IRQHandler_Veneer+0x122>)
 80006da:	b500      	push	{lr}
 80006dc:	b081      	sub	sp, #4
 80006de:	4780      	blx	r0
 80006e0:	b001      	add	sp, #4
 80006e2:	bd00      	pop	{pc}

080006e4 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80006e4:	e7fe      	b.n	80006e4 <CCU81_0_IRQHandler>

080006e6 <CCU81_0_IRQHandler_Veneer>:
 80006e6:	48d5      	ldr	r0, [pc, #852]	; (8000a3c <GPDMA1_0_IRQHandler_Veneer+0x126>)
 80006e8:	b500      	push	{lr}
 80006ea:	b081      	sub	sp, #4
 80006ec:	4780      	blx	r0
 80006ee:	b001      	add	sp, #4
 80006f0:	bd00      	pop	{pc}

080006f2 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 80006f2:	e7fe      	b.n	80006f2 <CCU81_1_IRQHandler>

080006f4 <CCU81_1_IRQHandler_Veneer>:
 80006f4:	48d2      	ldr	r0, [pc, #840]	; (8000a40 <GPDMA1_0_IRQHandler_Veneer+0x12a>)
 80006f6:	b500      	push	{lr}
 80006f8:	b081      	sub	sp, #4
 80006fa:	4780      	blx	r0
 80006fc:	b001      	add	sp, #4
 80006fe:	bd00      	pop	{pc}

08000700 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000700:	e7fe      	b.n	8000700 <CCU81_2_IRQHandler>

08000702 <CCU81_2_IRQHandler_Veneer>:
 8000702:	48d0      	ldr	r0, [pc, #832]	; (8000a44 <GPDMA1_0_IRQHandler_Veneer+0x12e>)
 8000704:	b500      	push	{lr}
 8000706:	b081      	sub	sp, #4
 8000708:	4780      	blx	r0
 800070a:	b001      	add	sp, #4
 800070c:	bd00      	pop	{pc}

0800070e <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 800070e:	e7fe      	b.n	800070e <CCU81_3_IRQHandler>

08000710 <CCU81_3_IRQHandler_Veneer>:
 8000710:	48cd      	ldr	r0, [pc, #820]	; (8000a48 <GPDMA1_0_IRQHandler_Veneer+0x132>)
 8000712:	b500      	push	{lr}
 8000714:	b081      	sub	sp, #4
 8000716:	4780      	blx	r0
 8000718:	b001      	add	sp, #4
 800071a:	bd00      	pop	{pc}

0800071c <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 800071c:	e7fe      	b.n	800071c <POSIF0_0_IRQHandler>

0800071e <POSIF0_0_IRQHandler_Veneer>:
 800071e:	48cb      	ldr	r0, [pc, #812]	; (8000a4c <GPDMA1_0_IRQHandler_Veneer+0x136>)
 8000720:	b500      	push	{lr}
 8000722:	b081      	sub	sp, #4
 8000724:	4780      	blx	r0
 8000726:	b001      	add	sp, #4
 8000728:	bd00      	pop	{pc}

0800072a <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800072a:	e7fe      	b.n	800072a <POSIF0_1_IRQHandler>

0800072c <POSIF0_1_IRQHandler_Veneer>:
 800072c:	48c8      	ldr	r0, [pc, #800]	; (8000a50 <GPDMA1_0_IRQHandler_Veneer+0x13a>)
 800072e:	b500      	push	{lr}
 8000730:	b081      	sub	sp, #4
 8000732:	4780      	blx	r0
 8000734:	b001      	add	sp, #4
 8000736:	bd00      	pop	{pc}

08000738 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000738:	e7fe      	b.n	8000738 <POSIF1_0_IRQHandler>

0800073a <POSIF1_0_IRQHandler_Veneer>:
 800073a:	48c6      	ldr	r0, [pc, #792]	; (8000a54 <GPDMA1_0_IRQHandler_Veneer+0x13e>)
 800073c:	b500      	push	{lr}
 800073e:	b081      	sub	sp, #4
 8000740:	4780      	blx	r0
 8000742:	b001      	add	sp, #4
 8000744:	bd00      	pop	{pc}

08000746 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000746:	e7fe      	b.n	8000746 <POSIF1_1_IRQHandler>

08000748 <POSIF1_1_IRQHandler_Veneer>:
 8000748:	48c3      	ldr	r0, [pc, #780]	; (8000a58 <GPDMA1_0_IRQHandler_Veneer+0x142>)
 800074a:	b500      	push	{lr}
 800074c:	b081      	sub	sp, #4
 800074e:	4780      	blx	r0
 8000750:	b001      	add	sp, #4
 8000752:	bd00      	pop	{pc}

08000754 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000754:	e7fe      	b.n	8000754 <CAN0_0_IRQHandler>

08000756 <CAN0_0_IRQHandler_Veneer>:
 8000756:	48c1      	ldr	r0, [pc, #772]	; (8000a5c <GPDMA1_0_IRQHandler_Veneer+0x146>)
 8000758:	b500      	push	{lr}
 800075a:	b081      	sub	sp, #4
 800075c:	4780      	blx	r0
 800075e:	b001      	add	sp, #4
 8000760:	bd00      	pop	{pc}

08000762 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000762:	e7fe      	b.n	8000762 <CAN0_1_IRQHandler>

08000764 <CAN0_1_IRQHandler_Veneer>:
 8000764:	48be      	ldr	r0, [pc, #760]	; (8000a60 <GPDMA1_0_IRQHandler_Veneer+0x14a>)
 8000766:	b500      	push	{lr}
 8000768:	b081      	sub	sp, #4
 800076a:	4780      	blx	r0
 800076c:	b001      	add	sp, #4
 800076e:	bd00      	pop	{pc}

08000770 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000770:	e7fe      	b.n	8000770 <CAN0_2_IRQHandler>

08000772 <CAN0_2_IRQHandler_Veneer>:
 8000772:	48bc      	ldr	r0, [pc, #752]	; (8000a64 <GPDMA1_0_IRQHandler_Veneer+0x14e>)
 8000774:	b500      	push	{lr}
 8000776:	b081      	sub	sp, #4
 8000778:	4780      	blx	r0
 800077a:	b001      	add	sp, #4
 800077c:	bd00      	pop	{pc}

0800077e <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 800077e:	e7fe      	b.n	800077e <CAN0_3_IRQHandler>

08000780 <CAN0_3_IRQHandler_Veneer>:
 8000780:	48b9      	ldr	r0, [pc, #740]	; (8000a68 <GPDMA1_0_IRQHandler_Veneer+0x152>)
 8000782:	b500      	push	{lr}
 8000784:	b081      	sub	sp, #4
 8000786:	4780      	blx	r0
 8000788:	b001      	add	sp, #4
 800078a:	bd00      	pop	{pc}

0800078c <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 800078c:	e7fe      	b.n	800078c <CAN0_4_IRQHandler>

0800078e <CAN0_4_IRQHandler_Veneer>:
 800078e:	48b7      	ldr	r0, [pc, #732]	; (8000a6c <GPDMA1_0_IRQHandler_Veneer+0x156>)
 8000790:	b500      	push	{lr}
 8000792:	b081      	sub	sp, #4
 8000794:	4780      	blx	r0
 8000796:	b001      	add	sp, #4
 8000798:	bd00      	pop	{pc}

0800079a <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 800079a:	e7fe      	b.n	800079a <CAN0_5_IRQHandler>

0800079c <CAN0_5_IRQHandler_Veneer>:
 800079c:	48b4      	ldr	r0, [pc, #720]	; (8000a70 <GPDMA1_0_IRQHandler_Veneer+0x15a>)
 800079e:	b500      	push	{lr}
 80007a0:	b081      	sub	sp, #4
 80007a2:	4780      	blx	r0
 80007a4:	b001      	add	sp, #4
 80007a6:	bd00      	pop	{pc}

080007a8 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80007a8:	e7fe      	b.n	80007a8 <CAN0_6_IRQHandler>

080007aa <CAN0_6_IRQHandler_Veneer>:
 80007aa:	48b2      	ldr	r0, [pc, #712]	; (8000a74 <GPDMA1_0_IRQHandler_Veneer+0x15e>)
 80007ac:	b500      	push	{lr}
 80007ae:	b081      	sub	sp, #4
 80007b0:	4780      	blx	r0
 80007b2:	b001      	add	sp, #4
 80007b4:	bd00      	pop	{pc}

080007b6 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80007b6:	e7fe      	b.n	80007b6 <CAN0_7_IRQHandler>

080007b8 <CAN0_7_IRQHandler_Veneer>:
 80007b8:	48af      	ldr	r0, [pc, #700]	; (8000a78 <GPDMA1_0_IRQHandler_Veneer+0x162>)
 80007ba:	b500      	push	{lr}
 80007bc:	b081      	sub	sp, #4
 80007be:	4780      	blx	r0
 80007c0:	b001      	add	sp, #4
 80007c2:	bd00      	pop	{pc}

080007c4 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80007c4:	e7fe      	b.n	80007c4 <USIC0_0_IRQHandler>

080007c6 <USIC0_0_IRQHandler_Veneer>:
 80007c6:	48ad      	ldr	r0, [pc, #692]	; (8000a7c <GPDMA1_0_IRQHandler_Veneer+0x166>)
 80007c8:	b500      	push	{lr}
 80007ca:	b081      	sub	sp, #4
 80007cc:	4780      	blx	r0
 80007ce:	b001      	add	sp, #4
 80007d0:	bd00      	pop	{pc}

080007d2 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80007d2:	e7fe      	b.n	80007d2 <USIC0_1_IRQHandler>

080007d4 <USIC0_1_IRQHandler_Veneer>:
 80007d4:	48aa      	ldr	r0, [pc, #680]	; (8000a80 <GPDMA1_0_IRQHandler_Veneer+0x16a>)
 80007d6:	b500      	push	{lr}
 80007d8:	b081      	sub	sp, #4
 80007da:	4780      	blx	r0
 80007dc:	b001      	add	sp, #4
 80007de:	bd00      	pop	{pc}

080007e0 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80007e0:	e7fe      	b.n	80007e0 <USIC0_2_IRQHandler>

080007e2 <USIC0_2_IRQHandler_Veneer>:
 80007e2:	48a8      	ldr	r0, [pc, #672]	; (8000a84 <GPDMA1_0_IRQHandler_Veneer+0x16e>)
 80007e4:	b500      	push	{lr}
 80007e6:	b081      	sub	sp, #4
 80007e8:	4780      	blx	r0
 80007ea:	b001      	add	sp, #4
 80007ec:	bd00      	pop	{pc}

080007ee <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 80007ee:	e7fe      	b.n	80007ee <USIC0_3_IRQHandler>

080007f0 <USIC0_3_IRQHandler_Veneer>:
 80007f0:	48a5      	ldr	r0, [pc, #660]	; (8000a88 <GPDMA1_0_IRQHandler_Veneer+0x172>)
 80007f2:	b500      	push	{lr}
 80007f4:	b081      	sub	sp, #4
 80007f6:	4780      	blx	r0
 80007f8:	b001      	add	sp, #4
 80007fa:	bd00      	pop	{pc}

080007fc <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 80007fc:	e7fe      	b.n	80007fc <USIC0_4_IRQHandler>

080007fe <USIC0_4_IRQHandler_Veneer>:
 80007fe:	48a3      	ldr	r0, [pc, #652]	; (8000a8c <GPDMA1_0_IRQHandler_Veneer+0x176>)
 8000800:	b500      	push	{lr}
 8000802:	b081      	sub	sp, #4
 8000804:	4780      	blx	r0
 8000806:	b001      	add	sp, #4
 8000808:	bd00      	pop	{pc}

0800080a <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800080a:	e7fe      	b.n	800080a <USIC0_5_IRQHandler>

0800080c <USIC0_5_IRQHandler_Veneer>:
 800080c:	48a0      	ldr	r0, [pc, #640]	; (8000a90 <GPDMA1_0_IRQHandler_Veneer+0x17a>)
 800080e:	b500      	push	{lr}
 8000810:	b081      	sub	sp, #4
 8000812:	4780      	blx	r0
 8000814:	b001      	add	sp, #4
 8000816:	bd00      	pop	{pc}

08000818 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000818:	e7fe      	b.n	8000818 <USIC1_0_IRQHandler>

0800081a <USIC1_0_IRQHandler_Veneer>:
 800081a:	489e      	ldr	r0, [pc, #632]	; (8000a94 <GPDMA1_0_IRQHandler_Veneer+0x17e>)
 800081c:	b500      	push	{lr}
 800081e:	b081      	sub	sp, #4
 8000820:	4780      	blx	r0
 8000822:	b001      	add	sp, #4
 8000824:	bd00      	pop	{pc}

08000826 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000826:	e7fe      	b.n	8000826 <USIC1_1_IRQHandler>

08000828 <USIC1_1_IRQHandler_Veneer>:
 8000828:	489b      	ldr	r0, [pc, #620]	; (8000a98 <GPDMA1_0_IRQHandler_Veneer+0x182>)
 800082a:	b500      	push	{lr}
 800082c:	b081      	sub	sp, #4
 800082e:	4780      	blx	r0
 8000830:	b001      	add	sp, #4
 8000832:	bd00      	pop	{pc}

08000834 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000834:	e7fe      	b.n	8000834 <USIC1_2_IRQHandler>

08000836 <USIC1_2_IRQHandler_Veneer>:
 8000836:	4899      	ldr	r0, [pc, #612]	; (8000a9c <GPDMA1_0_IRQHandler_Veneer+0x186>)
 8000838:	b500      	push	{lr}
 800083a:	b081      	sub	sp, #4
 800083c:	4780      	blx	r0
 800083e:	b001      	add	sp, #4
 8000840:	bd00      	pop	{pc}

08000842 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000842:	e7fe      	b.n	8000842 <USIC1_3_IRQHandler>

08000844 <USIC1_3_IRQHandler_Veneer>:
 8000844:	4896      	ldr	r0, [pc, #600]	; (8000aa0 <GPDMA1_0_IRQHandler_Veneer+0x18a>)
 8000846:	b500      	push	{lr}
 8000848:	b081      	sub	sp, #4
 800084a:	4780      	blx	r0
 800084c:	b001      	add	sp, #4
 800084e:	bd00      	pop	{pc}

08000850 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000850:	e7fe      	b.n	8000850 <USIC1_4_IRQHandler>

08000852 <USIC1_4_IRQHandler_Veneer>:
 8000852:	4894      	ldr	r0, [pc, #592]	; (8000aa4 <GPDMA1_0_IRQHandler_Veneer+0x18e>)
 8000854:	b500      	push	{lr}
 8000856:	b081      	sub	sp, #4
 8000858:	4780      	blx	r0
 800085a:	b001      	add	sp, #4
 800085c:	bd00      	pop	{pc}

0800085e <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 800085e:	e7fe      	b.n	800085e <USIC1_5_IRQHandler>

08000860 <USIC1_5_IRQHandler_Veneer>:
 8000860:	4891      	ldr	r0, [pc, #580]	; (8000aa8 <GPDMA1_0_IRQHandler_Veneer+0x192>)
 8000862:	b500      	push	{lr}
 8000864:	b081      	sub	sp, #4
 8000866:	4780      	blx	r0
 8000868:	b001      	add	sp, #4
 800086a:	bd00      	pop	{pc}

0800086c <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 800086c:	e7fe      	b.n	800086c <USIC2_0_IRQHandler>

0800086e <USIC2_0_IRQHandler_Veneer>:
 800086e:	488f      	ldr	r0, [pc, #572]	; (8000aac <GPDMA1_0_IRQHandler_Veneer+0x196>)
 8000870:	b500      	push	{lr}
 8000872:	b081      	sub	sp, #4
 8000874:	4780      	blx	r0
 8000876:	b001      	add	sp, #4
 8000878:	bd00      	pop	{pc}

0800087a <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800087a:	e7fe      	b.n	800087a <USIC2_1_IRQHandler>

0800087c <USIC2_1_IRQHandler_Veneer>:
 800087c:	488c      	ldr	r0, [pc, #560]	; (8000ab0 <GPDMA1_0_IRQHandler_Veneer+0x19a>)
 800087e:	b500      	push	{lr}
 8000880:	b081      	sub	sp, #4
 8000882:	4780      	blx	r0
 8000884:	b001      	add	sp, #4
 8000886:	bd00      	pop	{pc}

08000888 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000888:	e7fe      	b.n	8000888 <USIC2_2_IRQHandler>

0800088a <USIC2_2_IRQHandler_Veneer>:
 800088a:	488a      	ldr	r0, [pc, #552]	; (8000ab4 <GPDMA1_0_IRQHandler_Veneer+0x19e>)
 800088c:	b500      	push	{lr}
 800088e:	b081      	sub	sp, #4
 8000890:	4780      	blx	r0
 8000892:	b001      	add	sp, #4
 8000894:	bd00      	pop	{pc}

08000896 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000896:	e7fe      	b.n	8000896 <USIC2_3_IRQHandler>

08000898 <USIC2_3_IRQHandler_Veneer>:
 8000898:	4887      	ldr	r0, [pc, #540]	; (8000ab8 <GPDMA1_0_IRQHandler_Veneer+0x1a2>)
 800089a:	b500      	push	{lr}
 800089c:	b081      	sub	sp, #4
 800089e:	4780      	blx	r0
 80008a0:	b001      	add	sp, #4
 80008a2:	bd00      	pop	{pc}

080008a4 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80008a4:	e7fe      	b.n	80008a4 <USIC2_4_IRQHandler>

080008a6 <USIC2_4_IRQHandler_Veneer>:
 80008a6:	4885      	ldr	r0, [pc, #532]	; (8000abc <GPDMA1_0_IRQHandler_Veneer+0x1a6>)
 80008a8:	b500      	push	{lr}
 80008aa:	b081      	sub	sp, #4
 80008ac:	4780      	blx	r0
 80008ae:	b001      	add	sp, #4
 80008b0:	bd00      	pop	{pc}

080008b2 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80008b2:	e7fe      	b.n	80008b2 <USIC2_5_IRQHandler>

080008b4 <USIC2_5_IRQHandler_Veneer>:
 80008b4:	4882      	ldr	r0, [pc, #520]	; (8000ac0 <GPDMA1_0_IRQHandler_Veneer+0x1aa>)
 80008b6:	b500      	push	{lr}
 80008b8:	b081      	sub	sp, #4
 80008ba:	4780      	blx	r0
 80008bc:	b001      	add	sp, #4
 80008be:	bd00      	pop	{pc}

080008c0 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80008c0:	e7fe      	b.n	80008c0 <LEDTS0_0_IRQHandler>

080008c2 <LEDTS0_0_IRQHandler_Veneer>:
 80008c2:	4880      	ldr	r0, [pc, #512]	; (8000ac4 <GPDMA1_0_IRQHandler_Veneer+0x1ae>)
 80008c4:	b500      	push	{lr}
 80008c6:	b081      	sub	sp, #4
 80008c8:	4780      	blx	r0
 80008ca:	b001      	add	sp, #4
 80008cc:	bd00      	pop	{pc}

080008ce <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80008ce:	e7fe      	b.n	80008ce <FCE0_0_IRQHandler>

080008d0 <FCE0_0_IRQHandler_Veneer>:
 80008d0:	487d      	ldr	r0, [pc, #500]	; (8000ac8 <GPDMA1_0_IRQHandler_Veneer+0x1b2>)
 80008d2:	b500      	push	{lr}
 80008d4:	b081      	sub	sp, #4
 80008d6:	4780      	blx	r0
 80008d8:	b001      	add	sp, #4
 80008da:	bd00      	pop	{pc}

080008dc <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80008dc:	e7fe      	b.n	80008dc <GPDMA0_0_IRQHandler>

080008de <GPDMA0_0_IRQHandler_Veneer>:
 80008de:	487b      	ldr	r0, [pc, #492]	; (8000acc <GPDMA1_0_IRQHandler_Veneer+0x1b6>)
 80008e0:	b500      	push	{lr}
 80008e2:	b081      	sub	sp, #4
 80008e4:	4780      	blx	r0
 80008e6:	b001      	add	sp, #4
 80008e8:	bd00      	pop	{pc}

080008ea <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80008ea:	e7fe      	b.n	80008ea <SDMMC0_0_IRQHandler>

080008ec <SDMMC0_0_IRQHandler_Veneer>:
 80008ec:	4878      	ldr	r0, [pc, #480]	; (8000ad0 <GPDMA1_0_IRQHandler_Veneer+0x1ba>)
 80008ee:	b500      	push	{lr}
 80008f0:	b081      	sub	sp, #4
 80008f2:	4780      	blx	r0
 80008f4:	b001      	add	sp, #4
 80008f6:	bd00      	pop	{pc}

080008f8 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 80008f8:	e7fe      	b.n	80008f8 <USB0_0_IRQHandler>

080008fa <USB0_0_IRQHandler_Veneer>:
 80008fa:	4876      	ldr	r0, [pc, #472]	; (8000ad4 <GPDMA1_0_IRQHandler_Veneer+0x1be>)
 80008fc:	b500      	push	{lr}
 80008fe:	b081      	sub	sp, #4
 8000900:	4780      	blx	r0
 8000902:	b001      	add	sp, #4
 8000904:	bd00      	pop	{pc}

08000906 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000906:	e7fe      	b.n	8000906 <ETH0_0_IRQHandler>

08000908 <ETH0_0_IRQHandler_Veneer>:
 8000908:	4873      	ldr	r0, [pc, #460]	; (8000ad8 <GPDMA1_0_IRQHandler_Veneer+0x1c2>)
 800090a:	b500      	push	{lr}
 800090c:	b081      	sub	sp, #4
 800090e:	4780      	blx	r0
 8000910:	b001      	add	sp, #4
 8000912:	bd00      	pop	{pc}

08000914 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000914:	e7fe      	b.n	8000914 <GPDMA1_0_IRQHandler>

08000916 <GPDMA1_0_IRQHandler_Veneer>:
 8000916:	4871      	ldr	r0, [pc, #452]	; (8000adc <GPDMA1_0_IRQHandler_Veneer+0x1c6>)
 8000918:	b500      	push	{lr}
 800091a:	b081      	sub	sp, #4
 800091c:	4780      	blx	r0
 800091e:	b001      	add	sp, #4
 8000920:	bd00      	pop	{pc}
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000922:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000926:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000928:	080002b5 	.word	0x080002b5
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 800092c:	080002c5 	.word	0x080002c5
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000930:	080002d5 	.word	0x080002d5
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000934:	080002e5 	.word	0x080002e5
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000938:	080002f5 	.word	0x080002f5
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 800093c:	08000305 	.word	0x08000305
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000940:	08000315 	.word	0x08000315
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000944:	08000325 	.word	0x08000325
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000948:	080032f9 	.word	0x080032f9
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 800094c:	08000345 	.word	0x08000345
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000950:	08000355 	.word	0x08000355
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000954:	08000365 	.word	0x08000365
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000958:	08000375 	.word	0x08000375
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 800095c:	08000385 	.word	0x08000385
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000960:	08000395 	.word	0x08000395
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000964:	080003a5 	.word	0x080003a5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000968:	080003b5 	.word	0x080003b5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 800096c:	080003c5 	.word	0x080003c5
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000970:	080003d5 	.word	0x080003d5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000974:	080003e5 	.word	0x080003e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000978:	080003f5 	.word	0x080003f5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 800097c:	08000405 	.word	0x08000405
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000980:	08000415 	.word	0x08000415
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000984:	08000425 	.word	0x08000425
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000988:	08000435 	.word	0x08000435
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 800098c:	08000445 	.word	0x08000445
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000990:	08000455 	.word	0x08000455
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000994:	08000465 	.word	0x08000465
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000998:	08000475 	.word	0x08000475
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 800099c:	08000485 	.word	0x08000485
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80009a0:	08000495 	.word	0x08000495
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80009a4:	080004a5 	.word	0x080004a5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80009a8:	080004b5 	.word	0x080004b5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80009ac:	080004c5 	.word	0x080004c5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80009b0:	080004d5 	.word	0x080004d5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80009b4:	080004e5 	.word	0x080004e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80009b8:	080004f5 	.word	0x080004f5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80009bc:	08000505 	.word	0x08000505
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80009c0:	08000515 	.word	0x08000515
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80009c4:	08000525 	.word	0x08000525
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80009c8:	08000535 	.word	0x08000535
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80009cc:	08000545 	.word	0x08000545
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80009d0:	08000555 	.word	0x08000555
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80009d4:	08000565 	.word	0x08000565
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80009d8:	08000575 	.word	0x08000575
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80009dc:	08000585 	.word	0x08000585
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80009e0:	08000595 	.word	0x08000595
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80009e4:	080005a5 	.word	0x080005a5
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80009e8:	080005b5 	.word	0x080005b5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80009ec:	080005c5 	.word	0x080005c5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80009f0:	080005d5 	.word	0x080005d5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80009f4:	080005e5 	.word	0x080005e5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80009f8:	080005f5 	.word	0x080005f5
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 80009fc:	08000605 	.word	0x08000605
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000a00:	08000613 	.word	0x08000613
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000a04:	08000621 	.word	0x08000621
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000a08:	0800062f 	.word	0x0800062f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000a0c:	0800063d 	.word	0x0800063d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000a10:	0800064b 	.word	0x0800064b
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000a14:	08000659 	.word	0x08000659
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000a18:	08000667 	.word	0x08000667
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000a1c:	08000675 	.word	0x08000675
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000a20:	08000683 	.word	0x08000683
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000a24:	08000691 	.word	0x08000691
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000a28:	0800069f 	.word	0x0800069f
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000a2c:	080006ad 	.word	0x080006ad
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000a30:	080006bb 	.word	0x080006bb
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000a34:	080006c9 	.word	0x080006c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000a38:	080006d7 	.word	0x080006d7
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000a3c:	080006e5 	.word	0x080006e5
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000a40:	080006f3 	.word	0x080006f3
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000a44:	08000701 	.word	0x08000701
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000a48:	0800070f 	.word	0x0800070f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000a4c:	0800071d 	.word	0x0800071d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000a50:	0800072b 	.word	0x0800072b
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000a54:	08000739 	.word	0x08000739
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000a58:	08000747 	.word	0x08000747
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000a5c:	08000755 	.word	0x08000755
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000a60:	08000763 	.word	0x08000763
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000a64:	08000771 	.word	0x08000771
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000a68:	0800077f 	.word	0x0800077f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000a6c:	0800078d 	.word	0x0800078d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000a70:	0800079b 	.word	0x0800079b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000a74:	080007a9 	.word	0x080007a9
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000a78:	080007b7 	.word	0x080007b7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000a7c:	080007c5 	.word	0x080007c5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000a80:	080007d3 	.word	0x080007d3
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000a84:	080007e1 	.word	0x080007e1
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000a88:	080007ef 	.word	0x080007ef
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000a8c:	080007fd 	.word	0x080007fd
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000a90:	0800080b 	.word	0x0800080b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000a94:	08000819 	.word	0x08000819
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000a98:	08000827 	.word	0x08000827
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000a9c:	08000835 	.word	0x08000835
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000aa0:	08000843 	.word	0x08000843
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000aa4:	08000851 	.word	0x08000851
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000aa8:	0800085f 	.word	0x0800085f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000aac:	0800086d 	.word	0x0800086d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000ab0:	0800087b 	.word	0x0800087b
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000ab4:	08000889 	.word	0x08000889
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000ab8:	08000897 	.word	0x08000897
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000abc:	080008a5 	.word	0x080008a5
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000ac0:	080008b3 	.word	0x080008b3
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000ac4:	080008c1 	.word	0x080008c1
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000ac8:	080008cf 	.word	0x080008cf
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000acc:	080008dd 	.word	0x080008dd
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ad0:	080008eb 	.word	0x080008eb
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ad4:	080008f9 	.word	0x080008f9
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000ad8:	08000907 	.word	0x08000907
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000adc:	08000915 	.word	0x08000915

08000ae0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000ae6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000aea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000aee:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000af2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000af6:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000afa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000afe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000b02:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000b06:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b0a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b0e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b12:	6952      	ldr	r2, [r2, #20]
 8000b14:	f022 0208 	bic.w	r2, r2, #8
 8000b18:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000b1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b22:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b26:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000b2a:	6852      	ldr	r2, [r2, #4]
 8000b2c:	f022 0201 	bic.w	r2, r2, #1
 8000b30:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b36:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b3e:	f103 0314 	add.w	r3, r3, #20
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	f023 030f 	bic.w	r3, r3, #15
 8000b4c:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	f043 0303 	orr.w	r3, r3, #3
 8000b54:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000b56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b5a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b64:	f103 0314 	add.w	r3, r3, #20
 8000b68:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000b6a:	f000 f8ab 	bl	8000cc4 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000b6e:	f000 f805 	bl	8000b7c <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000b72:	f107 0708 	add.w	r7, r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop

08000b7c <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000b82:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000b86:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b90:	f040 8089 	bne.w	8000ca6 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000b94:	f244 7310 	movw	r3, #18192	; 0x4710
 8000b98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f003 0304 	and.w	r3, r3, #4
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	f000 8088 	beq.w	8000cb8 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000ba8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bb0:	689b      	ldr	r3, [r3, #8]
 8000bb2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000bb6:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000bba:	f103 0301 	add.w	r3, r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000bc0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bc4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000bce:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000bd2:	f103 0301 	add.w	r3, r3, #1
 8000bd6:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000bd8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bdc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000be6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000bea:	f103 0301 	add.w	r3, r3, #1
 8000bee:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000bf0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bf4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d028      	beq.n	8000c54 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000c02:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000c06:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c10:	68ba      	ldr	r2, [r7, #8]
 8000c12:	fb02 f303 	mul.w	r3, r2, r3
 8000c16:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c20:	f640 4360 	movw	r3, #3168	; 0xc60
 8000c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c28:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c2a:	f640 4360 	movw	r3, #3168	; 0xc60
 8000c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	f103 0301 	add.w	r3, r3, #1
 8000c44:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c48:	f640 4360 	movw	r3, #3168	; 0xc60
 8000c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	e031      	b.n	8000cb8 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000c54:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000c58:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	fb02 f303 	mul.w	r3, r2, r3
 8000c68:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c6a:	683a      	ldr	r2, [r7, #0]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c72:	f640 4360 	movw	r3, #3168	; 0xc60
 8000c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c7a:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c7c:	f640 4360 	movw	r3, #3168	; 0xc60
 8000c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c8e:	68db      	ldr	r3, [r3, #12]
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	f103 0301 	add.w	r3, r3, #1
 8000c96:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c9a:	f640 4360 	movw	r3, #3168	; 0xc60
 8000c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	e008      	b.n	8000cb8 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000ca6:	f640 4360 	movw	r3, #3168	; 0xc60
 8000caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cae:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000cb2:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000cb6:	601a      	str	r2, [r3, #0]
}


}
 8000cb8:	f107 0714 	add.w	r7, r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop

08000cc4 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000cca:	f003 fb7b 	bl	80043c4 <AllowPLLInitByStartup>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	f000 8255 	beq.w	8001180 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000cd6:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cda:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	f04f 0302 	mov.w	r3, #2
 8000ce4:	f2c0 0301 	movt	r3, #1
 8000ce8:	4013      	ands	r3, r2
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d00d      	beq.n	8000d0a <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000cee:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cf2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cf6:	f244 7210 	movw	r2, #18192	; 0x4710
 8000cfa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000cfe:	6852      	ldr	r2, [r2, #4]
 8000d00:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d04:	f022 0202 	bic.w	r2, r2, #2
 8000d08:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000d0a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d072      	beq.n	8000e02 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000d1c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d20:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d24:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d28:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d2c:	6852      	ldr	r2, [r2, #4]
 8000d2e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d32:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000d34:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d3c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d40:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d44:	6852      	ldr	r2, [r2, #4]
 8000d46:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000d4a:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000d4c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d50:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d54:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d58:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d5c:	68d2      	ldr	r2, [r2, #12]
 8000d5e:	f022 0201 	bic.w	r2, r2, #1
 8000d62:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000d64:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d68:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d6c:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d70:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d74:	6852      	ldr	r2, [r2, #4]
 8000d76:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d7a:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000d7c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000d80:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d84:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000d88:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000d8c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000d8e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000d92:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d96:	f04f 0200 	mov.w	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d9c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000da0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000da4:	f04f 0205 	mov.w	r2, #5
 8000da8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000daa:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000db8:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000dbc:	d008      	beq.n	8000dd0 <SystemClockSetup+0x10c>
 8000dbe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000dc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dc6:	689a      	ldr	r2, [r3, #8]
 8000dc8:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d8ec      	bhi.n	8000daa <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000dd0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000dd4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dd8:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000ddc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000de0:	6812      	ldr	r2, [r2, #0]
 8000de2:	f022 0201 	bic.w	r2, r2, #1
 8000de6:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000de8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000df6:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000dfa:	d002      	beq.n	8000e02 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000dfc:	f04f 0300 	mov.w	r3, #0
 8000e00:	e1c0      	b.n	8001184 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000e02:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0304 	and.w	r3, r3, #4
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	f040 81b5 	bne.w	8001180 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000e16:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d00b      	beq.n	8000e40 <SystemClockSetup+0x17c>
 8000e28:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e2c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e30:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000e34:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e38:	68d2      	ldr	r2, [r2, #12]
 8000e3a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e3e:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000e40:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e44:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000e48:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000e4a:	687a      	ldr	r2, [r7, #4]
 8000e4c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000e50:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000e54:	fba3 1302 	umull	r1, r3, r3, r2
 8000e58:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000e5c:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e60:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e62:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e66:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e6a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e6e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e72:	6852      	ldr	r2, [r2, #4]
 8000e74:	f042 0201 	orr.w	r2, r2, #1
 8000e78:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000e7a:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e82:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e86:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e8a:	6852      	ldr	r2, [r2, #4]
 8000e8c:	f042 0210 	orr.w	r2, r2, #16
 8000e90:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000e92:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e96:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000ea0:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000ea4:	f2c0 1300 	movt	r3, #256	; 0x100
 8000ea8:	430b      	orrs	r3, r1
 8000eaa:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000eac:	f244 7310 	movw	r3, #18192	; 0x4710
 8000eb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000eb4:	f244 7210 	movw	r2, #18192	; 0x4710
 8000eb8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ebc:	6852      	ldr	r2, [r2, #4]
 8000ebe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ec2:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000ec4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ec8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ecc:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ed0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ed4:	6852      	ldr	r2, [r2, #4]
 8000ed6:	f022 0210 	bic.w	r2, r2, #16
 8000eda:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000edc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ee0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ee4:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ee8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000eec:	6852      	ldr	r2, [r2, #4]
 8000eee:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000ef2:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000ef4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ef8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000efc:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f00:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f04:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f06:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f0e:	f04f 0200 	mov.w	r2, #0
 8000f12:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f14:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f18:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f1c:	f04f 0205 	mov.w	r2, #5
 8000f20:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8000f22:	bf00      	nop
 8000f24:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f28:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d108      	bne.n	8000f48 <SystemClockSetup+0x284>
 8000f36:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f3e:	689a      	ldr	r2, [r3, #8]
 8000f40:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d8ed      	bhi.n	8000f24 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000f48:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f50:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000f54:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000f58:	6812      	ldr	r2, [r2, #0]
 8000f5a:	f022 0201 	bic.w	r2, r2, #1
 8000f5e:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000f60:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f003 0304 	and.w	r3, r3, #4
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d04e      	beq.n	8001010 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f72:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f76:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f7a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f7e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f82:	6852      	ldr	r2, [r2, #4]
 8000f84:	f022 0201 	bic.w	r2, r2, #1
 8000f88:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000f8a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f8e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f92:	f04f 0200 	mov.w	r2, #0
 8000f96:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000f98:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fa0:	f04f 0200 	mov.w	r2, #0
 8000fa4:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000fa6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000faa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000fb4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fb8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fbc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000fc0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fc4:	68d2      	ldr	r2, [r2, #12]
 8000fc6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fca:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000fcc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fd0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd4:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fd8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fdc:	6852      	ldr	r2, [r2, #4]
 8000fde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000fe2:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000fe4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000fe8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fec:	f240 5245 	movw	r2, #1349	; 0x545
 8000ff0:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000ff2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ff6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ffa:	f04f 0200 	mov.w	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001000:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001004:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001008:	f04f 0205 	mov.w	r2, #5
 800100c:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800100e:	e002      	b.n	8001016 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001010:	f04f 0300 	mov.w	r3, #0
 8001014:	e0b6      	b.n	8001184 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001016:	f24e 0310 	movw	r3, #57360	; 0xe010
 800101a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	2b63      	cmp	r3, #99	; 0x63
 8001022:	d8f8      	bhi.n	8001016 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001024:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001028:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800102c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001030:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001034:	6812      	ldr	r2, [r2, #0]
 8001036:	f022 0201 	bic.w	r2, r2, #1
 800103a:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800103c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001040:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001044:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	ea4f 2213 	mov.w	r2, r3, lsr #8
 800104c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001050:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001054:	fba3 1302 	umull	r1, r3, r3, r2
 8001058:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800105c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001060:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001062:	f244 7210 	movw	r2, #18192	; 0x4710
 8001066:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001070:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001074:	f2c0 1300 	movt	r3, #256	; 0x100
 8001078:	430b      	orrs	r3, r1
 800107a:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800107c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001080:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001084:	f640 421b 	movw	r2, #3099	; 0xc1b
 8001088:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800108a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800108e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001098:	f24e 0310 	movw	r3, #57360	; 0xe010
 800109c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010a0:	f04f 0205 	mov.w	r2, #5
 80010a4:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80010a6:	bf00      	nop
 80010a8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	2b63      	cmp	r3, #99	; 0x63
 80010b4:	d8f8      	bhi.n	80010a8 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010b6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010be:	f24e 0210 	movw	r2, #57360	; 0xe010
 80010c2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80010c6:	6812      	ldr	r2, [r2, #0]
 80010c8:	f022 0201 	bic.w	r2, r2, #1
 80010cc:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80010ce:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010d2:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80010d6:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80010de:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80010e2:	f2c0 03be 	movt	r3, #190	; 0xbe
 80010e6:	fba3 1302 	umull	r1, r3, r3, r2
 80010ea:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80010ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80010f2:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80010f4:	f244 7210 	movw	r2, #18192	; 0x4710
 80010f8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001102:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001106:	f2c0 1300 	movt	r3, #256	; 0x100
 800110a:	430b      	orrs	r3, r1
 800110c:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800110e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001112:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001116:	f241 3223 	movw	r2, #4899	; 0x1323
 800111a:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800111c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001120:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800112a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800112e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001132:	f04f 0205 	mov.w	r2, #5
 8001136:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001138:	bf00      	nop
 800113a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800113e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	2b63      	cmp	r3, #99	; 0x63
 8001146:	d8f8      	bhi.n	800113a <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001148:	f24e 0310 	movw	r3, #57360	; 0xe010
 800114c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001150:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001154:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001158:	6812      	ldr	r2, [r2, #0]
 800115a:	f022 0201 	bic.w	r2, r2, #1
 800115e:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001160:	f244 7310 	movw	r3, #18192	; 0x4710
 8001164:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001168:	f644 7201 	movw	r2, #20225	; 0x4f01
 800116c:	f2c0 1203 	movt	r2, #259	; 0x103
 8001170:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001172:	f244 1360 	movw	r3, #16736	; 0x4160
 8001176:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800117a:	f04f 0205 	mov.w	r2, #5
 800117e:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001180:	f04f 0301 	mov.w	r3, #1

}
 8001184:	4618      	mov	r0, r3
 8001186:	f107 0708 	add.w	r7, r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop

08001190 <DATA_printf>:
//IO004_EnableOutputDriver(&IO004_Handle0,IO004_OPENDRAIN);

void delay5ms(void);

void DATA_printf(uchar *s,short temp_data)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	460b      	mov	r3, r1
 800119a:	807b      	strh	r3, [r7, #2]
    if(temp_data < 0)
 800119c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	da09      	bge.n	80011b8 <DATA_printf+0x28>
    {
        temp_data = -temp_data;
 80011a4:	887b      	ldrh	r3, [r7, #2]
 80011a6:	f1c3 0300 	rsb	r3, r3, #0
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	807b      	strh	r3, [r7, #2]
        *s        = '-';
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f04f 022d 	mov.w	r2, #45	; 0x2d
 80011b4:	701a      	strb	r2, [r3, #0]
 80011b6:	e003      	b.n	80011c0 <DATA_printf+0x30>
    }
    else
    {
        *s        = ' ';
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f04f 0220 	mov.w	r2, #32
 80011be:	701a      	strb	r2, [r3, #0]
    }
    *++s      = temp_data/100 + 0x30; //   0ascii
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f103 0301 	add.w	r3, r3, #1
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80011cc:	f248 531f 	movw	r3, #34079	; 0x851f
 80011d0:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80011d4:	fb83 1302 	smull	r1, r3, r3, r2
 80011d8:	ea4f 1163 	mov.w	r1, r3, asr #5
 80011dc:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80011e0:	1acb      	subs	r3, r1, r3
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80011ea:	b2da      	uxtb	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	701a      	strb	r2, [r3, #0]
    temp_data = temp_data     % 100;      //  
 80011f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80011f4:	f248 521f 	movw	r2, #34079	; 0x851f
 80011f8:	f2c5 12eb 	movt	r2, #20971	; 0x51eb
 80011fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001200:	ea4f 1162 	mov.w	r1, r2, asr #5
 8001204:	ea4f 72e3 	mov.w	r2, r3, asr #31
 8001208:	1a8a      	subs	r2, r1, r2
 800120a:	f04f 0164 	mov.w	r1, #100	; 0x64
 800120e:	fb01 f202 	mul.w	r2, r1, r2
 8001212:	1a9b      	subs	r3, r3, r2
 8001214:	807b      	strh	r3, [r7, #2]
    *++s      = temp_data/10  + 0x30; //   0ascii
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f103 0301 	add.w	r3, r3, #1
 800121c:	607b      	str	r3, [r7, #4]
 800121e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001222:	f246 6367 	movw	r3, #26215	; 0x6667
 8001226:	f2c6 6366 	movt	r3, #26214	; 0x6666
 800122a:	fb83 1302 	smull	r1, r3, r3, r2
 800122e:	ea4f 01a3 	mov.w	r1, r3, asr #2
 8001232:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001236:	1acb      	subs	r3, r1, r3
 8001238:	b29b      	uxth	r3, r3
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001240:	b2da      	uxtb	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	701a      	strb	r2, [r3, #0]
    temp_data = temp_data     % 10;       //  
 8001246:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800124a:	f246 6367 	movw	r3, #26215	; 0x6667
 800124e:	f2c6 6366 	movt	r3, #26214	; 0x6666
 8001252:	fb83 1302 	smull	r1, r3, r3, r2
 8001256:	ea4f 01a3 	mov.w	r1, r3, asr #2
 800125a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800125e:	1ac9      	subs	r1, r1, r3
 8001260:	460b      	mov	r3, r1
 8001262:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001266:	185b      	adds	r3, r3, r1
 8001268:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	807b      	strh	r3, [r7, #2]
    *++s      = temp_data     + 0x30; //   0ascii
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f103 0301 	add.w	r3, r3, #1
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	887b      	ldrh	r3, [r7, #2]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001280:	b2da      	uxtb	r2, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	701a      	strb	r2, [r3, #0]
}
 8001286:	f107 070c 	add.w	r7, r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <USART1_SendData>:
//void USART1_SendData(char *s)
void USART1_SendData(char *s) // char* 
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	char *p;
	p=s;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	60fb      	str	r3, [r7, #12]
	while(!UART001_WriteDataBytes(&UART001_Handle0, p, 1));
 800129c:	bf00      	nop
 800129e:	f644 4060 	movw	r0, #19552	; 0x4c60
 80012a2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80012a6:	68f9      	ldr	r1, [r7, #12]
 80012a8:	f04f 0201 	mov.w	r2, #1
 80012ac:	f001 fce8 	bl	8002c80 <UART001_WriteDataBytes>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d0f3      	beq.n	800129e <USART1_SendData+0xe>
		 USART1_Send_Byte(*p);

        UART001_WriteDataBytes(&UART001_Handle0, p, 1);
		p++;
	}*/
}
 80012b6:	f107 0710 	add.w	r7, r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop

080012c0 <I2C_delay>:

static void I2C_delay(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
    volatile int i = 14; // TODO 12 7
 80012c6:	f04f 030e 	mov.w	r3, #14
 80012ca:	607b      	str	r3, [r7, #4]
    while (i)
 80012cc:	e003      	b.n	80012d6 <I2C_delay+0x16>
        i--;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f103 33ff 	add.w	r3, r3, #4294967295
 80012d4:	607b      	str	r3, [r7, #4]
}

static void I2C_delay(void)
{
    volatile int i = 14; // TODO 12 7
    while (i)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1f8      	bne.n	80012ce <I2C_delay+0xe>
        i--;
}
 80012dc:	f107 070c 	add.w	r7, r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bc80      	pop	{r7}
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop

080012e8 <ReadSDA>:
static uint32_t ReadSDA(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
//	IO004_EnableOutputDriver(&IO004_Handle1,INPUT);
/*	asm("NOP");
	asm("NOP");
	asm("NOP");
	asm("NOP");*/
	SDA_IN = IO004_ReadPin(IO004_Handle1);
 80012ec:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80012f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012f8:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80012fc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001300:	785b      	ldrb	r3, [r3, #1]
 8001302:	fa22 f303 	lsr.w	r3, r2, r3
 8001306:	f003 0201 	and.w	r2, r3, #1
 800130a:	f640 0304 	movw	r3, #2052	; 0x804
 800130e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001312:	601a      	str	r2, [r3, #0]
	//IO004_EnableOutputDriver(&IO004_Handle0,IO004_PUSHPULL);
	return SDA_IN;
 8001314:	f640 0304 	movw	r3, #2052	; 0x804
 8001318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800131c:	681b      	ldr	r3, [r3, #0]
}
 800131e:	4618      	mov	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop

08001328 <I2C_Start>:
static bool I2C_Start(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
    SDA_H;
 800132c:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8001330:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	f644 439c 	movw	r3, #19612	; 0x4c9c
 800133a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800133e:	785b      	ldrb	r3, [r3, #1]
 8001340:	f04f 0101 	mov.w	r1, #1
 8001344:	fa01 f303 	lsl.w	r3, r1, r3
 8001348:	6053      	str	r3, [r2, #4]
    SCL_H;
 800134a:	f644 4394 	movw	r3, #19604	; 0x4c94
 800134e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001352:	685a      	ldr	r2, [r3, #4]
 8001354:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001358:	f6c0 0300 	movt	r3, #2048	; 0x800
 800135c:	785b      	ldrb	r3, [r3, #1]
 800135e:	f04f 0101 	mov.w	r1, #1
 8001362:	fa01 f303 	lsl.w	r3, r1, r3
 8001366:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001368:	f7ff ffaa 	bl	80012c0 <I2C_delay>
    I2C_delay();
 800136c:	f7ff ffa8 	bl	80012c0 <I2C_delay>
    if (!SDA_read)
 8001370:	f7ff ffba 	bl	80012e8 <ReadSDA>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d102      	bne.n	8001380 <I2C_Start+0x58>
        return FALSE; // SDA
 800137a:	f04f 0300 	mov.w	r3, #0
 800137e:	e02d      	b.n	80013dc <I2C_Start+0xb4>
  //  IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
    SDA_L;            // SDASTART
 8001380:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8001384:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001388:	685a      	ldr	r2, [r3, #4]
 800138a:	f644 439c 	movw	r3, #19612	; 0x4c9c
 800138e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001392:	785b      	ldrb	r3, [r3, #1]
 8001394:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001398:	fa01 f303 	lsl.w	r3, r1, r3
 800139c:	6053      	str	r3, [r2, #4]
    I2C_delay();      // SDA
 800139e:	f7ff ff8f 	bl	80012c0 <I2C_delay>

    if (SDA_read)     // SDASDA
 80013a2:	f7ff ffa1 	bl	80012e8 <ReadSDA>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d002      	beq.n	80013b2 <I2C_Start+0x8a>
         return FALSE;
 80013ac:	f04f 0300 	mov.w	r3, #0
 80013b0:	e014      	b.n	80013dc <I2C_Start+0xb4>
   // IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
    SDA_L;            // SDASDA,SDA
 80013b2:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80013b6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013ba:	685a      	ldr	r2, [r3, #4]
 80013bc:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80013c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013c4:	785b      	ldrb	r3, [r3, #1]
 80013c6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80013ca:	fa01 f303 	lsl.w	r3, r1, r3
 80013ce:	6053      	str	r3, [r2, #4]
    I2C_delay();      // 
 80013d0:	f7ff ff76 	bl	80012c0 <I2C_delay>
    I2C_delay();
 80013d4:	f7ff ff74 	bl	80012c0 <I2C_delay>
    return TRUE;
 80013d8:	f04f 0301 	mov.w	r3, #1
}
 80013dc:	4618      	mov	r0, r3
 80013de:	bd80      	pop	{r7, pc}

080013e0 <I2C_Stop>:

static void I2C_Stop(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
    SCL_L;
 80013e4:	f644 4394 	movw	r3, #19604	; 0x4c94
 80013e8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	f644 4394 	movw	r3, #19604	; 0x4c94
 80013f2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013f6:	785b      	ldrb	r3, [r3, #1]
 80013f8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80013fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001400:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001402:	f7ff ff5d 	bl	80012c0 <I2C_delay>
    SDA_L;
 8001406:	f644 439c 	movw	r3, #19612	; 0x4c9c
 800140a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800140e:	685a      	ldr	r2, [r3, #4]
 8001410:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8001414:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001418:	785b      	ldrb	r3, [r3, #1]
 800141a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800141e:	fa01 f303 	lsl.w	r3, r1, r3
 8001422:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001424:	f7ff ff4c 	bl	80012c0 <I2C_delay>
    SCL_H;
 8001428:	f644 4394 	movw	r3, #19604	; 0x4c94
 800142c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001430:	685a      	ldr	r2, [r3, #4]
 8001432:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001436:	f6c0 0300 	movt	r3, #2048	; 0x800
 800143a:	785b      	ldrb	r3, [r3, #1]
 800143c:	f04f 0101 	mov.w	r1, #1
 8001440:	fa01 f303 	lsl.w	r3, r1, r3
 8001444:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001446:	f7ff ff3b 	bl	80012c0 <I2C_delay>
    SDA_H;
 800144a:	f644 439c 	movw	r3, #19612	; 0x4c9c
 800144e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001452:	685a      	ldr	r2, [r3, #4]
 8001454:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8001458:	f6c0 0300 	movt	r3, #2048	; 0x800
 800145c:	785b      	ldrb	r3, [r3, #1]
 800145e:	f04f 0101 	mov.w	r1, #1
 8001462:	fa01 f303 	lsl.w	r3, r1, r3
 8001466:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001468:	f7ff ff2a 	bl	80012c0 <I2C_delay>
}
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop

08001470 <I2C_Ack>:

static void I2C_Ack(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
    SCL_L;
 8001474:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001478:	f6c0 0300 	movt	r3, #2048	; 0x800
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001482:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001486:	785b      	ldrb	r3, [r3, #1]
 8001488:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800148c:	fa01 f303 	lsl.w	r3, r1, r3
 8001490:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001492:	f7ff ff15 	bl	80012c0 <I2C_delay>
    SDA_L;
 8001496:	f644 439c 	movw	r3, #19612	; 0x4c9c
 800149a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80014a4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014a8:	785b      	ldrb	r3, [r3, #1]
 80014aa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80014ae:	fa01 f303 	lsl.w	r3, r1, r3
 80014b2:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80014b4:	f7ff ff04 	bl	80012c0 <I2C_delay>
    SCL_H;
 80014b8:	f644 4394 	movw	r3, #19604	; 0x4c94
 80014bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014c0:	685a      	ldr	r2, [r3, #4]
 80014c2:	f644 4394 	movw	r3, #19604	; 0x4c94
 80014c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014ca:	785b      	ldrb	r3, [r3, #1]
 80014cc:	f04f 0101 	mov.w	r1, #1
 80014d0:	fa01 f303 	lsl.w	r3, r1, r3
 80014d4:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80014d6:	f7ff fef3 	bl	80012c0 <I2C_delay>
    SCL_L;
 80014da:	f644 4394 	movw	r3, #19604	; 0x4c94
 80014de:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014e2:	685a      	ldr	r2, [r3, #4]
 80014e4:	f644 4394 	movw	r3, #19604	; 0x4c94
 80014e8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014ec:	785b      	ldrb	r3, [r3, #1]
 80014ee:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80014f2:	fa01 f303 	lsl.w	r3, r1, r3
 80014f6:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80014f8:	f7ff fee2 	bl	80012c0 <I2C_delay>
}
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop

08001500 <I2C_NoAck>:

static void I2C_NoAck(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
    SCL_L;
 8001504:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001508:	f6c0 0300 	movt	r3, #2048	; 0x800
 800150c:	685a      	ldr	r2, [r3, #4]
 800150e:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001512:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001516:	785b      	ldrb	r3, [r3, #1]
 8001518:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800151c:	fa01 f303 	lsl.w	r3, r1, r3
 8001520:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001522:	f7ff fecd 	bl	80012c0 <I2C_delay>
    SDA_H;
 8001526:	f644 439c 	movw	r3, #19612	; 0x4c9c
 800152a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800152e:	685a      	ldr	r2, [r3, #4]
 8001530:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8001534:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001538:	785b      	ldrb	r3, [r3, #1]
 800153a:	f04f 0101 	mov.w	r1, #1
 800153e:	fa01 f303 	lsl.w	r3, r1, r3
 8001542:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001544:	f7ff febc 	bl	80012c0 <I2C_delay>
    SCL_H;
 8001548:	f644 4394 	movw	r3, #19604	; 0x4c94
 800154c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001556:	f6c0 0300 	movt	r3, #2048	; 0x800
 800155a:	785b      	ldrb	r3, [r3, #1]
 800155c:	f04f 0101 	mov.w	r1, #1
 8001560:	fa01 f303 	lsl.w	r3, r1, r3
 8001564:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001566:	f7ff feab 	bl	80012c0 <I2C_delay>
    SCL_L;
 800156a:	f644 4394 	movw	r3, #19604	; 0x4c94
 800156e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001572:	685a      	ldr	r2, [r3, #4]
 8001574:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001578:	f6c0 0300 	movt	r3, #2048	; 0x800
 800157c:	785b      	ldrb	r3, [r3, #1]
 800157e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001582:	fa01 f303 	lsl.w	r3, r1, r3
 8001586:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001588:	f7ff fe9a 	bl	80012c0 <I2C_delay>
}
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop

08001590 <I2C_WaitAck>:

static bool I2C_WaitAck(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
    SCL_L;
 8001594:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001598:	f6c0 0300 	movt	r3, #2048	; 0x800
 800159c:	685a      	ldr	r2, [r3, #4]
 800159e:	f644 4394 	movw	r3, #19604	; 0x4c94
 80015a2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015a6:	785b      	ldrb	r3, [r3, #1]
 80015a8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80015ac:	fa01 f303 	lsl.w	r3, r1, r3
 80015b0:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80015b2:	f7ff fe85 	bl	80012c0 <I2C_delay>
    SDA_H;
 80015b6:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80015ba:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80015c4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015c8:	785b      	ldrb	r3, [r3, #1]
 80015ca:	f04f 0101 	mov.w	r1, #1
 80015ce:	fa01 f303 	lsl.w	r3, r1, r3
 80015d2:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80015d4:	f7ff fe74 	bl	80012c0 <I2C_delay>
    SCL_H;
 80015d8:	f644 4394 	movw	r3, #19604	; 0x4c94
 80015dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015e0:	685a      	ldr	r2, [r3, #4]
 80015e2:	f644 4394 	movw	r3, #19604	; 0x4c94
 80015e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015ea:	785b      	ldrb	r3, [r3, #1]
 80015ec:	f04f 0101 	mov.w	r1, #1
 80015f0:	fa01 f303 	lsl.w	r3, r1, r3
 80015f4:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80015f6:	f7ff fe63 	bl	80012c0 <I2C_delay>
    I2C_delay();
 80015fa:	f7ff fe61 	bl	80012c0 <I2C_delay>
    I2C_delay();
 80015fe:	f7ff fe5f 	bl	80012c0 <I2C_delay>
    I2C_delay();
 8001602:	f7ff fe5d 	bl	80012c0 <I2C_delay>
    if (SDA_read) {
 8001606:	f7ff fe6f 	bl	80012e8 <ReadSDA>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d01d      	beq.n	800164c <I2C_WaitAck+0xbc>
        SCL_L;
 8001610:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001614:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	f644 4394 	movw	r3, #19604	; 0x4c94
 800161e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001622:	785b      	ldrb	r3, [r3, #1]
 8001624:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001628:	fa01 f303 	lsl.w	r3, r1, r3
 800162c:	6053      	str	r3, [r2, #4]
        I2C_delay();
 800162e:	f7ff fe47 	bl	80012c0 <I2C_delay>
        TEMP  = SDA_IN;
 8001632:	f640 0304 	movw	r3, #2052	; 0x804
 8001636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	f640 0308 	movw	r3, #2056	; 0x808
 8001640:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001644:	601a      	str	r2, [r3, #0]
       return FALSE;
 8001646:	f04f 0300 	mov.w	r3, #0
 800164a:	e012      	b.n	8001672 <I2C_WaitAck+0xe2>
    }
   // IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
    SCL_L;
 800164c:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001650:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	f644 4394 	movw	r3, #19604	; 0x4c94
 800165a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800165e:	785b      	ldrb	r3, [r3, #1]
 8001660:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001664:	fa01 f303 	lsl.w	r3, r1, r3
 8001668:	6053      	str	r3, [r2, #4]
    //
    I2C_delay();
 800166a:	f7ff fe29 	bl	80012c0 <I2C_delay>
    return TRUE;
 800166e:	f04f 0301 	mov.w	r3, #1
}
 8001672:	4618      	mov	r0, r3
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop

08001678 <I2C_SendByte>:

static void I2C_SendByte(uint8_t byte)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 8;
 8001682:	f04f 0308 	mov.w	r3, #8
 8001686:	73fb      	strb	r3, [r7, #15]
    while (i--) {
 8001688:	e04a      	b.n	8001720 <I2C_SendByte+0xa8>
        SCL_L;           // SCLSLAVE
 800168a:	f644 4394 	movw	r3, #19604	; 0x4c94
 800168e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001698:	f6c0 0300 	movt	r3, #2048	; 0x800
 800169c:	785b      	ldrb	r3, [r3, #1]
 800169e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80016a2:	fa01 f303 	lsl.w	r3, r1, r3
 80016a6:	6053      	str	r3, [r2, #4]
        I2C_delay();
 80016a8:	f7ff fe0a 	bl	80012c0 <I2C_delay>
        if (byte & 0x80)
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	b25b      	sxtb	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	da0f      	bge.n	80016d4 <I2C_SendByte+0x5c>
            SDA_H;
 80016b4:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80016b8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80016c2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016c6:	785b      	ldrb	r3, [r3, #1]
 80016c8:	f04f 0101 	mov.w	r1, #1
 80016cc:	fa01 f303 	lsl.w	r3, r1, r3
 80016d0:	6053      	str	r3, [r2, #4]
 80016d2:	e00e      	b.n	80016f2 <I2C_SendByte+0x7a>
        else
            SDA_L;
 80016d4:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80016d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016dc:	685a      	ldr	r2, [r3, #4]
 80016de:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80016e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016e6:	785b      	ldrb	r3, [r3, #1]
 80016e8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80016ec:	fa01 f303 	lsl.w	r3, r1, r3
 80016f0:	6053      	str	r3, [r2, #4]
        byte <<= 1;
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80016f8:	71fb      	strb	r3, [r7, #7]
        I2C_delay();
 80016fa:	f7ff fde1 	bl	80012c0 <I2C_delay>
        SCL_H;
 80016fe:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001702:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001706:	685a      	ldr	r2, [r3, #4]
 8001708:	f644 4394 	movw	r3, #19604	; 0x4c94
 800170c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001710:	785b      	ldrb	r3, [r3, #1]
 8001712:	f04f 0101 	mov.w	r1, #1
 8001716:	fa01 f303 	lsl.w	r3, r1, r3
 800171a:	6053      	str	r3, [r2, #4]
        I2C_delay();
 800171c:	f7ff fdd0 	bl	80012c0 <I2C_delay>
}

static void I2C_SendByte(uint8_t byte)
{
    uint8_t i = 8;
    while (i--) {
 8001720:	7bfb      	ldrb	r3, [r7, #15]
 8001722:	2b00      	cmp	r3, #0
 8001724:	bf0c      	ite	eq
 8001726:	2300      	moveq	r3, #0
 8001728:	2301      	movne	r3, #1
 800172a:	b2db      	uxtb	r3, r3
 800172c:	7bfa      	ldrb	r2, [r7, #15]
 800172e:	f102 32ff 	add.w	r2, r2, #4294967295
 8001732:	73fa      	strb	r2, [r7, #15]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d1a8      	bne.n	800168a <I2C_SendByte+0x12>
        byte <<= 1;
        I2C_delay();
        SCL_H;
        I2C_delay();
    }
    SCL_L;
 8001738:	f644 4394 	movw	r3, #19604	; 0x4c94
 800173c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001746:	f6c0 0300 	movt	r3, #2048	; 0x800
 800174a:	785b      	ldrb	r3, [r3, #1]
 800174c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001750:	fa01 f303 	lsl.w	r3, r1, r3
 8001754:	6053      	str	r3, [r2, #4]
}
 8001756:	f107 0710 	add.w	r7, r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop

08001760 <I2C_ReceiveByte>:

static uint8_t I2C_ReceiveByte(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
    uint8_t i = 8;
 8001766:	f04f 0308 	mov.w	r3, #8
 800176a:	71fb      	strb	r3, [r7, #7]
    uint8_t byte = 0;
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	71bb      	strb	r3, [r7, #6]

    SDA_H;
 8001772:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8001776:	f6c0 0300 	movt	r3, #2048	; 0x800
 800177a:	685a      	ldr	r2, [r3, #4]
 800177c:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8001780:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001784:	785b      	ldrb	r3, [r3, #1]
 8001786:	f04f 0101 	mov.w	r1, #1
 800178a:	fa01 f303 	lsl.w	r3, r1, r3
 800178e:	6053      	str	r3, [r2, #4]
    while (i--) {
 8001790:	e02e      	b.n	80017f0 <I2C_ReceiveByte+0x90>
        byte <<= 1;
 8001792:	79bb      	ldrb	r3, [r7, #6]
 8001794:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001798:	71bb      	strb	r3, [r7, #6]
        SCL_L;
 800179a:	f644 4394 	movw	r3, #19604	; 0x4c94
 800179e:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017a2:	685a      	ldr	r2, [r3, #4]
 80017a4:	f644 4394 	movw	r3, #19604	; 0x4c94
 80017a8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017ac:	785b      	ldrb	r3, [r3, #1]
 80017ae:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80017b2:	fa01 f303 	lsl.w	r3, r1, r3
 80017b6:	6053      	str	r3, [r2, #4]
        I2C_delay();
 80017b8:	f7ff fd82 	bl	80012c0 <I2C_delay>
        SCL_H;
 80017bc:	f644 4394 	movw	r3, #19604	; 0x4c94
 80017c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017c4:	685a      	ldr	r2, [r3, #4]
 80017c6:	f644 4394 	movw	r3, #19604	; 0x4c94
 80017ca:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017ce:	785b      	ldrb	r3, [r3, #1]
 80017d0:	f04f 0101 	mov.w	r1, #1
 80017d4:	fa01 f303 	lsl.w	r3, r1, r3
 80017d8:	6053      	str	r3, [r2, #4]
        I2C_delay();
 80017da:	f7ff fd71 	bl	80012c0 <I2C_delay>
        if (SDA_read) {
 80017de:	f7ff fd83 	bl	80012e8 <ReadSDA>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <I2C_ReceiveByte+0x90>
            byte |= 0x01;
 80017e8:	79bb      	ldrb	r3, [r7, #6]
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	71bb      	strb	r3, [r7, #6]
{
    uint8_t i = 8;
    uint8_t byte = 0;

    SDA_H;
    while (i--) {
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	bf0c      	ite	eq
 80017f6:	2300      	moveq	r3, #0
 80017f8:	2301      	movne	r3, #1
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	79fa      	ldrb	r2, [r7, #7]
 80017fe:	f102 32ff 	add.w	r2, r2, #4294967295
 8001802:	71fa      	strb	r2, [r7, #7]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d1c4      	bne.n	8001792 <I2C_ReceiveByte+0x32>
        if (SDA_read) {
            byte |= 0x01;
        }
    //    IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
    }
    SCL_L;
 8001808:	f644 4394 	movw	r3, #19604	; 0x4c94
 800180c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001810:	685a      	ldr	r2, [r3, #4]
 8001812:	f644 4394 	movw	r3, #19604	; 0x4c94
 8001816:	f6c0 0300 	movt	r3, #2048	; 0x800
 800181a:	785b      	ldrb	r3, [r3, #1]
 800181c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001820:	fa01 f303 	lsl.w	r3, r1, r3
 8001824:	6053      	str	r3, [r2, #4]
    return byte;
 8001826:	79bb      	ldrb	r3, [r7, #6]
}
 8001828:	4618      	mov	r0, r3
 800182a:	f107 0708 	add.w	r7, r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop

08001834 <i2cWriteBuffer>:
    //
    I2C_AcknowledgeConfig(I2C1, ENABLE);   */
}
#endif
bool i2cWriteBuffer(uint8_t addr, uint8_t reg, uint8_t len, uint8_t * data)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	603b      	str	r3, [r7, #0]
 800183c:	4603      	mov	r3, r0
 800183e:	71fb      	strb	r3, [r7, #7]
 8001840:	460b      	mov	r3, r1
 8001842:	71bb      	strb	r3, [r7, #6]
 8001844:	4613      	mov	r3, r2
 8001846:	717b      	strb	r3, [r7, #5]
    int i;
    if (!I2C_Start())
 8001848:	f7ff fd6e 	bl	8001328 <I2C_Start>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d102      	bne.n	8001858 <i2cWriteBuffer+0x24>
    {
        return FALSE;
 8001852:	f04f 0300 	mov.w	r3, #0
 8001856:	e037      	b.n	80018c8 <i2cWriteBuffer+0x94>
    }
    I2C_SendByte(addr << 1 | I2C_Direction_Transmitter);//I2C_Direction_Transmitter:
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800185e:	b2db      	uxtb	r3, r3
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ff09 	bl	8001678 <I2C_SendByte>
    if (!I2C_WaitAck()) {
 8001866:	f7ff fe93 	bl	8001590 <I2C_WaitAck>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d104      	bne.n	800187a <i2cWriteBuffer+0x46>
        I2C_Stop();
 8001870:	f7ff fdb6 	bl	80013e0 <I2C_Stop>
        return FALSE;
 8001874:	f04f 0300 	mov.w	r3, #0
 8001878:	e026      	b.n	80018c8 <i2cWriteBuffer+0x94>
    }
    I2C_SendByte(reg);
 800187a:	79bb      	ldrb	r3, [r7, #6]
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fefb 	bl	8001678 <I2C_SendByte>
    I2C_WaitAck();
 8001882:	f7ff fe85 	bl	8001590 <I2C_WaitAck>
    for (i = 0; i < len; i++) {
 8001886:	f04f 0300 	mov.w	r3, #0
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	e014      	b.n	80018b8 <i2cWriteBuffer+0x84>
        I2C_SendByte(data[i]);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	18d3      	adds	r3, r2, r3
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff feee 	bl	8001678 <I2C_SendByte>
        if (!I2C_WaitAck()) {
 800189c:	f7ff fe78 	bl	8001590 <I2C_WaitAck>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d104      	bne.n	80018b0 <i2cWriteBuffer+0x7c>
            I2C_Stop();
 80018a6:	f7ff fd9b 	bl	80013e0 <I2C_Stop>
            return FALSE;
 80018aa:	f04f 0300 	mov.w	r3, #0
 80018ae:	e00b      	b.n	80018c8 <i2cWriteBuffer+0x94>
        I2C_Stop();
        return FALSE;
    }
    I2C_SendByte(reg);
    I2C_WaitAck();
    for (i = 0; i < len; i++) {
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f103 0301 	add.w	r3, r3, #1
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	797a      	ldrb	r2, [r7, #5]
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	429a      	cmp	r2, r3
 80018be:	dce6      	bgt.n	800188e <i2cWriteBuffer+0x5a>
        if (!I2C_WaitAck()) {
            I2C_Stop();
            return FALSE;
        }
    }
    I2C_Stop();
 80018c0:	f7ff fd8e 	bl	80013e0 <I2C_Stop>
    return TRUE;
 80018c4:	f04f 0301 	mov.w	r3, #1
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	f107 0710 	add.w	r7, r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop

080018d4 <Single_Write>:



bool Single_Write(unsigned char SlaveAddress,unsigned char REG_Address,unsigned char REG_data)		     //void

{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4613      	mov	r3, r2
 80018dc:	4602      	mov	r2, r0
 80018de:	71fa      	strb	r2, [r7, #7]
 80018e0:	460a      	mov	r2, r1
 80018e2:	71ba      	strb	r2, [r7, #6]
 80018e4:	717b      	strb	r3, [r7, #5]

  	if(!I2C_Start())return FALSE;
 80018e6:	f7ff fd1f 	bl	8001328 <I2C_Start>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d102      	bne.n	80018f6 <Single_Write+0x22>
 80018f0:	f04f 0300 	mov.w	r3, #0
 80018f4:	e01d      	b.n	8001932 <Single_Write+0x5e>

    I2C_SendByte(SlaveAddress);   //+//I2C_SendByte(((REG_Address & 0x0700) >>7) | SlaveAddress & 0xFFFE);//+
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff febd 	bl	8001678 <I2C_SendByte>

    if(!I2C_WaitAck()){I2C_Stop(); return FALSE;}
 80018fe:	f7ff fe47 	bl	8001590 <I2C_WaitAck>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d104      	bne.n	8001912 <Single_Write+0x3e>
 8001908:	f7ff fd6a 	bl	80013e0 <I2C_Stop>
 800190c:	f04f 0300 	mov.w	r3, #0
 8001910:	e00f      	b.n	8001932 <Single_Write+0x5e>

    I2C_SendByte(REG_Address );   //
 8001912:	79bb      	ldrb	r3, [r7, #6]
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff feaf 	bl	8001678 <I2C_SendByte>

    I2C_WaitAck();
 800191a:	f7ff fe39 	bl	8001590 <I2C_WaitAck>

    I2C_SendByte(REG_data);
 800191e:	797b      	ldrb	r3, [r7, #5]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fea9 	bl	8001678 <I2C_SendByte>

    I2C_WaitAck();
 8001926:	f7ff fe33 	bl	8001590 <I2C_WaitAck>

    I2C_Stop();
 800192a:	f7ff fd59 	bl	80013e0 <I2C_Stop>

 //   delay5ms();// TODO:   

    return TRUE;
 800192e:	f04f 0301 	mov.w	r3, #1

}
 8001932:	4618      	mov	r0, r3
 8001934:	f107 0708 	add.w	r7, r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <Single_Read>:

//*****************************************

unsigned char Single_Read(unsigned char SlaveAddress,unsigned char REG_Address)

{   unsigned char REG_data;
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	71fa      	strb	r2, [r7, #7]
 8001948:	71bb      	strb	r3, [r7, #6]

	if(!I2C_Start())return FALSE;
 800194a:	f7ff fced 	bl	8001328 <I2C_Start>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d102      	bne.n	800195a <Single_Read+0x1e>
 8001954:	f04f 0300 	mov.w	r3, #0
 8001958:	e02e      	b.n	80019b8 <Single_Read+0x7c>

    I2C_SendByte(SlaveAddress); //I2C_SendByte(((REG_Address & 0x0700) >>7) | REG_Address & 0xFFFE);//+
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff fe8b 	bl	8001678 <I2C_SendByte>

    if(!I2C_WaitAck()){I2C_Stop();test=1; return FALSE;}
 8001962:	f7ff fe15 	bl	8001590 <I2C_WaitAck>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d10b      	bne.n	8001984 <Single_Read+0x48>
 800196c:	f7ff fd38 	bl	80013e0 <I2C_Stop>
 8001970:	f640 0300 	movw	r3, #2048	; 0x800
 8001974:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001978:	f04f 0201 	mov.w	r2, #1
 800197c:	701a      	strb	r2, [r3, #0]
 800197e:	f04f 0300 	mov.w	r3, #0
 8001982:	e019      	b.n	80019b8 <Single_Read+0x7c>

    I2C_SendByte((u8) REG_Address);   //
 8001984:	79bb      	ldrb	r3, [r7, #6]
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff fe76 	bl	8001678 <I2C_SendByte>

    I2C_WaitAck();
 800198c:	f7ff fe00 	bl	8001590 <I2C_WaitAck>

    I2C_Start();
 8001990:	f7ff fcca 	bl	8001328 <I2C_Start>

    I2C_SendByte(SlaveAddress+1);
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	f103 0301 	add.w	r3, r3, #1
 800199a:	b2db      	uxtb	r3, r3
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fe6b 	bl	8001678 <I2C_SendByte>

    I2C_WaitAck();
 80019a2:	f7ff fdf5 	bl	8001590 <I2C_WaitAck>



	REG_data= I2C_ReceiveByte();
 80019a6:	f7ff fedb 	bl	8001760 <I2C_ReceiveByte>
 80019aa:	4603      	mov	r3, r0
 80019ac:	73fb      	strb	r3, [r7, #15]

    I2C_NoAck();
 80019ae:	f7ff fda7 	bl	8001500 <I2C_NoAck>

    I2C_Stop();
 80019b2:	f7ff fd15 	bl	80013e0 <I2C_Stop>

    //return TRUE;

	return REG_data;
 80019b6:	7bfb      	ldrb	r3, [r7, #15]



}
 80019b8:	4618      	mov	r0, r3
 80019ba:	f107 0710 	add.w	r7, r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop

080019c4 <Init_MPU6050>:
void Init_MPU6050(void)

{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0

   Single_Write(MPU6050_Addr,PWR_M, 0x00);   //

*/

   	Single_Write(MPU6050_Addr,PWR_MGMT_1, 0x00);	//
 80019c8:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80019cc:	f04f 016b 	mov.w	r1, #107	; 0x6b
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	f7ff ff7e 	bl	80018d4 <Single_Write>

	Single_Write(MPU6050_Addr,SMPLRT_DIV, 0x07);
 80019d8:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80019dc:	f04f 0119 	mov.w	r1, #25
 80019e0:	f04f 0207 	mov.w	r2, #7
 80019e4:	f7ff ff76 	bl	80018d4 <Single_Write>

	Single_Write(MPU6050_Addr,CONFIG, 0x06);
 80019e8:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80019ec:	f04f 011a 	mov.w	r1, #26
 80019f0:	f04f 0206 	mov.w	r2, #6
 80019f4:	f7ff ff6e 	bl	80018d4 <Single_Write>

	Single_Write(MPU6050_Addr,GYRO_CONFIG, 0x18);
 80019f8:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80019fc:	f04f 011b 	mov.w	r1, #27
 8001a00:	f04f 0218 	mov.w	r2, #24
 8001a04:	f7ff ff66 	bl	80018d4 <Single_Write>

	Single_Write(MPU6050_Addr,ACCEL_CONFIG, 0x01);
 8001a08:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001a0c:	f04f 011c 	mov.w	r1, #28
 8001a10:	f04f 0201 	mov.w	r2, #1
 8001a14:	f7ff ff5e 	bl	80018d4 <Single_Write>

}
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	0000      	movs	r0, r0
	...

08001a20 <READ_MPU6050>:
//******MPU6050****************************************

void READ_MPU6050(void)

{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0

   BUF[0]=Single_Read(MPU6050_Addr,GYRO_XOUT_L);
 8001a24:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001a28:	f04f 0144 	mov.w	r1, #68	; 0x44
 8001a2c:	f7ff ff86 	bl	800193c <Single_Read>
 8001a30:	4603      	mov	r3, r0
 8001a32:	461a      	mov	r2, r3
 8001a34:	f640 0348 	movw	r3, #2120	; 0x848
 8001a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a3c:	701a      	strb	r2, [r3, #0]

   BUF[1]=Single_Read(MPU6050_Addr,GYRO_XOUT_H);
 8001a3e:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001a42:	f04f 0143 	mov.w	r1, #67	; 0x43
 8001a46:	f7ff ff79 	bl	800193c <Single_Read>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	f640 0348 	movw	r3, #2120	; 0x848
 8001a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a56:	705a      	strb	r2, [r3, #1]

   T_X=	(BUF[1]<<8)|BUF[0];
 8001a58:	f640 0348 	movw	r3, #2120	; 0x848
 8001a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a60:	785b      	ldrb	r3, [r3, #1]
 8001a62:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	f640 0348 	movw	r3, #2120	; 0x848
 8001a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	f640 0354 	movw	r3, #2132	; 0x854
 8001a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a7e:	801a      	strh	r2, [r3, #0]

   T_X/=16.4; 						   //X
 8001a80:	f640 0354 	movw	r3, #2132	; 0x854
 8001a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a88:	881b      	ldrh	r3, [r3, #0]
 8001a8a:	b21b      	sxth	r3, r3
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f002 fdf3 	bl	8004678 <__aeabi_i2d>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	a357      	add	r3, pc, #348	; (adr r3, 8001bf8 <READ_MPU6050+0x1d8>)
 8001a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa0:	f002 ff7a 	bl	8004998 <__aeabi_ddiv>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f003 f85c 	bl	8004b68 <__aeabi_d2iz>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	f640 0354 	movw	r3, #2132	; 0x854
 8001ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001abc:	801a      	strh	r2, [r3, #0]



   BUF[2]=Single_Read(MPU6050_Addr,GYRO_YOUT_L);
 8001abe:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001ac2:	f04f 0146 	mov.w	r1, #70	; 0x46
 8001ac6:	f7ff ff39 	bl	800193c <Single_Read>
 8001aca:	4603      	mov	r3, r0
 8001acc:	461a      	mov	r2, r3
 8001ace:	f640 0348 	movw	r3, #2120	; 0x848
 8001ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ad6:	709a      	strb	r2, [r3, #2]

   BUF[3]=Single_Read(MPU6050_Addr,GYRO_YOUT_H);
 8001ad8:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001adc:	f04f 0145 	mov.w	r1, #69	; 0x45
 8001ae0:	f7ff ff2c 	bl	800193c <Single_Read>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	f640 0348 	movw	r3, #2120	; 0x848
 8001aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001af0:	70da      	strb	r2, [r3, #3]

   T_Y=	(BUF[3]<<8)|BUF[2];
 8001af2:	f640 0348 	movw	r3, #2120	; 0x848
 8001af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001afa:	78db      	ldrb	r3, [r3, #3]
 8001afc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	f640 0348 	movw	r3, #2120	; 0x848
 8001b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b0a:	789b      	ldrb	r3, [r3, #2]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	f640 0356 	movw	r3, #2134	; 0x856
 8001b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b18:	801a      	strh	r2, [r3, #0]

   T_Y/=16.4; 						   //Y
 8001b1a:	f640 0356 	movw	r3, #2134	; 0x856
 8001b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b22:	881b      	ldrh	r3, [r3, #0]
 8001b24:	b21b      	sxth	r3, r3
 8001b26:	4618      	mov	r0, r3
 8001b28:	f002 fda6 	bl	8004678 <__aeabi_i2d>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	4610      	mov	r0, r2
 8001b32:	4619      	mov	r1, r3
 8001b34:	a330      	add	r3, pc, #192	; (adr r3, 8001bf8 <READ_MPU6050+0x1d8>)
 8001b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3a:	f002 ff2d 	bl	8004998 <__aeabi_ddiv>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4610      	mov	r0, r2
 8001b44:	4619      	mov	r1, r3
 8001b46:	f003 f80f 	bl	8004b68 <__aeabi_d2iz>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	b29a      	uxth	r2, r3
 8001b4e:	f640 0356 	movw	r3, #2134	; 0x856
 8001b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b56:	801a      	strh	r2, [r3, #0]

   BUF[4]=Single_Read(MPU6050_Addr,GYRO_ZOUT_L);
 8001b58:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001b5c:	f04f 0148 	mov.w	r1, #72	; 0x48
 8001b60:	f7ff feec 	bl	800193c <Single_Read>
 8001b64:	4603      	mov	r3, r0
 8001b66:	461a      	mov	r2, r3
 8001b68:	f640 0348 	movw	r3, #2120	; 0x848
 8001b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b70:	711a      	strb	r2, [r3, #4]

   BUF[5]=Single_Read(MPU6050_Addr,GYRO_ZOUT_H);
 8001b72:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8001b76:	f04f 0147 	mov.w	r1, #71	; 0x47
 8001b7a:	f7ff fedf 	bl	800193c <Single_Read>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	461a      	mov	r2, r3
 8001b82:	f640 0348 	movw	r3, #2120	; 0x848
 8001b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b8a:	715a      	strb	r2, [r3, #5]

   T_Z=	(BUF[5]<<8)|BUF[4];
 8001b8c:	f640 0348 	movw	r3, #2120	; 0x848
 8001b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b94:	795b      	ldrb	r3, [r3, #5]
 8001b96:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	f640 0348 	movw	r3, #2120	; 0x848
 8001ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba4:	791b      	ldrb	r3, [r3, #4]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	b29a      	uxth	r2, r3
 8001baa:	f640 0352 	movw	r3, #2130	; 0x852
 8001bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb2:	801a      	strh	r2, [r3, #0]

   T_Z/=16.4; 					       //Z
 8001bb4:	f640 0352 	movw	r3, #2130	; 0x852
 8001bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	b21b      	sxth	r3, r3
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f002 fd59 	bl	8004678 <__aeabi_i2d>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4619      	mov	r1, r3
 8001bce:	a30a      	add	r3, pc, #40	; (adr r3, 8001bf8 <READ_MPU6050+0x1d8>)
 8001bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd4:	f002 fee0 	bl	8004998 <__aeabi_ddiv>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4610      	mov	r0, r2
 8001bde:	4619      	mov	r1, r3
 8001be0:	f002 ffc2 	bl	8004b68 <__aeabi_d2iz>
 8001be4:	4603      	mov	r3, r0
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	f640 0352 	movw	r3, #2130	; 0x852
 8001bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bf0:	801a      	strh	r2, [r3, #0]

  // T_T=(BUF[7]<<8)|BUF[6];

  // T_T = 35+ ((double) (T_T + 13200)) / 280;// 

}
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	f3af 8000 	nop.w
 8001bf8:	66666666 	.word	0x66666666
 8001bfc:	40306666 	.word	0x40306666

08001c00 <myputchar>:

void myputchar(uchar axis)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	71fb      	strb	r3, [r7, #7]
	USART1_SendData(&axis);
 8001c0a:	f107 0307 	add.w	r3, r7, #7
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff fb3e 	bl	8001290 <USART1_SendData>
}
 8001c14:	f107 0708 	add.w	r7, r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <Send_data>:
 //***********************************************

 void Send_data(uchar axis)

 {uchar i;
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]

  USART1_SendData(&axis);
 8001c26:	f107 0307 	add.w	r3, r7, #7
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff fb30 	bl	8001290 <USART1_SendData>
  i = ':';
 8001c30:	f04f 033a 	mov.w	r3, #58	; 0x3a
 8001c34:	73fb      	strb	r3, [r7, #15]
  //USART1_SendData('\:');
  USART1_SendData(&i);
 8001c36:	f107 030f 	add.w	r3, r7, #15
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff fb28 	bl	8001290 <USART1_SendData>
  for(i=0;i<4;i++)USART1_SendData(&TX_DATA[i]);
 8001c40:	f04f 0300 	mov.w	r3, #0
 8001c44:	73fb      	strb	r3, [r7, #15]
 8001c46:	e00e      	b.n	8001c66 <Send_data+0x4a>
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	f640 0344 	movw	r3, #2116	; 0x844
 8001c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c54:	18d3      	adds	r3, r2, r3
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff fb1a 	bl	8001290 <USART1_SendData>
 8001c5c:	7bfb      	ldrb	r3, [r7, #15]
 8001c5e:	f103 0301 	add.w	r3, r3, #1
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	73fb      	strb	r3, [r7, #15]
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
 8001c68:	2b03      	cmp	r3, #3
 8001c6a:	d9ed      	bls.n	8001c48 <Send_data+0x2c>
  i = ' ';
 8001c6c:	f04f 0320 	mov.w	r3, #32
 8001c70:	73fb      	strb	r3, [r7, #15]
 // USART1_SendData('\ ');
  USART1_SendData(&i);
 8001c72:	f107 030f 	add.w	r3, r7, #15
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff fb0a 	bl	8001290 <USART1_SendData>
 // USART1_SendData('\ ');
  USART1_SendData(&i);
 8001c7c:	f107 030f 	add.w	r3, r7, #15
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fb05 	bl	8001290 <USART1_SendData>
 }
 8001c86:	f107 0710 	add.w	r7, r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop

08001c90 <i2cRead>:
}
#endif
/////////////////////////////////////////////////////////////////////////////////
#ifdef XMC_Soft_IIC
bool i2cRead(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	603b      	str	r3, [r7, #0]
 8001c98:	4603      	mov	r3, r0
 8001c9a:	71fb      	strb	r3, [r7, #7]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	71bb      	strb	r3, [r7, #6]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	717b      	strb	r3, [r7, #5]
    if (!I2C_Start());
 8001ca4:	f7ff fb40 	bl	8001328 <I2C_Start>
        return FALSE;
 8001ca8:	f04f 0300 	mov.w	r3, #0
        buf++;
        len--;
    }
    I2C_Stop();
    return TRUE;
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	f107 0708 	add.w	r7, r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop

08001cb8 <i2cwrite>:
int8_t i2cwrite(uint8_t addr, uint8_t reg, uint8_t len, uint8_t * data)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	603b      	str	r3, [r7, #0]
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	71fb      	strb	r3, [r7, #7]
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	71bb      	strb	r3, [r7, #6]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	717b      	strb	r3, [r7, #5]
	 if(i2cWriteBuffer(addr,reg,len,data))
 8001ccc:	79f9      	ldrb	r1, [r7, #7]
 8001cce:	79ba      	ldrb	r2, [r7, #6]
 8001cd0:	797b      	ldrb	r3, [r7, #5]
 8001cd2:	4608      	mov	r0, r1
 8001cd4:	4611      	mov	r1, r2
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	f7ff fdab 	bl	8001834 <i2cWriteBuffer>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d002      	beq.n	8001cea <i2cwrite+0x32>
	/*if(XMCi2cWriteBuffer(addr,reg,len,data))*/
	{
		return TRUE;
 8001ce4:	f04f 0301 	mov.w	r3, #1
 8001ce8:	e001      	b.n	8001cee <i2cwrite+0x36>
	}
	else
	{
		return FALSE;
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	b25b      	sxtb	r3, r3
	}
	//return FALSE;
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f107 0708 	add.w	r7, r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop

08001cfc <i2cread>:
int8_t i2cread(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	603b      	str	r3, [r7, #0]
 8001d04:	4603      	mov	r3, r0
 8001d06:	71fb      	strb	r3, [r7, #7]
 8001d08:	460b      	mov	r3, r1
 8001d0a:	71bb      	strb	r3, [r7, #6]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	717b      	strb	r3, [r7, #5]
	 if(i2cRead(addr,reg,len,buf))
 8001d10:	79f9      	ldrb	r1, [r7, #7]
 8001d12:	79ba      	ldrb	r2, [r7, #6]
 8001d14:	797b      	ldrb	r3, [r7, #5]
 8001d16:	4608      	mov	r0, r1
 8001d18:	4611      	mov	r1, r2
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	f7ff ffb7 	bl	8001c90 <i2cRead>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d002      	beq.n	8001d2e <i2cread+0x32>
	/*if(XMCi2cRead(addr,reg,len,buf))*/
	{
		return TRUE;
 8001d28:	f04f 0301 	mov.w	r3, #1
 8001d2c:	e001      	b.n	8001d32 <i2cread+0x36>
	}
	else
	{
		return FALSE;
 8001d2e:	f04f 0300 	mov.w	r3, #0
 8001d32:	b25b      	sxtb	r3, r3
	}
	//return FALSE;
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	f107 0708 	add.w	r7, r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop

08001d40 <i2cGetErrorCounter>:
    return TRUE;
}
#endif

uint16_t i2cGetErrorCounter(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
    // TODO maybe fix this, but since this is test code, doesn't matter.
    return 0;
 8001d44:	f04f 0300 	mov.w	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr

08001d50 <main>:

void my_func_a(void* Temp);
void millisecond_handler(void* Temp);

int main()
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0

	IO004_EnableOutputDriver(&IO004_Handle0,OUTPUT_OD_GP);
 8001d56:	f644 4094 	movw	r0, #19604	; 0x4c94
 8001d5a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001d5e:	f04f 0118 	mov.w	r1, #24
 8001d62:	f001 fee9 	bl	8003b38 <IO004_EnableOutputDriver>
	IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
 8001d66:	f644 409c 	movw	r0, #19612	; 0x4c9c
 8001d6a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001d6e:	f04f 0118 	mov.w	r1, #24
 8001d72:	f001 fee1 	bl	8003b38 <IO004_EnableOutputDriver>
	uint8_t test[2] = {0x80,0x45};
 8001d76:	f644 435c 	movw	r3, #19548	; 0x4c5c
 8001d7a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d7e:	f107 0204 	add.w	r2, r7, #4
 8001d82:	881b      	ldrh	r3, [r3, #0]
 8001d84:	8013      	strh	r3, [r2, #0]
	DAVE_Init();
 8001d86:	f001 ffbd 	bl	8003d04 <DAVE_Init>
	TimerId   = SYSTM001_CreateTimer(10,SYSTM001_PERIODIC,my_func_a,NULL);
 8001d8a:	f04f 000a 	mov.w	r0, #10
 8001d8e:	f04f 0101 	mov.w	r1, #1
 8001d92:	f641 62b5 	movw	r2, #7861	; 0x1eb5
 8001d96:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001d9a:	f04f 0300 	mov.w	r3, #0
 8001d9e:	f001 fb0b 	bl	80033b8 <SYSTM001_CreateTimer>
 8001da2:	4602      	mov	r2, r0
 8001da4:	f640 035c 	movw	r3, #2140	; 0x85c
 8001da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dac:	601a      	str	r2, [r3, #0]
	TimerId_1 = SYSTM001_CreateTimer(1,SYSTM001_PERIODIC,millisecond_handler,NULL);
 8001dae:	f04f 0001 	mov.w	r0, #1
 8001db2:	f04f 0101 	mov.w	r1, #1
 8001db6:	f641 7209 	movw	r2, #7945	; 0x1f09
 8001dba:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001dbe:	f04f 0300 	mov.w	r3, #0
 8001dc2:	f001 faf9 	bl	80033b8 <SYSTM001_CreateTimer>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	f640 0340 	movw	r3, #2112	; 0x840
 8001dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dd0:	601a      	str	r2, [r3, #0]
  //  delay10ms();

    TimerId_2_cnt  = 10;
 8001dd2:	f640 0310 	movw	r3, #2064	; 0x810
 8001dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dda:	f04f 020a 	mov.w	r2, #10
 8001dde:	601a      	str	r2, [r3, #0]
    SYSTM001_StartTimer(TimerId_1);
 8001de0:	f640 0340 	movw	r3, #2112	; 0x840
 8001de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f001 fbb4 	bl	8003558 <SYSTM001_StartTimer>
    while(TimerId_2_cnt != 0)
 8001df0:	bf00      	nop
 8001df2:	f640 0310 	movw	r3, #2064	; 0x810
 8001df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1f8      	bne.n	8001df2 <main+0xa2>
    {}
    SYSTM001_StopTimer(TimerId_1);
 8001e00:	f640 0340 	movw	r3, #2112	; 0x840
 8001e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f001 fbfe 	bl	800360c <SYSTM001_StopTimer>

    Init_MPU6050();
 8001e10:	f7ff fdd8 	bl	80019c4 <Init_MPU6050>
	{
//		I2C_Status = i2cwrite(0x68,0x6B,1,&test[0]);
//		Value = SCL_read;
//    /*	SCL_H;
//		SCL_L;*/
    READ_MPU6050();	         //MPU6050
 8001e14:	f7ff fe04 	bl	8001a20 <READ_MPU6050>

    DATA_printf(TX_DATA,T_X);//X
 8001e18:	f640 0354 	movw	r3, #2132	; 0x854
 8001e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e20:	881b      	ldrh	r3, [r3, #0]
 8001e22:	b21b      	sxth	r3, r3
 8001e24:	f640 0044 	movw	r0, #2116	; 0x844
 8001e28:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	f7ff f9af 	bl	8001190 <DATA_printf>

	Send_data('X');			 //X
 8001e32:	f04f 0058 	mov.w	r0, #88	; 0x58
 8001e36:	f7ff fef1 	bl	8001c1c <Send_data>

	DATA_printf(TX_DATA,T_Y);//Y
 8001e3a:	f640 0356 	movw	r3, #2134	; 0x856
 8001e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	b21b      	sxth	r3, r3
 8001e46:	f640 0044 	movw	r0, #2116	; 0x844
 8001e4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f7ff f99e 	bl	8001190 <DATA_printf>

	Send_data('Y');			 //Y
 8001e54:	f04f 0059 	mov.w	r0, #89	; 0x59
 8001e58:	f7ff fee0 	bl	8001c1c <Send_data>

	DATA_printf(TX_DATA,T_Z);//Z
 8001e5c:	f640 0352 	movw	r3, #2130	; 0x852
 8001e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	b21b      	sxth	r3, r3
 8001e68:	f640 0044 	movw	r0, #2116	; 0x844
 8001e6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e70:	4619      	mov	r1, r3
 8001e72:	f7ff f98d 	bl	8001190 <DATA_printf>

	Send_data('Z');			 //Z
 8001e76:	f04f 005a 	mov.w	r0, #90	; 0x5a
 8001e7a:	f7ff fecf 	bl	8001c1c <Send_data>

	DATA_printf(TX_DATA,T_T);//
 8001e7e:	f640 0358 	movw	r3, #2136	; 0x858
 8001e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	b21b      	sxth	r3, r3
 8001e8a:	f640 0044 	movw	r0, #2116	; 0x844
 8001e8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e92:	4619      	mov	r1, r3
 8001e94:	f7ff f97c 	bl	8001190 <DATA_printf>

	Send_data('T');			 //
 8001e98:	f04f 0054 	mov.w	r0, #84	; 0x54
 8001e9c:	f7ff febe 	bl	8001c1c <Send_data>

	USART1_SendData(0X0D);	 //

	USART1_SendData(0X0A);	 //
*/
	myputchar(0X0D);
 8001ea0:	f04f 000d 	mov.w	r0, #13
 8001ea4:	f7ff feac 	bl	8001c00 <myputchar>
	myputchar(0X0A);
 8001ea8:	f04f 000a 	mov.w	r0, #10
 8001eac:	f7ff fea8 	bl	8001c00 <myputchar>
	Send_data(0X0A);	 //
*/
	//Delayms(5);				 //
 //   delay5ms();

	}
 8001eb0:	e7b0      	b.n	8001e14 <main+0xc4>
 8001eb2:	bf00      	nop

08001eb4 <my_func_a>:
	return 0;
}

void my_func_a(void* Temp)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
	soft_cnt ++;
 8001ebc:	f640 0314 	movw	r3, #2068	; 0x814
 8001ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f103 0201 	add.w	r2, r3, #1
 8001eca:	f640 0314 	movw	r3, #2068	; 0x814
 8001ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ed2:	601a      	str	r2, [r3, #0]
	if(soft_cnt == 1)
 8001ed4:	f640 0314 	movw	r3, #2068	; 0x814
 8001ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d10d      	bne.n	8001efe <my_func_a+0x4a>
	{
		soft_cnt = 0;
 8001ee2:	f640 0314 	movw	r3, #2068	; 0x814
 8001ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
		TimerExpired = TRUE;
 8001ef0:	f640 0318 	movw	r3, #2072	; 0x818
 8001ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ef8:	f04f 0201 	mov.w	r2, #1
 8001efc:	701a      	strb	r2, [r3, #0]
	}

}
 8001efe:	f107 070c 	add.w	r7, r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr

08001f08 <millisecond_handler>:
void millisecond_handler(void* Temp)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
    TimerId_2_cnt = TimerId_2_cnt - 1;
 8001f10:	f640 0310 	movw	r3, #2064	; 0x810
 8001f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f103 32ff 	add.w	r2, r3, #4294967295
 8001f1e:	f640 0310 	movw	r3, #2064	; 0x810
 8001f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f26:	601a      	str	r2, [r3, #0]
}
 8001f28:	f107 070c 	add.w	r7, r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop

08001f34 <delay5ms>:
void delay5ms(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
    TimerId_2_cnt  = 5;
 8001f38:	f640 0310 	movw	r3, #2064	; 0x810
 8001f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f40:	f04f 0205 	mov.w	r2, #5
 8001f44:	601a      	str	r2, [r3, #0]
    SYSTM001_StartTimer(TimerId_1);
 8001f46:	f640 0340 	movw	r3, #2112	; 0x840
 8001f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f001 fb01 	bl	8003558 <SYSTM001_StartTimer>
    while(TimerId_2_cnt != 0)
 8001f56:	bf00      	nop
 8001f58:	f640 0310 	movw	r3, #2064	; 0x810
 8001f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d1f8      	bne.n	8001f58 <delay5ms+0x24>
    {}
    SYSTM001_StopTimer(TimerId_1);
 8001f66:	f640 0340 	movw	r3, #2112	; 0x840
 8001f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f001 fb4b 	bl	800360c <SYSTM001_StopTimer>

}
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8001f84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f107 0714 	add.w	r7, r7, #20
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8001fa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f107 0714 	add.w	r7, r7, #20
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8001fbc:	f04f 0300 	mov.w	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f107 0714 	add.w	r7, r7, #20
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
 return -1;
 8001fd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f107 0714 	add.w	r7, r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr

08001fe8 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
 return -1;
 8001fec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr

08001ff8 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d002      	beq.n	800200e <_fstat+0x16>
  return -1;
 8002008:	f04f 33ff 	mov.w	r3, #4294967295
 800200c:	e001      	b.n	8002012 <_fstat+0x1a>
 else
  return -2;
 800200e:	f06f 0301 	mvn.w	r3, #1
}
 8002012:	4618      	mov	r0, r3
 8002014:	f107 070c 	add.w	r7, r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop

08002020 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
 if (old == new)
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d102      	bne.n	8002038 <_link+0x18>
  return -1;
 8002032:	f04f 33ff 	mov.w	r3, #4294967295
 8002036:	e001      	b.n	800203c <_link+0x1c>
 else
  return -2;
 8002038:	f06f 0301 	mvn.w	r3, #1
}
 800203c:	4618      	mov	r0, r3
 800203e:	f107 070c 	add.w	r7, r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr

08002048 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 return -1;
 8002050:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002054:	4618      	mov	r0, r3
 8002056:	f107 070c 	add.w	r7, r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr

08002060 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8002060:	b480      	push	{r7}
 8002062:	b087      	sub	sp, #28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8002068:	f24f 3398 	movw	r3, #62360	; 0xf398
 800206c:	f2c0 0300 	movt	r3, #0
 8002070:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8002072:	f640 0320 	movw	r3, #2080	; 0x820
 8002076:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d114      	bne.n	80020aa <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8002080:	f640 0320 	movw	r3, #2080	; 0x820
 8002084:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002088:	f640 4268 	movw	r2, #3176	; 0xc68
 800208c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002090:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8002092:	f640 0320 	movw	r3, #2080	; 0x820
 8002096:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	18d2      	adds	r2, r2, r3
 80020a0:	f640 0324 	movw	r3, #2084	; 0x824
 80020a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a8:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 80020aa:	f640 0320 	movw	r3, #2080	; 0x820
 80020ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80020b6:	f640 0320 	movw	r3, #2080	; 0x820
 80020ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	461a      	mov	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	18d3      	adds	r3, r2, r3
 80020c6:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 80020ca:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80020ce:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 80020d0:	f640 0324 	movw	r3, #2084	; 0x824
 80020d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d302      	bcc.n	80020e6 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 80020e0:	f04f 0300 	mov.w	r3, #0
 80020e4:	e006      	b.n	80020f4 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 80020e6:	f640 0320 	movw	r3, #2080	; 0x820
 80020ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 80020f2:	693b      	ldr	r3, [r7, #16]
 }
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	f107 071c 	add.w	r7, r7, #28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc80      	pop	{r7}
 80020fe:	4770      	bx	lr

08002100 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 return -1;
 8002108:	f04f 33ff 	mov.w	r3, #4294967295
}
 800210c:	4618      	mov	r0, r3
 800210e:	f107 070c 	add.w	r7, r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr

08002118 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 return -1;
 8002120:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002124:	4618      	mov	r0, r3
 8002126:	f107 070c 	add.w	r7, r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 800213a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800213e:	4618      	mov	r0, r3
 8002140:	f107 070c 	add.w	r7, r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop

0800214c <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
 return -1;
 8002150:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002154:	4618      	mov	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr

0800215c <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
 return -1;
 8002160:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002164:	4618      	mov	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	bc80      	pop	{r7}
 800216a:	4770      	bx	lr

0800216c <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8002174:	e7fe      	b.n	8002174 <_exit+0x8>
 8002176:	bf00      	nop

08002178 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop

08002184 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 800218c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002190:	4618      	mov	r0, r3
 8002192:	f107 070c 	add.w	r7, r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	f023 0202 	bic.w	r2, r3, #2
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	f043 0203 	orr.w	r2, r3, #3
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	691a      	ldr	r2, [r3, #16]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021d6:	ea4f 5383 	mov.w	r3, r3, lsl #22
 80021da:	ea4f 5393 	mov.w	r3, r3, lsr #22
 80021de:	431a      	orrs	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021ee:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80021f2:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80021fa:	ea4f 2383 	mov.w	r3, r3, lsl #10
 80021fe:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 8002202:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002208:	ea4f 4003 	mov.w	r0, r3, lsl #16
 800220c:	f04f 0300 	mov.w	r3, #0
 8002210:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8002214:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 8002216:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8002218:	431a      	orrs	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002222:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	8b9b      	ldrh	r3, [r3, #28]
 8002232:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002236:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	8b9b      	ldrh	r3, [r3, #28]
 800223e:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8002242:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 8002246:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8002248:	431a      	orrs	r2, r3
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002252:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	7d5b      	ldrb	r3, [r3, #21]
 8002262:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002266:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800226e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002272:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8002276:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8002278:	4313      	orrs	r3, r2
 800227a:	f043 0201 	orr.w	r2, r3, #1
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002288:	2b00      	cmp	r3, #0
 800228a:	d005      	beq.n	8002298 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002290:	f043 0220 	orr.w	r2, r3, #32
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d005      	beq.n	80022ae <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d005      	beq.n	80022c4 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022bc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	7f9b      	ldrb	r3, [r3, #30]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00e      	beq.n	80022ea <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022d8:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 80022dc:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 80022e0:	431a      	orrs	r2, r3
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80022e8:	e005      	b.n	80022f6 <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022ee:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	7fdb      	ldrb	r3, [r3, #31]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00f      	beq.n	800231e <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800230a:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 800230e:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8002312:	4313      	orrs	r3, r2
 8002314:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	7d9b      	ldrb	r3, [r3, #22]
 8002326:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800232a:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 800232e:	4313      	orrs	r3, r2
 8002330:	f043 0202 	orr.w	r2, r3, #2
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8002338:	f107 0714 	add.w	r7, r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	bc80      	pop	{r7}
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop

08002344 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6852      	ldr	r2, [r2, #4]
 8002354:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 800235a:	f04f 0001 	mov.w	r0, #1
 800235e:	fa00 f202 	lsl.w	r2, r0, r2
 8002362:	430a      	orrs	r2, r1
 8002364:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	7a1b      	ldrb	r3, [r3, #8]
 800236a:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2b03      	cmp	r3, #3
 8002370:	d810      	bhi.n	8002394 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6852      	ldr	r2, [r2, #4]
 800237a:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002382:	f102 0203 	add.w	r2, r2, #3
 8002386:	f04f 0018 	mov.w	r0, #24
 800238a:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800238e:	430a      	orrs	r2, r1
 8002390:	611a      	str	r2, [r3, #16]
 8002392:	e04f      	b.n	8002434 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2b03      	cmp	r3, #3
 8002398:	d917      	bls.n	80023ca <UART001_lConfigTXPin+0x86>
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2b07      	cmp	r3, #7
 800239e:	d814      	bhi.n	80023ca <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f1a3 0304 	sub.w	r3, r3, #4
 80023a6:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	6852      	ldr	r2, [r2, #4]
 80023b0:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80023b2:	68fa      	ldr	r2, [r7, #12]
 80023b4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80023b8:	f102 0203 	add.w	r2, r2, #3
 80023bc:	f04f 0018 	mov.w	r0, #24
 80023c0:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 80023c4:	430a      	orrs	r2, r1
 80023c6:	615a      	str	r2, [r3, #20]
 80023c8:	e034      	b.n	8002434 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2b07      	cmp	r3, #7
 80023ce:	d917      	bls.n	8002400 <UART001_lConfigTXPin+0xbc>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2b0b      	cmp	r3, #11
 80023d4:	d814      	bhi.n	8002400 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f1a3 0308 	sub.w	r3, r3, #8
 80023dc:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	6852      	ldr	r2, [r2, #4]
 80023e6:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80023ee:	f102 0203 	add.w	r2, r2, #3
 80023f2:	f04f 0018 	mov.w	r0, #24
 80023f6:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 80023fa:	430a      	orrs	r2, r1
 80023fc:	619a      	str	r2, [r3, #24]
 80023fe:	e019      	b.n	8002434 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2b0b      	cmp	r3, #11
 8002404:	d916      	bls.n	8002434 <UART001_lConfigTXPin+0xf0>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2b0f      	cmp	r3, #15
 800240a:	d813      	bhi.n	8002434 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f1a3 030c 	sub.w	r3, r3, #12
 8002412:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	6852      	ldr	r2, [r2, #4]
 800241c:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002424:	f102 0203 	add.w	r2, r2, #3
 8002428:	f04f 0018 	mov.w	r0, #24
 800242c:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8002430:	430a      	orrs	r2, r1
 8002432:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 8002434:	f107 0714 	add.w	r7, r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop

08002440 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8002448:	edd7 7a01 	vldr	s15, [r7, #4]
 800244c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002454:	d506      	bpl.n	8002464 <UART001_labsRealType+0x24>
		return_value = -Number;
 8002456:	edd7 7a01 	vldr	s15, [r7, #4]
 800245a:	eef1 7a67 	vneg.f32	s15, s15
 800245e:	edc7 7a03 	vstr	s15, [r7, #12]
 8002462:	e001      	b.n	8002468 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8002468:	68fb      	ldr	r3, [r7, #12]
}
 800246a:	4618      	mov	r0, r3
 800246c:	f107 0714 	add.w	r7, r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	bc80      	pop	{r7}
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop

08002478 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	ed2d 8b02 	vpush	{d8}
 800247e:	b0ae      	sub	sp, #184	; 0xb8
 8002480:	af00      	add	r7, sp, #0
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8002488:	f04f 0300 	mov.w	r3, #0
 800248c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8002490:	f04f 0300 	mov.w	r3, #0
 8002494:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 800249e:	f04f 0300 	mov.w	r3, #0
 80024a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 80024a6:	f04f 0300 	mov.w	r3, #0
 80024aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 80024ae:	f04f 0300 	mov.w	r3, #0
 80024b2:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 80024b4:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 80024b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 80024bc:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80024c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024c4:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80024c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024cc:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80024d0:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 80024d4:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80024d8:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80024dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e4:	dd12      	ble.n	800250c <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 80024e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 80024ee:	f04f 0301 	mov.w	r3, #1
 80024f2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 80024f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024fa:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 80024fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002500:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 8002504:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002506:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800250a:	e007      	b.n	800251c <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 800250c:	f04f 0300 	mov.w	r3, #0
 8002510:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 8002514:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002518:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 800251c:	f04f 0300 	mov.w	r3, #0
 8002520:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 8002524:	f04f 0300 	mov.w	r3, #0
 8002528:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 800252c:	f04f 0300 	mov.w	r3, #0
 8002530:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 8002534:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002538:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 800253a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800253e:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8002540:	f04f 0301 	mov.w	r3, #1
 8002544:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 8002546:	f04f 0300 	mov.w	r3, #0
 800254a:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 800254c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002550:	f103 0301 	add.w	r3, r3, #1
 8002554:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8002558:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800255c:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 800255e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002562:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8002566:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800256a:	f003 0303 	and.w	r3, r3, #3
 800256e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 8002572:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002576:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800257a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800257e:	18cb      	adds	r3, r1, r3
 8002580:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8002584:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002588:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800258c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002590:	18cb      	adds	r3, r1, r3
 8002592:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 8002596:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800259a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800259e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80025a2:	18d3      	adds	r3, r2, r3
 80025a4:	f853 2c78 	ldr.w	r2, [r3, #-120]
 80025a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025b0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80025b4:	18cb      	adds	r3, r1, r3
 80025b6:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 80025ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025c2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80025c6:	18d3      	adds	r3, r2, r3
 80025c8:	f853 2c68 	ldr.w	r2, [r3, #-104]
 80025cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025d4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80025d8:	18cb      	adds	r3, r1, r3
 80025da:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80025de:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 80025e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025ea:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80025ee:	18cb      	adds	r3, r1, r3
 80025f0:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 80025f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025fc:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002600:	18d3      	adds	r3, r2, r3
 8002602:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8002606:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800260a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800260e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002612:	18cb      	adds	r3, r1, r3
 8002614:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8002618:	fbb2 f1f3 	udiv	r1, r2, r3
 800261c:	fb03 f301 	mul.w	r3, r3, r1
 8002620:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 8002622:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002626:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800262a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800262e:	18cb      	adds	r3, r1, r3
 8002630:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 8002634:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002638:	2b01      	cmp	r3, #1
 800263a:	d105      	bne.n	8002648 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8002640:	f04f 0301 	mov.w	r3, #1
 8002644:	627b      	str	r3, [r7, #36]	; 0x24
 8002646:	e04b      	b.n	80026e0 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8002648:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800264c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002650:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002654:	18d3      	adds	r3, r2, r3
 8002656:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 800265a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800265e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002662:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002666:	18cb      	adds	r3, r1, r3
 8002668:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800266c:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8002670:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002672:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002676:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800267a:	18cb      	adds	r3, r1, r3
 800267c:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8002680:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 8002682:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002686:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800268a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800268e:	18cb      	adds	r3, r1, r3
 8002690:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8002694:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002698:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800269c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80026a0:	18d3      	adds	r3, r2, r3
 80026a2:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80026a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80026aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026ae:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026b2:	18cb      	adds	r3, r1, r3
 80026b4:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80026b8:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 80026bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026c2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026c6:	18cb      	adds	r3, r1, r3
 80026c8:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 80026cc:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 80026ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026d6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026da:	18cb      	adds	r3, r1, r3
 80026dc:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 80026e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026e8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80026ec:	18d3      	adds	r3, r2, r3
 80026ee:	f853 2c98 	ldr.w	r2, [r3, #-152]
 80026f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80026f6:	429a      	cmp	r2, r3
 80026f8:	f240 80df 	bls.w	80028ba <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 80026fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002700:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002704:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002708:	18cb      	adds	r3, r1, r3
 800270a:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800270e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 8002712:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002716:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800271a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800271e:	18d3      	adds	r3, r2, r3
 8002720:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002724:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8002728:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800272a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800272e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002732:	18cb      	adds	r3, r1, r3
 8002734:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002738:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800273c:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 800273e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002742:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002746:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800274a:	18cb      	adds	r3, r1, r3
 800274c:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 8002750:	fbb2 f3f3 	udiv	r3, r2, r3
 8002754:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8002756:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800275a:	f103 33ff 	add.w	r3, r3, #4294967295
 800275e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002762:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002766:	18d3      	adds	r3, r2, r3
 8002768:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800276c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800276e:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 8002772:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002776:	f1a3 0302 	sub.w	r3, r3, #2
 800277a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800277e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002782:	18cb      	adds	r3, r1, r3
 8002784:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8002788:	18d3      	adds	r3, r2, r3
 800278a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 800278e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002792:	f103 33ff 	add.w	r3, r3, #4294967295
 8002796:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800279a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800279e:	18d3      	adds	r3, r2, r3
 80027a0:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80027a4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80027a6:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 80027aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80027b0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80027b4:	18cb      	adds	r3, r1, r3
 80027b6:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 80027ba:	18d3      	adds	r3, r2, r3
 80027bc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 80027c0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d013      	beq.n	80027f0 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 80027c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80027cc:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 80027ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80027d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 80027d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 80027dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80027e0:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 80027e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80027e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 80027ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027ec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 80027f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d003      	beq.n	8002800 <UART001_lConfigureBaudRate+0x388>
 80027f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d108      	bne.n	8002812 <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8002800:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002804:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8002808:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800280c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002810:	e04e      	b.n	80028b0 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 8002812:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002816:	2b00      	cmp	r3, #0
 8002818:	d003      	beq.n	8002822 <UART001_lConfigureBaudRate+0x3aa>
 800281a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800281e:	2b00      	cmp	r3, #0
 8002820:	d108      	bne.n	8002834 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8002822:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002826:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 800282a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800282e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002832:	e03d      	b.n	80028b0 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8002834:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002838:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800283c:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002844:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8002848:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800284c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002850:	ee17 0a90 	vmov	r0, s15
 8002854:	f7ff fdf4 	bl	8002440 <UART001_labsRealType>
 8002858:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 800285c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002860:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002864:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002868:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800286c:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8002870:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002874:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002878:	ee17 0a90 	vmov	r0, s15
 800287c:	f7ff fde0 	bl	8002440 <UART001_labsRealType>
 8002880:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8002884:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800288c:	dd08      	ble.n	80028a0 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 800288e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002892:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8002896:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800289a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800289e:	e007      	b.n	80028b0 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 80028a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 80028a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 80028b0:	f04f 0305 	mov.w	r3, #5
 80028b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80028b8:	e032      	b.n	8002920 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 80028ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80028be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028c2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80028c6:	18d3      	adds	r3, r2, r3
 80028c8:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d127      	bne.n	8002920 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 80028d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80028d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028d8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80028dc:	18cb      	adds	r3, r1, r3
 80028de:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80028e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 80028e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80028ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028ee:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80028f2:	18d3      	adds	r3, r2, r3
 80028f4:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80028f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 80028fc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8002900:	2b00      	cmp	r3, #0
 8002902:	d009      	beq.n	8002918 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8002904:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002908:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 800290a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800290e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8002912:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002914:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8002918:	f04f 0305 	mov.w	r3, #5
 800291c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8002920:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002924:	2b05      	cmp	r3, #5
 8002926:	f47f ae11 	bne.w	800254c <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 800292a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800292e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002932:	429a      	cmp	r2, r3
 8002934:	d903      	bls.n	800293e <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8002936:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800293a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002944:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8002946:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800294a:	f103 32ff 	add.w	r2, r3, #4294967295
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	601a      	str	r2, [r3, #0]
}
 8002952:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8002956:	46bd      	mov	sp, r7
 8002958:	ecbd 8b02 	vpop	{d8}
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop

08002960 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
   #if ((__TARGET_DEVICE__ == XMC45) || \
	    (__TARGET_DEVICE__ == XMC44) || \
	    (__TARGET_DEVICE__ == XMC42))
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
 8002966:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800296a:	f000 ff2f 	bl	80037cc <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 800296e:	f04f 0300 	mov.w	r3, #0
 8002972:	607b      	str	r3, [r7, #4]
 8002974:	e021      	b.n	80029ba <UART001_Init+0x5a>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8002976:	f640 4364 	movw	r3, #3172	; 0xc64
 800297a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002984:	7d1b      	ldrb	r3, [r3, #20]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d109      	bne.n	800299e <UART001_Init+0x3e>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 800298a:	f640 4364 	movw	r3, #3172	; 0xc64
 800298e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff fcd3 	bl	8002344 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 800299e:	f640 4364 	movw	r3, #3172	; 0xc64
 80029a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff fbf5 	bl	800219c <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f103 0301 	add.w	r3, r3, #1
 80029b8:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d0da      	beq.n	8002976 <UART001_Init+0x16>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 80029c0:	f107 0708 	add.w	r7, r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 80029d0:	f107 070c 	add.w	r7, r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop

080029dc <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b08a      	sub	sp, #40	; 0x28
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	71fa      	strb	r2, [r7, #7]
 80029e8:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 80029ea:	f04f 0300 	mov.w	r3, #0
 80029ee:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 80029f0:	f04f 0300 	mov.w	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 80029fc:	f04f 0305 	mov.w	r3, #5
 8002a00:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8002a02:	6a3b      	ldr	r3, [r7, #32]
 8002a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8002a0c:	6a3b      	ldr	r3, [r7, #32]
 8002a0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a10:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8002a14:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8002a18:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8002a1a:	69fa      	ldr	r2, [r7, #28]
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d15b      	bne.n	8002adc <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8002a24:	6a3b      	ldr	r3, [r7, #32]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a28:	f023 0202 	bic.w	r2, r3, #2
 8002a2c:	6a3b      	ldr	r3, [r7, #32]
 8002a2e:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8002a30:	f107 0214 	add.w	r2, r7, #20
 8002a34:	f107 0310 	add.w	r3, r7, #16
 8002a38:	68b8      	ldr	r0, [r7, #8]
 8002a3a:	4611      	mov	r1, r2
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	f7ff fd1b 	bl	8002478 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8002a42:	6a3b      	ldr	r3, [r7, #32]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a4a:	f023 0303 	bic.w	r3, r3, #3
 8002a4e:	6a3a      	ldr	r2, [r7, #32]
 8002a50:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8002a52:	6a3b      	ldr	r3, [r7, #32]
 8002a54:	691a      	ldr	r2, [r3, #16]
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8002a5c:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8002a60:	431a      	orrs	r2, r3
 8002a62:	6a3b      	ldr	r3, [r7, #32]
 8002a64:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8002a66:	6a3b      	ldr	r3, [r7, #32]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8002a6e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002a72:	6a3a      	ldr	r2, [r7, #32]
 8002a74:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8002a76:	6a3b      	ldr	r3, [r7, #32]
 8002a78:	695a      	ldr	r2, [r3, #20]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8002a80:	f04f 0300 	mov.w	r3, #0
 8002a84:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8002a88:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
 8002a8e:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8002a90:	6a3b      	ldr	r3, [r7, #32]
 8002a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a94:	f023 0202 	bic.w	r2, r3, #2
 8002a98:	6a3b      	ldr	r3, [r7, #32]
 8002a9a:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8002a9c:	6a3b      	ldr	r3, [r7, #32]
 8002a9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8002aa0:	79bb      	ldrb	r3, [r7, #6]
 8002aa2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002aa6:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	6a3b      	ldr	r3, [r7, #32]
 8002aae:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ab8:	6a3b      	ldr	r3, [r7, #32]
 8002aba:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8002ac0:	79fb      	ldrb	r3, [r7, #7]
 8002ac2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002ac6:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002aca:	4313      	orrs	r3, r2
 8002acc:	f043 0202 	orr.w	r2, r3, #2
 8002ad0:	6a3b      	ldr	r3, [r7, #32]
 8002ad2:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8002ad4:	f04f 0300 	mov.w	r3, #0
 8002ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8002ada:	e002      	b.n	8002ae2 <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8002adc:	f04f 0303 	mov.w	r3, #3
 8002ae0:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop

08002af0 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8002af0:	b480      	push	{r7}
 8002af2:	b087      	sub	sp, #28
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	7fdb      	ldrb	r3, [r3, #31]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d01f      	beq.n	8002b50 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002b10:	e011      	b.n	8002b36 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	801a      	strh	r2, [r3, #0]
		Count--;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f103 33ff 	add.w	r3, r3, #4294967295
 8002b24:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f103 0301 	add.w	r3, r3, #1
 8002b2c:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	f103 0302 	add.w	r3, r3, #2
 8002b34:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002b3c:	f003 0308 	and.w	r3, r3, #8
 8002b40:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10c      	bne.n	8002b62 <UART001_ReadDataMultiple+0x72>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1e1      	bne.n	8002b12 <UART001_ReadDataMultiple+0x22>
 8002b4e:	e008      	b.n	8002b62 <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f103 0301 	add.w	r3, r3, #1
 8002b60:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8002b62:	697b      	ldr	r3, [r7, #20]
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	f107 071c 	add.w	r7, r7, #28
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr

08002b70 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8002b70:	b480      	push	{r7}
 8002b72:	b087      	sub	sp, #28
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002b7c:	f04f 0300 	mov.w	r3, #0
 8002b80:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	7fdb      	ldrb	r3, [r3, #31]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d01f      	beq.n	8002bd0 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002b90:	e011      	b.n	8002bb6 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	701a      	strb	r2, [r3, #0]
		Count--;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f103 33ff 	add.w	r3, r3, #4294967295
 8002ba4:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f103 0301 	add.w	r3, r3, #1
 8002bac:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	f103 0301 	add.w	r3, r3, #1
 8002bb4:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d10c      	bne.n	8002be2 <UART001_ReadDataBytes+0x72>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1e1      	bne.n	8002b92 <UART001_ReadDataBytes+0x22>
 8002bce:	e008      	b.n	8002be2 <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f103 0301 	add.w	r3, r3, #1
 8002be0:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 8002be2:	697b      	ldr	r3, [r7, #20]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	f107 071c 	add.w	r7, r7, #28
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr

08002bf0 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b087      	sub	sp, #28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8002bfc:	f04f 0300 	mov.w	r3, #0
 8002c00:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	7f9b      	ldrb	r3, [r3, #30]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d01f      	beq.n	8002c50 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002c10:	e011      	b.n	8002c36 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	881b      	ldrh	r3, [r3, #0]
 8002c16:	461a      	mov	r2, r3
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f103 33ff 	add.w	r3, r3, #4294967295
 8002c24:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	f103 0301 	add.w	r3, r3, #1
 8002c2c:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	f103 0302 	add.w	r3, r3, #2
 8002c34:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002c3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c40:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d113      	bne.n	8002c70 <UART001_WriteDataMultiple+0x80>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1e1      	bne.n	8002c12 <UART001_WriteDataMultiple+0x22>
 8002c4e:	e00f      	b.n	8002c70 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d109      	bne.n	8002c70 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	461a      	mov	r2, r3
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	f103 0301 	add.w	r3, r3, #1
 8002c6e:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8002c70:	697b      	ldr	r3, [r7, #20]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	f107 071c 	add.w	r7, r7, #28
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bc80      	pop	{r7}
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop

08002c80 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b087      	sub	sp, #28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	7f9b      	ldrb	r3, [r3, #30]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d01f      	beq.n	8002ce0 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002ca0:	e011      	b.n	8002cc6 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f103 33ff 	add.w	r3, r3, #4294967295
 8002cb4:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f103 0301 	add.w	r3, r3, #1
 8002cbc:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	f103 0301 	add.w	r3, r3, #1
 8002cc4:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002ccc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cd0:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d113      	bne.n	8002d00 <UART001_WriteDataBytes+0x80>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1e1      	bne.n	8002ca2 <UART001_WriteDataBytes+0x22>
 8002cde:	e00f      	b.n	8002d00 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d109      	bne.n	8002d00 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	f103 0301 	add.w	r3, r3, #1
 8002cfe:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8002d00:	697b      	ldr	r3, [r7, #20]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	f107 071c 	add.w	r7, r7, #28
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop

08002d10 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b087      	sub	sp, #28
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8002d1c:	f04f 0301 	mov.w	r3, #1
 8002d20:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8002d22:	f04f 0300 	mov.w	r3, #0
 8002d26:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8002d2e:	78fb      	ldrb	r3, [r7, #3]
 8002d30:	2b0f      	cmp	r3, #15
 8002d32:	d80b      	bhi.n	8002d4c <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d38:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8002d3a:	78fb      	ldrb	r3, [r7, #3]
 8002d3c:	f04f 0201 	mov.w	r2, #1
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	4013      	ands	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
 8002d4a:	e01f      	b.n	8002d8c <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8002d4c:	78fb      	ldrb	r3, [r7, #3]
 8002d4e:	2b12      	cmp	r3, #18
 8002d50:	d80e      	bhi.n	8002d70 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002d58:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8002d5a:	78fb      	ldrb	r3, [r7, #3]
 8002d5c:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002d60:	f04f 0201 	mov.w	r2, #1
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	613b      	str	r3, [r7, #16]
 8002d6e:	e00d      	b.n	8002d8c <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002d76:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002d7e:	f04f 0201 	mov.w	r2, #1
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d002      	beq.n	8002d98 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 8002d92:	f04f 0302 	mov.w	r3, #2
 8002d96:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8002d98:	697b      	ldr	r3, [r7, #20]
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f107 071c 	add.w	r7, r7, #28
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop

08002da8 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8002dba:	78fb      	ldrb	r3, [r7, #3]
 8002dbc:	2b0f      	cmp	r3, #15
 8002dbe:	d80a      	bhi.n	8002dd6 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002dc4:	78fb      	ldrb	r3, [r7, #3]
 8002dc6:	f04f 0101 	mov.w	r1, #1
 8002dca:	fa01 f303 	lsl.w	r3, r1, r3
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	64da      	str	r2, [r3, #76]	; 0x4c
 8002dd4:	e01f      	b.n	8002e16 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8002dd6:	78fb      	ldrb	r3, [r7, #3]
 8002dd8:	2b12      	cmp	r3, #18
 8002dda:	d80e      	bhi.n	8002dfa <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 8002de2:	78fb      	ldrb	r3, [r7, #3]
 8002de4:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002de8:	f04f 0101 	mov.w	r1, #1
 8002dec:	fa01 f303 	lsl.w	r3, r1, r3
 8002df0:	431a      	orrs	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8002df8:	e00d      	b.n	8002e16 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 8002e00:	78fb      	ldrb	r3, [r7, #3]
 8002e02:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002e06:	f04f 0101 	mov.w	r1, #1
 8002e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 8002e16:	f107 0714 	add.w	r7, r7, #20
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bc80      	pop	{r7}
 8002e1e:	4770      	bx	lr

08002e20 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8002e24:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8002e28:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e32:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop

08002e40 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	6039      	str	r1, [r7, #0]
 8002e4a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	da10      	bge.n	8002e76 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002e54:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8002e58:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002e5c:	79fa      	ldrb	r2, [r7, #7]
 8002e5e:	f002 020f 	and.w	r2, r2, #15
 8002e62:	f1a2 0104 	sub.w	r1, r2, #4
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	b2d2      	uxtb	r2, r2
 8002e6a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002e6e:	b2d2      	uxtb	r2, r2
 8002e70:	185b      	adds	r3, r3, r1
 8002e72:	761a      	strb	r2, [r3, #24]
 8002e74:	e00d      	b.n	8002e92 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002e76:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8002e7a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002e7e:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	b2d2      	uxtb	r2, r2
 8002e86:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002e8a:	b2d2      	uxtb	r2, r2
 8002e8c:	185b      	adds	r3, r3, r1
 8002e8e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e92:	f107 070c 	add.w	r7, r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr

08002e9c <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b089      	sub	sp, #36	; 0x24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f003 0307 	and.w	r3, r3, #7
 8002eae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f1c3 0307 	rsb	r3, r3, #7
 8002eb6:	2b06      	cmp	r3, #6
 8002eb8:	bf28      	it	cs
 8002eba:	2306      	movcs	r3, #6
 8002ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	f103 0306 	add.w	r3, r3, #6
 8002ec4:	2b06      	cmp	r3, #6
 8002ec6:	d903      	bls.n	8002ed0 <NVIC_EncodePriority+0x34>
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	f103 33ff 	add.w	r3, r3, #4294967295
 8002ece:	e001      	b.n	8002ed4 <NVIC_EncodePriority+0x38>
 8002ed0:	f04f 0300 	mov.w	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	f04f 0201 	mov.w	r2, #1
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	f103 33ff 	add.w	r3, r3, #4294967295
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	401a      	ands	r2, r3
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f04f 0101 	mov.w	r1, #1
 8002ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8002efa:	f103 33ff 	add.w	r3, r3, #4294967295
 8002efe:	4619      	mov	r1, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8002f04:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bc80      	pop	{r7}
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop

08002f14 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f103 32ff 	add.w	r2, r3, #4294967295
 8002f22:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d902      	bls.n	8002f30 <SysTick_Config+0x1c>
 8002f2a:	f04f 0301 	mov.w	r3, #1
 8002f2e:	e01d      	b.n	8002f6c <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002f30:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002f34:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	f102 32ff 	add.w	r2, r2, #4294967295
 8002f3e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8002f40:	f04f 30ff 	mov.w	r0, #4294967295
 8002f44:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8002f48:	f7ff ff7a 	bl	8002e40 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002f4c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002f50:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002f54:	f04f 0200 	mov.w	r2, #0
 8002f58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f5a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002f5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002f62:	f04f 0207 	mov.w	r2, #7
 8002f66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8002f68:	f04f 0300 	mov.w	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f107 0708 	add.w	r7, r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop

08002f78 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b087      	sub	sp, #28
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 8002f80:	f640 0360 	movw	r3, #2144	; 0x860
 8002f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8002f8e:	189b      	adds	r3, r3, r2
 8002f90:	f103 0308 	add.w	r3, r3, #8
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8002f98:	f640 0328 	movw	r3, #2088	; 0x828
 8002f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10d      	bne.n	8002fc2 <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8002fac:	f640 0360 	movw	r3, #2144	; 0x860
 8002fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fb4:	18d2      	adds	r2, r2, r3
 8002fb6:	f640 0328 	movw	r3, #2088	; 0x828
 8002fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	e0de      	b.n	8003180 <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 8002fc2:	f640 0328 	movw	r3, #2088	; 0x828
 8002fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8002fd2:	e0d1      	b.n	8003178 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f280 809c 	bge.w	800311e <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d02e      	beq.n	800304c <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	69da      	ldr	r2, [r3, #28]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8002ff8:	f640 0360 	movw	r3, #2144	; 0x860
 8002ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003000:	18cb      	adds	r3, r1, r3
 8003002:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	69da      	ldr	r2, [r3, #28]
 8003008:	f640 0360 	movw	r3, #2144	; 0x860
 800300c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003016:	185b      	adds	r3, r3, r1
 8003018:	f103 031c 	add.w	r3, r3, #28
 800301c:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 800301e:	f640 0360 	movw	r3, #2144	; 0x860
 8003022:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800302c:	189b      	adds	r3, r3, r2
 800302e:	f103 0318 	add.w	r3, r3, #24
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800303c:	f640 0360 	movw	r3, #2144	; 0x860
 8003040:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003044:	18d2      	adds	r2, r2, r3
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	61da      	str	r2, [r3, #28]
 800304a:	e02a      	b.n	80030a2 <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 800304c:	f640 0328 	movw	r3, #2088	; 0x828
 8003050:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	f640 0360 	movw	r3, #2144	; 0x860
 800305a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800305e:	6879      	ldr	r1, [r7, #4]
 8003060:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003064:	185b      	adds	r3, r3, r1
 8003066:	f103 0318 	add.w	r3, r3, #24
 800306a:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 800306c:	f640 0328 	movw	r3, #2088	; 0x828
 8003070:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	ea4f 1143 	mov.w	r1, r3, lsl #5
 800307c:	f640 0360 	movw	r3, #2144	; 0x860
 8003080:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003084:	18cb      	adds	r3, r1, r3
 8003086:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800308e:	f640 0360 	movw	r3, #2144	; 0x860
 8003092:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003096:	18d2      	adds	r2, r2, r3
 8003098:	f640 0328 	movw	r3, #2088	; 0x828
 800309c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030a0:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 80030a2:	f640 0360 	movw	r3, #2144	; 0x860
 80030a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80030b0:	189b      	adds	r3, r3, r2
 80030b2:	f103 0318 	add.w	r3, r3, #24
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 80030be:	f640 0360 	movw	r3, #2144	; 0x860
 80030c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80030cc:	185b      	adds	r3, r3, r1
 80030ce:	f103 0308 	add.w	r3, r3, #8
 80030d2:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 80030d4:	f640 0360 	movw	r3, #2144	; 0x860
 80030d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80030e2:	189b      	adds	r3, r3, r2
 80030e4:	f103 0318 	add.w	r3, r3, #24
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	f640 0360 	movw	r3, #2144	; 0x860
 80030ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80030f8:	185b      	adds	r3, r3, r1
 80030fa:	f103 0318 	add.w	r3, r3, #24
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6899      	ldr	r1, [r3, #8]
 8003102:	f640 0360 	movw	r3, #2144	; 0x860
 8003106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	ea4f 1040 	mov.w	r0, r0, lsl #5
 8003110:	181b      	adds	r3, r3, r0
 8003112:	f103 0308 	add.w	r3, r3, #8
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	1acb      	subs	r3, r1, r3
 800311a:	6093      	str	r3, [r2, #8]
        break;
 800311c:	e030      	b.n	8003180 <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	2b00      	cmp	r3, #0
 8003122:	db26      	blt.n	8003172 <SYSTM001_lInsertTimerList+0x1fa>
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d122      	bne.n	8003172 <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 800312c:	f640 0360 	movw	r3, #2144	; 0x860
 8003130:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800313a:	189b      	adds	r3, r3, r2
 800313c:	f103 031c 	add.w	r3, r3, #28
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800314a:	f640 0360 	movw	r3, #2144	; 0x860
 800314e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003152:	18d2      	adds	r2, r2, r3
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 8003158:	693a      	ldr	r2, [r7, #16]
 800315a:	f640 0360 	movw	r3, #2144	; 0x860
 800315e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003168:	185b      	adds	r3, r3, r1
 800316a:	f103 0308 	add.w	r3, r3, #8
 800316e:	601a      	str	r2, [r3, #0]
          break;
 8003170:	e006      	b.n	8003180 <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	2b00      	cmp	r3, #0
 800317c:	f47f af2a 	bne.w	8002fd4 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8003180:	f107 071c 	add.w	r7, r7, #28
 8003184:	46bd      	mov	sp, r7
 8003186:	bc80      	pop	{r7}
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop

0800318c <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800319a:	f640 0360 	movw	r3, #2144	; 0x860
 800319e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031a2:	18d3      	adds	r3, r2, r3
 80031a4:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10b      	bne.n	80031c6 <SYSTM001_lRemoveTimerList+0x3a>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d107      	bne.n	80031c6 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 80031b6:	f640 0328 	movw	r3, #2088	; 0x828
 80031ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031be:	f04f 0200 	mov.w	r2, #0
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	e049      	b.n	800325a <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d11c      	bne.n	8003208 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	699a      	ldr	r2, [r3, #24]
 80031d2:	f640 0328 	movw	r3, #2088	; 0x828
 80031d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031da:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 80031dc:	f640 0328 	movw	r3, #2088	; 0x828
 80031e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f04f 0200 	mov.w	r2, #0
 80031ea:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	6992      	ldr	r2, [r2, #24]
 80031f4:	6891      	ldr	r1, [r2, #8]
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	6892      	ldr	r2, [r2, #8]
 80031fa:	188a      	adds	r2, r1, r2
 80031fc:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f04f 0200 	mov.w	r2, #0
 8003204:	619a      	str	r2, [r3, #24]
 8003206:	e028      	b.n	800325a <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d109      	bne.n	8003224 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	69db      	ldr	r3, [r3, #28]
 8003214:	f04f 0200 	mov.w	r2, #0
 8003218:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f04f 0200 	mov.w	r2, #0
 8003220:	61da      	str	r2, [r3, #28]
 8003222:	e01a      	b.n	800325a <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	69db      	ldr	r3, [r3, #28]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	6992      	ldr	r2, [r2, #24]
 800322c:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	69d2      	ldr	r2, [r2, #28]
 8003236:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	68fa      	ldr	r2, [r7, #12]
 800323e:	6992      	ldr	r2, [r2, #24]
 8003240:	6891      	ldr	r1, [r2, #8]
 8003242:	68fa      	ldr	r2, [r7, #12]
 8003244:	6892      	ldr	r2, [r2, #8]
 8003246:	188a      	adds	r2, r1, r2
 8003248:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f04f 0200 	mov.w	r2, #0
 8003250:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f04f 0200 	mov.w	r2, #0
 8003258:	61da      	str	r2, [r3, #28]
  }
}
 800325a:	f107 0714 	add.w	r7, r7, #20
 800325e:	46bd      	mov	sp, r7
 8003260:	bc80      	pop	{r7}
 8003262:	4770      	bx	lr

08003264 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 800326a:	f640 0328 	movw	r3, #2088	; 0x828
 800326e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8003276:	e031      	b.n	80032dc <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	791b      	ldrb	r3, [r3, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10f      	bne.n	80032a0 <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff ff81 	bl	800318c <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f04f 0201 	mov.w	r2, #1
 8003290:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	6952      	ldr	r2, [r2, #20]
 800329a:	4610      	mov	r0, r2
 800329c:	4798      	blx	r3
 800329e:	e017      	b.n	80032d0 <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	791b      	ldrb	r3, [r3, #4]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d121      	bne.n	80032ec <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff ff6d 	bl	800318c <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff fe5a 	bl	8002f78 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	6952      	ldr	r2, [r2, #20]
 80032cc:	4610      	mov	r0, r2
 80032ce:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 80032d0:	f640 0328 	movw	r3, #2088	; 0x828
 80032d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d005      	beq.n	80032ee <SYSTM001_lTimerHandler+0x8a>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d0c6      	beq.n	8003278 <SYSTM001_lTimerHandler+0x14>
 80032ea:	e000      	b.n	80032ee <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 80032ec:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 80032ee:	f107 0708 	add.w	r7, r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop

080032f8 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 80032fe:	f640 0328 	movw	r3, #2088	; 0x828
 8003302:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 800330a:	f640 0330 	movw	r3, #2096	; 0x830
 800330e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f103 0201 	add.w	r2, r3, #1
 8003318:	f640 0330 	movw	r3, #2096	; 0x830
 800331c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003320:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d010      	beq.n	800334a <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d906      	bls.n	800333e <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f103 32ff 	add.w	r2, r3, #4294967295
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	609a      	str	r2, [r3, #8]
 800333c:	e005      	b.n	800334a <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f04f 0200 	mov.w	r2, #0
 8003344:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 8003346:	f7ff ff8d 	bl	8003264 <SYSTM001_lTimerHandler>
    }
  }
}
 800334a:	f107 0708 	add.w	r7, r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop

08003354 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 800335a:	f04f 0300 	mov.w	r3, #0
 800335e:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 8003360:	f640 0328 	movw	r3, #2088	; 0x828
 8003364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003368:	f04f 0200 	mov.w	r2, #0
 800336c:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 800336e:	f001 f811 	bl	8004394 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 8003372:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8003376:	f2c0 0001 	movt	r0, #1
 800337a:	f7ff fdcb 	bl	8002f14 <SysTick_Config>
 800337e:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 8003380:	f7ff fd4e 	bl	8002e20 <NVIC_GetPriorityGrouping>
 8003384:	4603      	mov	r3, r0
 8003386:	4618      	mov	r0, r3
 8003388:	f04f 010a 	mov.w	r1, #10
 800338c:	f04f 0200 	mov.w	r2, #0
 8003390:	f7ff fd84 	bl	8002e9c <NVIC_EncodePriority>
 8003394:	4603      	mov	r3, r0
 8003396:	f04f 30ff 	mov.w	r0, #4294967295
 800339a:	4619      	mov	r1, r3
 800339c:	f7ff fd50 	bl	8002e40 <NVIC_SetPriority>
  TimerTracker = 0UL;
 80033a0:	f640 032c 	movw	r3, #2092	; 0x82c
 80033a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	601a      	str	r2, [r3, #0]

}
 80033ae:	f107 0708 	add.w	r7, r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop

080033b8 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b089      	sub	sp, #36	; 0x24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	607a      	str	r2, [r7, #4]
 80033c2:	603b      	str	r3, [r7, #0]
 80033c4:	460b      	mov	r3, r1
 80033c6:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 80033c8:	f04f 0300 	mov.w	r3, #0
 80033cc:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 80033ce:	f04f 0300 	mov.w	r3, #0
 80033d2:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 80033d4:	f04f 0300 	mov.w	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 80033da:	7afb      	ldrb	r3, [r7, #11]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d005      	beq.n	80033ec <SYSTM001_CreateTimer+0x34>
 80033e0:	7afb      	ldrb	r3, [r7, #11]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d002      	beq.n	80033ec <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 80033e6:	f04f 0301 	mov.w	r3, #1
 80033ea:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d102      	bne.n	80033f8 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 80033f2:	f04f 0301 	mov.w	r3, #1
 80033f6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d102      	bne.n	8003404 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 80033fe:	f04f 0301 	mov.w	r3, #1
 8003402:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d102      	bne.n	8003410 <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 800340a:	f04f 0301 	mov.w	r3, #1
 800340e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	2b00      	cmp	r3, #0
 8003414:	f040 8098 	bne.w	8003548 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8003418:	f04f 0300 	mov.w	r3, #0
 800341c:	61bb      	str	r3, [r7, #24]
 800341e:	e08f      	b.n	8003540 <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 8003420:	f640 032c 	movw	r3, #2092	; 0x82c
 8003424:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	fa22 f303 	lsr.w	r3, r2, r3
 8003430:	f003 0301 	and.w	r3, r3, #1
 8003434:	2b00      	cmp	r3, #0
 8003436:	d17f      	bne.n	8003538 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	f04f 0201 	mov.w	r2, #1
 800343e:	fa02 f203 	lsl.w	r2, r2, r3
 8003442:	f640 032c 	movw	r3, #2092	; 0x82c
 8003446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	431a      	orrs	r2, r3
 800344e:	f640 032c 	movw	r3, #2092	; 0x82c
 8003452:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003456:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 8003458:	f640 0360 	movw	r3, #2144	; 0x860
 800345c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003466:	189b      	adds	r3, r3, r2
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 800346c:	f640 0360 	movw	r3, #2144	; 0x860
 8003470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800347a:	189b      	adds	r3, r3, r2
 800347c:	7afa      	ldrb	r2, [r7, #11]
 800347e:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 8003480:	f640 0360 	movw	r3, #2144	; 0x860
 8003484:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800348e:	189b      	adds	r3, r3, r2
 8003490:	f04f 0201 	mov.w	r2, #1
 8003494:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 800349c:	f640 0360 	movw	r3, #2144	; 0x860
 80034a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034a4:	69b9      	ldr	r1, [r7, #24]
 80034a6:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80034aa:	185b      	adds	r3, r3, r1
 80034ac:	f103 0308 	add.w	r3, r3, #8
 80034b0:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 80034b2:	f640 0360 	movw	r3, #2144	; 0x860
 80034b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80034c0:	189b      	adds	r3, r3, r2
 80034c2:	f103 030c 	add.w	r3, r3, #12
 80034c6:	68fa      	ldr	r2, [r7, #12]
 80034c8:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 80034ca:	f640 0360 	movw	r3, #2144	; 0x860
 80034ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80034d8:	189b      	adds	r3, r3, r2
 80034da:	f103 0310 	add.w	r3, r3, #16
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 80034e2:	f640 0360 	movw	r3, #2144	; 0x860
 80034e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80034f0:	189b      	adds	r3, r3, r2
 80034f2:	f103 0314 	add.w	r3, r3, #20
 80034f6:	683a      	ldr	r2, [r7, #0]
 80034f8:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 80034fa:	f640 0360 	movw	r3, #2144	; 0x860
 80034fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003508:	189b      	adds	r3, r3, r2
 800350a:	f103 031c 	add.w	r3, r3, #28
 800350e:	f04f 0200 	mov.w	r2, #0
 8003512:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8003514:	f640 0360 	movw	r3, #2144	; 0x860
 8003518:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003522:	189b      	adds	r3, r3, r2
 8003524:	f103 0318 	add.w	r3, r3, #24
 8003528:	f04f 0200 	mov.w	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	f103 0301 	add.w	r3, r3, #1
 8003534:	61fb      	str	r3, [r7, #28]
               break;
 8003536:	e007      	b.n	8003548 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	f103 0301 	add.w	r3, r3, #1
 800353e:	61bb      	str	r3, [r7, #24]
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	2b1f      	cmp	r3, #31
 8003544:	f67f af6c 	bls.w	8003420 <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 8003548:	69fb      	ldr	r3, [r7, #28]
}  
 800354a:	4618      	mov	r0, r3
 800354c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003550:	46bd      	mov	sp, r7
 8003552:	bc80      	pop	{r7}
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop

08003558 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2b20      	cmp	r3, #32
 800356a:	d902      	bls.n	8003572 <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 800356c:	f04f 0301 	mov.w	r3, #1
 8003570:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8003572:	f640 032c 	movw	r3, #2092	; 0x82c
 8003576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003582:	fa22 f303 	lsr.w	r3, r2, r3
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b00      	cmp	r3, #0
 800358c:	d102      	bne.n	8003594 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800358e:	f04f 0301 	mov.w	r3, #1
 8003592:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f103 32ff 	add.w	r2, r3, #4294967295
 800359a:	f640 0360 	movw	r3, #2144	; 0x860
 800359e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035a2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80035a6:	189b      	adds	r3, r3, r2
 80035a8:	f103 0308 	add.w	r3, r3, #8
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d102      	bne.n	80035b8 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80035b2:	f04f 0301 	mov.w	r3, #1
 80035b6:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d11f      	bne.n	80035fe <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f103 32ff 	add.w	r2, r3, #4294967295
 80035c4:	f640 0360 	movw	r3, #2144	; 0x860
 80035c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035cc:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80035d0:	189b      	adds	r3, r3, r2
 80035d2:	795b      	ldrb	r3, [r3, #5]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d012      	beq.n	80035fe <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f103 32ff 	add.w	r2, r3, #4294967295
 80035de:	f640 0360 	movw	r3, #2144	; 0x860
 80035e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035e6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80035ea:	189b      	adds	r3, r3, r2
 80035ec:	f04f 0200 	mov.w	r2, #0
 80035f0:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f103 33ff 	add.w	r3, r3, #4294967295
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff fcbd 	bl	8002f78 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 80035fe:	68fb      	ldr	r3, [r7, #12]
}
 8003600:	4618      	mov	r0, r3
 8003602:	f107 0710 	add.w	r7, r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop

0800360c <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8003614:	f04f 0300 	mov.w	r3, #0
 8003618:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b20      	cmp	r3, #32
 800361e:	d902      	bls.n	8003626 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8003620:	f04f 0301 	mov.w	r3, #1
 8003624:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8003626:	f640 032c 	movw	r3, #2092	; 0x82c
 800362a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f103 33ff 	add.w	r3, r3, #4294967295
 8003636:	fa22 f303 	lsr.w	r3, r2, r3
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b00      	cmp	r3, #0
 8003640:	d102      	bne.n	8003648 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8003642:	f04f 0301 	mov.w	r3, #1
 8003646:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d11f      	bne.n	800368e <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f103 32ff 	add.w	r2, r3, #4294967295
 8003654:	f640 0360 	movw	r3, #2144	; 0x860
 8003658:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800365c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003660:	189b      	adds	r3, r3, r2
 8003662:	795b      	ldrb	r3, [r3, #5]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d012      	beq.n	800368e <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f103 33ff 	add.w	r3, r3, #4294967295
 800366e:	4618      	mov	r0, r3
 8003670:	f7ff fd8c 	bl	800318c <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f103 32ff 	add.w	r2, r3, #4294967295
 800367a:	f640 0360 	movw	r3, #2144	; 0x860
 800367e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003682:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003686:	189b      	adds	r3, r3, r2
 8003688:	f04f 0201 	mov.w	r2, #1
 800368c:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 800368e:	68fb      	ldr	r3, [r7, #12]
}
 8003690:	4618      	mov	r0, r3
 8003692:	f107 0710 	add.w	r7, r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop

0800369c <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80036a4:	f04f 0300 	mov.w	r3, #0
 80036a8:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b20      	cmp	r3, #32
 80036ae:	d902      	bls.n	80036b6 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80036b0:	f04f 0301 	mov.w	r3, #1
 80036b4:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80036b6:	f640 032c 	movw	r3, #2092	; 0x82c
 80036ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80036c6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d102      	bne.n	80036d8 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80036d2:	f04f 0301 	mov.w	r3, #1
 80036d6:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d126      	bne.n	800372c <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f103 32ff 	add.w	r2, r3, #4294967295
 80036e4:	f640 0360 	movw	r3, #2144	; 0x860
 80036e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036ec:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80036f0:	189b      	adds	r3, r3, r2
 80036f2:	795b      	ldrb	r3, [r3, #5]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d105      	bne.n	8003704 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff fd44 	bl	800318c <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f103 33ff 	add.w	r3, r3, #4294967295
 800370a:	f04f 0201 	mov.w	r2, #1
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	ea6f 0203 	mvn.w	r2, r3
 8003716:	f640 032c 	movw	r3, #2092	; 0x82c
 800371a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	401a      	ands	r2, r3
 8003722:	f640 032c 	movw	r3, #2092	; 0x82c
 8003726:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800372a:	601a      	str	r2, [r3, #0]
  }

  return Error;
 800372c:	68fb      	ldr	r3, [r7, #12]

}
 800372e:	4618      	mov	r0, r3
 8003730:	f107 0710 	add.w	r7, r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 800373c:	f640 0330 	movw	r3, #2096	; 0x830
 8003740:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003744:	681b      	ldr	r3, [r3, #0]
}
 8003746:	4618      	mov	r0, r3
 8003748:	46bd      	mov	sp, r7
 800374a:	bc80      	pop	{r7}
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop

08003750 <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 800375e:	f2c0 0301 	movt	r3, #1
 8003762:	fb03 f302 	mul.w	r3, r3, r2
 8003766:	60fb      	str	r3, [r7, #12]
  return Count;
 8003768:	68fb      	ldr	r3, [r7, #12]
}
 800376a:	4618      	mov	r0, r3
 800376c:	f107 0714 	add.w	r7, r7, #20
 8003770:	46bd      	mov	sp, r7
 8003772:	bc80      	pop	{r7}
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop

08003778 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8003778:	b480      	push	{r7}
 800377a:	b087      	sub	sp, #28
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8003780:	f04f 0300 	mov.w	r3, #0
 8003784:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8003786:	f04f 0300 	mov.w	r3, #0
 800378a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800378c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003790:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003794:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800379c:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f103 0310 	add.w	r3, r3, #16
 80037a4:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	4613      	mov	r3, r2
 80037aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80037ae:	189b      	adds	r3, r3, r2
 80037b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80037b4:	18cb      	adds	r3, r1, r3
 80037b6:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	601a      	str	r2, [r3, #0]
}
 80037c2:	f107 071c 	add.w	r7, r7, #28
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bc80      	pop	{r7}
 80037ca:	4770      	bx	lr

080037cc <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b087      	sub	sp, #28
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 80037da:	f04f 0300 	mov.w	r3, #0
 80037de:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 80037e0:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80037e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80037e8:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80037f0:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f103 0314 	add.w	r3, r3, #20
 80037f8:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80037fa:	697a      	ldr	r2, [r7, #20]
 80037fc:	4613      	mov	r3, r2
 80037fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003802:	189b      	adds	r3, r3, r2
 8003804:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8003808:	18cb      	adds	r3, r1, r3
 800380a:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	601a      	str	r2, [r3, #0]
}
 8003816:	f107 071c 	add.w	r7, r7, #28
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr

08003820 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8003826:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800382a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800382e:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8003830:	f04f 0300 	mov.w	r3, #0
 8003834:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 800383c:	78fb      	ldrb	r3, [r7, #3]
}
 800383e:	4618      	mov	r0, r3
 8003840:	f107 070c 	add.w	r7, r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	bc80      	pop	{r7}
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop

0800384c <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 800384c:	b480      	push	{r7}
 800384e:	b089      	sub	sp, #36	; 0x24
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8003854:	f04f 030f 	mov.w	r3, #15
 8003858:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 800385a:	f04f 0300 	mov.w	r3, #0
 800385e:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8003860:	f04f 0300 	mov.w	r3, #0
 8003864:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8003866:	f04f 0300 	mov.w	r3, #0
 800386a:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 800386c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003870:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003874:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800387c:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f103 030c 	add.w	r3, r3, #12
 8003884:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8003886:	69ba      	ldr	r2, [r7, #24]
 8003888:	4613      	mov	r3, r2
 800388a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800388e:	189b      	adds	r3, r3, r2
 8003890:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8003894:	18cb      	adds	r3, r1, r3
 8003896:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4013      	ands	r3, r2
 80038a0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80038a4:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 80038ac:	f04f 0301 	mov.w	r3, #1
 80038b0:	61fb      	str	r3, [r7, #28]
 80038b2:	e002      	b.n	80038ba <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	61fb      	str	r3, [r7, #28]
  }
  return status;
 80038ba:	69fb      	ldr	r3, [r7, #28]
}
 80038bc:	4618      	mov	r0, r3
 80038be:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bc80      	pop	{r7}
 80038c6:	4770      	bx	lr

080038c8 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 80038ce:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80038d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80038d6:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f043 0201 	orr.w	r2, r3, #1
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	609a      	str	r2, [r3, #8]

}
 80038e4:	f107 070c 	add.w	r7, r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bc80      	pop	{r7}
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop

080038f0 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 6 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 6;
 80038f4:	f644 4394 	movw	r3, #19604	; 0x4c94
 80038f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f04f 0200 	mov.w	r2, #0
 8003902:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD6_Msk));
 8003904:	f644 4394 	movw	r3, #19604	; 0x4c94
 8003908:	f6c0 0300 	movt	r3, #2048	; 0x800
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	f644 4394 	movw	r3, #19604	; 0x4c94
 8003912:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800391e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((0UL << PORT1_PDR0_PD6_Pos) & \
 8003920:	f644 4394 	movw	r3, #19604	; 0x4c94
 8003924:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003928:	685a      	ldr	r2, [r3, #4]
 800392a:	f644 4394 	movw	r3, #19604	; 0x4c94
 800392e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003936:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD6_Msk);
  IO004_Handle0.PortRegs->IOCR4 |= (8U << 19);   
 8003938:	f644 4394 	movw	r3, #19604	; 0x4c94
 800393c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	f644 4394 	movw	r3, #19604	; 0x4c94
 8003946:	f6c0 0300 	movt	r3, #2048	; 0x800
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003952:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 8 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 8;
 8003954:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8003958:	f6c0 0300 	movt	r3, #2048	; 0x800
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f04f 0200 	mov.w	r2, #0
 8003962:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD8_Msk));
 8003964:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8003968:	f6c0 0300 	movt	r3, #2048	; 0x800
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8003972:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800397a:	f023 0307 	bic.w	r3, r3, #7
 800397e:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((0UL << PORT1_PDR1_PD8_Pos) & \
 8003980:	f644 439c 	movw	r3, #19612	; 0x4c9c
 8003984:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003988:	685a      	ldr	r2, [r3, #4]
 800398a:	f644 439c 	movw	r3, #19612	; 0x4c9c
 800398e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003996:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD8_Msk);
  IO004_Handle1.PortRegs->IOCR8 |= (8U << 3);
 8003998:	f644 439c 	movw	r3, #19612	; 0x4c9c
 800399c:	f6c0 0300 	movt	r3, #2048	; 0x800
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	f644 439c 	movw	r3, #19612	; 0x4c9c
 80039a6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039b2:	6193      	str	r3, [r2, #24]
}
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop

080039bc <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	785b      	ldrb	r3, [r3, #1]
 80039cc:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 80039ce:	7bfb      	ldrb	r3, [r7, #15]
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d823      	bhi.n	8003a1c <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	6852      	ldr	r2, [r2, #4]
 80039dc:	6911      	ldr	r1, [r2, #16]
 80039de:	7bfa      	ldrb	r2, [r7, #15]
 80039e0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80039e4:	f102 0203 	add.w	r2, r2, #3
 80039e8:	f04f 001f 	mov.w	r0, #31
 80039ec:	fa00 f202 	lsl.w	r2, r0, r2
 80039f0:	ea6f 0202 	mvn.w	r2, r2
 80039f4:	400a      	ands	r2, r1
 80039f6:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	6852      	ldr	r2, [r2, #4]
 8003a00:	6911      	ldr	r1, [r2, #16]
 8003a02:	78fa      	ldrb	r2, [r7, #3]
 8003a04:	f002 001f 	and.w	r0, r2, #31
 8003a08:	7bfa      	ldrb	r2, [r7, #15]
 8003a0a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003a0e:	f102 0203 	add.w	r2, r2, #3
 8003a12:	fa00 f202 	lsl.w	r2, r0, r2
 8003a16:	430a      	orrs	r2, r1
 8003a18:	611a      	str	r2, [r3, #16]
 8003a1a:	e088      	b.n	8003b2e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8003a1c:	7bfb      	ldrb	r3, [r7, #15]
 8003a1e:	2b03      	cmp	r3, #3
 8003a20:	d92a      	bls.n	8003a78 <IO004_DisableOutputDriver+0xbc>
 8003a22:	7bfb      	ldrb	r3, [r7, #15]
 8003a24:	2b07      	cmp	r3, #7
 8003a26:	d827      	bhi.n	8003a78 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
 8003a2a:	f1a3 0304 	sub.w	r3, r3, #4
 8003a2e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	6852      	ldr	r2, [r2, #4]
 8003a38:	6951      	ldr	r1, [r2, #20]
 8003a3a:	7bfa      	ldrb	r2, [r7, #15]
 8003a3c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003a40:	f102 0203 	add.w	r2, r2, #3
 8003a44:	f04f 001f 	mov.w	r0, #31
 8003a48:	fa00 f202 	lsl.w	r2, r0, r2
 8003a4c:	ea6f 0202 	mvn.w	r2, r2
 8003a50:	400a      	ands	r2, r1
 8003a52:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	6852      	ldr	r2, [r2, #4]
 8003a5c:	6951      	ldr	r1, [r2, #20]
 8003a5e:	78fa      	ldrb	r2, [r7, #3]
 8003a60:	f002 001f 	and.w	r0, r2, #31
 8003a64:	7bfa      	ldrb	r2, [r7, #15]
 8003a66:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003a6a:	f102 0203 	add.w	r2, r2, #3
 8003a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a72:	430a      	orrs	r2, r1
 8003a74:	615a      	str	r2, [r3, #20]
 8003a76:	e05a      	b.n	8003b2e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
 8003a7a:	2b07      	cmp	r3, #7
 8003a7c:	d92a      	bls.n	8003ad4 <IO004_DisableOutputDriver+0x118>
 8003a7e:	7bfb      	ldrb	r3, [r7, #15]
 8003a80:	2b0b      	cmp	r3, #11
 8003a82:	d827      	bhi.n	8003ad4 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8003a84:	7bfb      	ldrb	r3, [r7, #15]
 8003a86:	f1a3 0308 	sub.w	r3, r3, #8
 8003a8a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6852      	ldr	r2, [r2, #4]
 8003a94:	6991      	ldr	r1, [r2, #24]
 8003a96:	7bfa      	ldrb	r2, [r7, #15]
 8003a98:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003a9c:	f102 0203 	add.w	r2, r2, #3
 8003aa0:	f04f 001f 	mov.w	r0, #31
 8003aa4:	fa00 f202 	lsl.w	r2, r0, r2
 8003aa8:	ea6f 0202 	mvn.w	r2, r2
 8003aac:	400a      	ands	r2, r1
 8003aae:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	6852      	ldr	r2, [r2, #4]
 8003ab8:	6991      	ldr	r1, [r2, #24]
 8003aba:	78fa      	ldrb	r2, [r7, #3]
 8003abc:	f002 001f 	and.w	r0, r2, #31
 8003ac0:	7bfa      	ldrb	r2, [r7, #15]
 8003ac2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003ac6:	f102 0203 	add.w	r2, r2, #3
 8003aca:	fa00 f202 	lsl.w	r2, r0, r2
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	619a      	str	r2, [r3, #24]
 8003ad2:	e02c      	b.n	8003b2e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	2b0b      	cmp	r3, #11
 8003ad8:	d929      	bls.n	8003b2e <IO004_DisableOutputDriver+0x172>
 8003ada:	7bfb      	ldrb	r3, [r7, #15]
 8003adc:	2b0f      	cmp	r3, #15
 8003ade:	d826      	bhi.n	8003b2e <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8003ae0:	7bfb      	ldrb	r3, [r7, #15]
 8003ae2:	f1a3 030c 	sub.w	r3, r3, #12
 8003ae6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	6852      	ldr	r2, [r2, #4]
 8003af0:	69d1      	ldr	r1, [r2, #28]
 8003af2:	7bfa      	ldrb	r2, [r7, #15]
 8003af4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003af8:	f102 0203 	add.w	r2, r2, #3
 8003afc:	f04f 001f 	mov.w	r0, #31
 8003b00:	fa00 f202 	lsl.w	r2, r0, r2
 8003b04:	ea6f 0202 	mvn.w	r2, r2
 8003b08:	400a      	ands	r2, r1
 8003b0a:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6852      	ldr	r2, [r2, #4]
 8003b14:	69d1      	ldr	r1, [r2, #28]
 8003b16:	78fa      	ldrb	r2, [r7, #3]
 8003b18:	f002 001f 	and.w	r0, r2, #31
 8003b1c:	7bfa      	ldrb	r2, [r7, #15]
 8003b1e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003b22:	f102 0203 	add.w	r2, r2, #3
 8003b26:	fa00 f202 	lsl.w	r2, r0, r2
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8003b2e:	f107 0714 	add.w	r7, r7, #20
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bc80      	pop	{r7}
 8003b36:	4770      	bx	lr

08003b38 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	460b      	mov	r3, r1
 8003b42:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	785b      	ldrb	r3, [r3, #1]
 8003b48:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
 8003b4c:	2b03      	cmp	r3, #3
 8003b4e:	d823      	bhi.n	8003b98 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	6852      	ldr	r2, [r2, #4]
 8003b58:	6911      	ldr	r1, [r2, #16]
 8003b5a:	7bfa      	ldrb	r2, [r7, #15]
 8003b5c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003b60:	f102 0203 	add.w	r2, r2, #3
 8003b64:	f04f 001f 	mov.w	r0, #31
 8003b68:	fa00 f202 	lsl.w	r2, r0, r2
 8003b6c:	ea6f 0202 	mvn.w	r2, r2
 8003b70:	400a      	ands	r2, r1
 8003b72:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	6852      	ldr	r2, [r2, #4]
 8003b7c:	6911      	ldr	r1, [r2, #16]
 8003b7e:	78fa      	ldrb	r2, [r7, #3]
 8003b80:	f002 001f 	and.w	r0, r2, #31
 8003b84:	7bfa      	ldrb	r2, [r7, #15]
 8003b86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003b8a:	f102 0203 	add.w	r2, r2, #3
 8003b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b92:	430a      	orrs	r2, r1
 8003b94:	611a      	str	r2, [r3, #16]
 8003b96:	e088      	b.n	8003caa <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	2b03      	cmp	r3, #3
 8003b9c:	d92a      	bls.n	8003bf4 <IO004_EnableOutputDriver+0xbc>
 8003b9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ba0:	2b07      	cmp	r3, #7
 8003ba2:	d827      	bhi.n	8003bf4 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
 8003ba6:	f1a3 0304 	sub.w	r3, r3, #4
 8003baa:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	6852      	ldr	r2, [r2, #4]
 8003bb4:	6951      	ldr	r1, [r2, #20]
 8003bb6:	7bfa      	ldrb	r2, [r7, #15]
 8003bb8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003bbc:	f102 0203 	add.w	r2, r2, #3
 8003bc0:	f04f 001f 	mov.w	r0, #31
 8003bc4:	fa00 f202 	lsl.w	r2, r0, r2
 8003bc8:	ea6f 0202 	mvn.w	r2, r2
 8003bcc:	400a      	ands	r2, r1
 8003bce:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6852      	ldr	r2, [r2, #4]
 8003bd8:	6951      	ldr	r1, [r2, #20]
 8003bda:	78fa      	ldrb	r2, [r7, #3]
 8003bdc:	f002 001f 	and.w	r0, r2, #31
 8003be0:	7bfa      	ldrb	r2, [r7, #15]
 8003be2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003be6:	f102 0203 	add.w	r2, r2, #3
 8003bea:	fa00 f202 	lsl.w	r2, r0, r2
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	615a      	str	r2, [r3, #20]
 8003bf2:	e05a      	b.n	8003caa <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
 8003bf6:	2b07      	cmp	r3, #7
 8003bf8:	d92a      	bls.n	8003c50 <IO004_EnableOutputDriver+0x118>
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
 8003bfc:	2b0b      	cmp	r3, #11
 8003bfe:	d827      	bhi.n	8003c50 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
 8003c02:	f1a3 0308 	sub.w	r3, r3, #8
 8003c06:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6852      	ldr	r2, [r2, #4]
 8003c10:	6991      	ldr	r1, [r2, #24]
 8003c12:	7bfa      	ldrb	r2, [r7, #15]
 8003c14:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003c18:	f102 0203 	add.w	r2, r2, #3
 8003c1c:	f04f 001f 	mov.w	r0, #31
 8003c20:	fa00 f202 	lsl.w	r2, r0, r2
 8003c24:	ea6f 0202 	mvn.w	r2, r2
 8003c28:	400a      	ands	r2, r1
 8003c2a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	6852      	ldr	r2, [r2, #4]
 8003c34:	6991      	ldr	r1, [r2, #24]
 8003c36:	78fa      	ldrb	r2, [r7, #3]
 8003c38:	f002 001f 	and.w	r0, r2, #31
 8003c3c:	7bfa      	ldrb	r2, [r7, #15]
 8003c3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003c42:	f102 0203 	add.w	r2, r2, #3
 8003c46:	fa00 f202 	lsl.w	r2, r0, r2
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	619a      	str	r2, [r3, #24]
 8003c4e:	e02c      	b.n	8003caa <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8003c50:	7bfb      	ldrb	r3, [r7, #15]
 8003c52:	2b0b      	cmp	r3, #11
 8003c54:	d929      	bls.n	8003caa <IO004_EnableOutputDriver+0x172>
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
 8003c58:	2b0f      	cmp	r3, #15
 8003c5a:	d826      	bhi.n	8003caa <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8003c5c:	7bfb      	ldrb	r3, [r7, #15]
 8003c5e:	f1a3 030c 	sub.w	r3, r3, #12
 8003c62:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6852      	ldr	r2, [r2, #4]
 8003c6c:	69d1      	ldr	r1, [r2, #28]
 8003c6e:	7bfa      	ldrb	r2, [r7, #15]
 8003c70:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003c74:	f102 0203 	add.w	r2, r2, #3
 8003c78:	f04f 001f 	mov.w	r0, #31
 8003c7c:	fa00 f202 	lsl.w	r2, r0, r2
 8003c80:	ea6f 0202 	mvn.w	r2, r2
 8003c84:	400a      	ands	r2, r1
 8003c86:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	6852      	ldr	r2, [r2, #4]
 8003c90:	69d1      	ldr	r1, [r2, #28]
 8003c92:	78fa      	ldrb	r2, [r7, #3]
 8003c94:	f002 001f 	and.w	r0, r2, #31
 8003c98:	7bfa      	ldrb	r2, [r7, #15]
 8003c9a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003c9e:	f102 0203 	add.w	r2, r2, #3
 8003ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8003caa:	f107 0714 	add.w	r7, r7, #20
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bc80      	pop	{r7}
 8003cb2:	4770      	bx	lr

08003cb4 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cc4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003cc8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8003cd0:	68ba      	ldr	r2, [r7, #8]
 8003cd2:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8003ce4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ce8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cec:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8003cee:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003cf2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003cf6:	68ba      	ldr	r2, [r7, #8]
 8003cf8:	60da      	str	r2, [r3, #12]
}
 8003cfa:	f107 0714 	add.w	r7, r7, #20
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bc80      	pop	{r7}
 8003d02:	4770      	bx	lr

08003d04 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8003d08:	f04f 0001 	mov.w	r0, #1
 8003d0c:	f7ff ffd2 	bl	8003cb4 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8003d10:	f000 f8ba 	bl	8003e88 <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8003d14:	f7ff fdec 	bl	80038f0 <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8003d18:	f000 fb3c 	bl	8004394 <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8003d1c:	f7fe fe20 	bl	8002960 <UART001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8003d20:	f7ff fb18 	bl	8003354 <SYSTM001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8003d24:	f000 f808 	bl	8003d38 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop

08003d2c <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8003d30:	f000 fb30 	bl	8004394 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop

08003d38 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8003d38:	b480      	push	{r7}
 8003d3a:	b087      	sub	sp, #28
 8003d3c:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8003d3e:	463b      	mov	r3, r7
 8003d40:	f04f 0200 	mov.w	r2, #0
 8003d44:	601a      	str	r2, [r3, #0]
 8003d46:	f103 0304 	add.w	r3, r3, #4
 8003d4a:	f04f 0200 	mov.w	r2, #0
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	f103 0304 	add.w	r3, r3, #4
 8003d54:	f04f 0200 	mov.w	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	f103 0304 	add.w	r3, r3, #4
 8003d5e:	f04f 0200 	mov.w	r2, #0
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	f103 0304 	add.w	r3, r3, #4
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	f103 0304 	add.w	r3, r3, #4
 8003d72:	f04f 0200 	mov.w	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	f04f 0300 	mov.w	r3, #0
 8003d82:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8003d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d88:	f003 030f 	and.w	r3, r3, #15
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 8003d90:	f04f 0300 	mov.w	r3, #0
 8003d94:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8003d98:	f04f 0200 	mov.w	r2, #0
 8003d9c:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8003da0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003da2:	f022 020f 	bic.w	r2, r2, #15
 8003da6:	641a      	str	r2, [r3, #64]	; 0x40
                        
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8003da8:	f04f 0300 	mov.w	r3, #0
 8003dac:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8003db8:	69d2      	ldr	r2, [r2, #28]
 8003dba:	f022 0207 	bic.w	r2, r2, #7
 8003dbe:	f042 0201 	orr.w	r2, r2, #1
 8003dc2:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
          
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x03000000);		/*    DPTR = 0,  SIZE = 3 */ 
 8003dc4:	f04f 0300 	mov.w	r3, #0
 8003dc8:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8003dcc:	f04f 0200 	mov.w	r2, #0
 8003dd0:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8003dd4:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8003dd8:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8003ddc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003de0:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8003de4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000008);		/*    DPTR = 8,  SIZE = 1 */ 
 8003de8:	f04f 0300 	mov.w	r3, #0
 8003dec:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8003df0:	f04f 0200 	mov.w	r2, #0
 8003df4:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8003df8:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8003dfc:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8003e00:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003e04:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003e08:	f042 0208 	orr.w	r2, r2, #8
 8003e0c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 8003e10:	f04f 0300 	mov.w	r3, #0
 8003e14:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	f002 010f 	and.w	r1, r2, #15
 8003e1e:	f04f 0200 	mov.w	r2, #0
 8003e22:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8003e26:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003e28:	f022 020f 	bic.w	r2, r2, #15
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.5 : PORT1_IOCR4_PC5_PCR and PORT1_IOCR4_PC5_OE */					   
 8003e30:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8003e34:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003e38:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8003e3c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003e40:	6952      	ldr	r2, [r2, #20]
 8003e42:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8003e46:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8003e4a:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR4, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P1.6 : PORT1_IOCR4_PC6_OE */					   
 8003e4c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8003e50:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003e54:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8003e58:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003e5c:	6952      	ldr	r2, [r2, #20]
 8003e5e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003e62:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR8, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.8 : PORT1_IOCR8_PC8_OE */					   
 8003e64:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8003e68:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003e6c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8003e70:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003e74:	6992      	ldr	r2, [r2, #24]
 8003e76:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e7a:	619a      	str	r2, [r3, #24]
					      
}
 8003e7c:	f107 071c 	add.w	r7, r7, #28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop

08003e88 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bc80      	pop	{r7}
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop

08003e94 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8003e9c:	f04f 0300 	mov.w	r3, #0
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	e007      	b.n	8003eb4 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	bf00      	nop
 8003eaa:	bf00      	nop
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f103 0301 	add.w	r3, r3, #1
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	68fa      	ldr	r2, [r7, #12]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d3f3      	bcc.n	8003ea4 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8003ebc:	f107 0714 	add.w	r7, r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bc80      	pop	{r7}
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop

08003ec8 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8003ece:	f04f 0301 	mov.w	r3, #1
 8003ed2:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8003ed4:	f244 7310 	movw	r3, #18192	; 0x4710
 8003ed8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	f04f 0302 	mov.w	r3, #2
 8003ee2:	f2c0 0301 	movt	r3, #1
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d002      	beq.n	8003ef2 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8003eec:	f04f 0300 	mov.w	r3, #0
 8003ef0:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8003ef2:	687b      	ldr	r3, [r7, #4]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f107 070c 	add.w	r7, r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bc80      	pop	{r7}
 8003efe:	4770      	bx	lr

08003f00 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8003f04:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8003f08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10b      	bne.n	8003f2e <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8003f16:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8003f1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f1e:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8003f22:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f26:	6852      	ldr	r2, [r2, #4]
 8003f28:	f042 0201 	orr.w	r2, r2, #1
 8003f2c:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8003f2e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003f32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00b      	beq.n	8003f58 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8003f40:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003f44:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f48:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8003f4c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f50:	6892      	ldr	r2, [r2, #8]
 8003f52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f56:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8003f58:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f5c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f60:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f64:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f68:	6852      	ldr	r2, [r2, #4]
 8003f6a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003f6e:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8003f70:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003f74:	f7ff ff8e 	bl	8003e94 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8003f78:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f80:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f84:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f88:	6852      	ldr	r2, [r2, #4]
 8003f8a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003f8e:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop

08003f94 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003f9a:	f04f 0301 	mov.w	r3, #1
 8003f9e:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8003fa0:	f244 7310 	movw	r3, #18192	; 0x4710
 8003fa4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fa8:	f244 7210 	movw	r2, #18192	; 0x4710
 8003fac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003fb0:	6852      	ldr	r2, [r2, #4]
 8003fb2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003fb6:	f022 0202 	bic.w	r2, r2, #2
 8003fba:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8003fbc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003fc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d054      	beq.n	8004078 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8003fce:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003fd2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fd6:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003fda:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003fde:	6852      	ldr	r2, [r2, #4]
 8003fe0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8003fe4:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8003fe6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003fea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fee:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003ff2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ff6:	6852      	ldr	r2, [r2, #4]
 8003ff8:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003ffc:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8003ffe:	f244 7310 	movw	r3, #18192	; 0x4710
 8004002:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004006:	f244 7210 	movw	r2, #18192	; 0x4710
 800400a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800400e:	68d2      	ldr	r2, [r2, #12]
 8004010:	f022 0201 	bic.w	r2, r2, #1
 8004014:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8004016:	f244 7310 	movw	r3, #18192	; 0x4710
 800401a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800401e:	f244 7210 	movw	r2, #18192	; 0x4710
 8004022:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004026:	6852      	ldr	r2, [r2, #4]
 8004028:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800402c:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 800402e:	f244 6350 	movw	r3, #18000	; 0x4650
 8004032:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8004034:	f04f 000a 	mov.w	r0, #10
 8004038:	f7ff ff2c 	bl	8003e94 <CLK001_Delay>
        timeout_count--;
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004042:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8004044:	f244 7310 	movw	r3, #18192	; 0x4710
 8004048:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8004052:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8004056:	d002      	beq.n	800405e <CLK001_SetMainPLLClkSrc+0xca>
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1ea      	bne.n	8004034 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 800405e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004062:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800406c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8004070:	d002      	beq.n	8004078 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8004072:	f04f 0300 	mov.w	r3, #0
 8004076:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8004078:	687b      	ldr	r3, [r7, #4]
}
 800407a:	4618      	mov	r0, r3
 800407c:	f107 0708 	add.w	r7, r7, #8
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 800408a:	f04f 0301 	mov.w	r3, #1
 800408e:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8004090:	f244 7310 	movw	r3, #18192	; 0x4710
 8004094:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f040 8097 	bne.w	80041d2 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80040a4:	f640 0334 	movw	r3, #2100	; 0x834
 80040a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040ac:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80040b0:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80040b4:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 80040b6:	f640 0334 	movw	r3, #2100	; 0x834
 80040ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	f649 7381 	movw	r3, #40833	; 0x9f81
 80040c4:	f2c1 635e 	movt	r3, #5726	; 0x165e
 80040c8:	fba3 1302 	umull	r1, r3, r3, r2
 80040cc:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80040d0:	f103 32ff 	add.w	r2, r3, #4294967295
 80040d4:	f640 0338 	movw	r3, #2104	; 0x838
 80040d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040dc:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 80040de:	f244 7310 	movw	r3, #18192	; 0x4710
 80040e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80040e6:	f244 7210 	movw	r2, #18192	; 0x4710
 80040ea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80040ee:	6852      	ldr	r2, [r2, #4]
 80040f0:	f042 0201 	orr.w	r2, r2, #1
 80040f4:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 80040f6:	f244 7310 	movw	r3, #18192	; 0x4710
 80040fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80040fe:	f244 7210 	movw	r2, #18192	; 0x4710
 8004102:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004106:	6852      	ldr	r2, [r2, #4]
 8004108:	f042 0210 	orr.w	r2, r2, #16
 800410c:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800410e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004112:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8004116:	f640 0238 	movw	r2, #2104	; 0x838
 800411a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800411e:	6812      	ldr	r2, [r2, #0]
 8004120:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8004124:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8004128:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800412a:	f244 7310 	movw	r3, #18192	; 0x4710
 800412e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004132:	f244 7210 	movw	r2, #18192	; 0x4710
 8004136:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800413a:	6852      	ldr	r2, [r2, #4]
 800413c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004140:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8004142:	f244 7310 	movw	r3, #18192	; 0x4710
 8004146:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800414a:	f244 7210 	movw	r2, #18192	; 0x4710
 800414e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004152:	6852      	ldr	r2, [r2, #4]
 8004154:	f022 0210 	bic.w	r2, r2, #16
 8004158:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 800415a:	f244 7310 	movw	r3, #18192	; 0x4710
 800415e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004162:	f244 7210 	movw	r2, #18192	; 0x4710
 8004166:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800416a:	6852      	ldr	r2, [r2, #4]
 800416c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004170:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8004172:	f244 6350 	movw	r3, #18000	; 0x4650
 8004176:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8004178:	f04f 000a 	mov.w	r0, #10
 800417c:	f7ff fe8a 	bl	8003e94 <CLK001_Delay>
        timeout_count--;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	f103 33ff 	add.w	r3, r3, #4294967295
 8004186:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8004188:	f244 7310 	movw	r3, #18192	; 0x4710
 800418c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8004196:	2b00      	cmp	r3, #0
 8004198:	d102      	bne.n	80041a0 <CLK001_ConfigMainPLL+0x11c>
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1eb      	bne.n	8004178 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 80041a0:	f244 7310 	movw	r3, #18192	; 0x4710
 80041a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0304 	and.w	r3, r3, #4
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00c      	beq.n	80041cc <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80041b2:	f244 7310 	movw	r3, #18192	; 0x4710
 80041b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041ba:	f244 7210 	movw	r2, #18192	; 0x4710
 80041be:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80041c2:	6852      	ldr	r2, [r2, #4]
 80041c4:	f022 0201 	bic.w	r2, r2, #1
 80041c8:	605a      	str	r2, [r3, #4]
 80041ca:	e002      	b.n	80041d2 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 80041cc:	f04f 0300 	mov.w	r3, #0
 80041d0:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 80041d2:	687b      	ldr	r3, [r7, #4]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	f107 0708 	add.w	r7, r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop

080041e0 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80041e6:	f04f 0301 	mov.w	r3, #1
 80041ea:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80041ec:	f244 7310 	movw	r3, #18192	; 0x4710
 80041f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041f4:	f244 7210 	movw	r2, #18192	; 0x4710
 80041f8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80041fc:	6852      	ldr	r2, [r2, #4]
 80041fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004202:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8004204:	f640 0334 	movw	r3, #2100	; 0x834
 8004208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800420c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004210:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8004214:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8004216:	f04f 0064 	mov.w	r0, #100	; 0x64
 800421a:	f7ff fe3b 	bl	8003e94 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 800421e:	f640 0334 	movw	r3, #2100	; 0x834
 8004222:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	ea4f 2213 	mov.w	r2, r3, lsr #8
 800422c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8004230:	f2c0 131e 	movt	r3, #286	; 0x11e
 8004234:	fba3 1302 	umull	r1, r3, r3, r2
 8004238:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800423c:	f103 32ff 	add.w	r2, r3, #4294967295
 8004240:	f640 0338 	movw	r3, #2104	; 0x838
 8004244:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004248:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800424a:	f244 7310 	movw	r3, #18192	; 0x4710
 800424e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8004252:	f640 0238 	movw	r2, #2104	; 0x838
 8004256:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800425a:	6812      	ldr	r2, [r2, #0]
 800425c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8004260:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8004264:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8004266:	f04f 0064 	mov.w	r0, #100	; 0x64
 800426a:	f7ff fe13 	bl	8003e94 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 800426e:	f640 0334 	movw	r3, #2100	; 0x834
 8004272:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800427c:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8004280:	f2c0 03be 	movt	r3, #190	; 0xbe
 8004284:	fba3 1302 	umull	r1, r3, r3, r2
 8004288:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800428c:	f103 32ff 	add.w	r2, r3, #4294967295
 8004290:	f640 0338 	movw	r3, #2104	; 0x838
 8004294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004298:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800429a:	f244 7310 	movw	r3, #18192	; 0x4710
 800429e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 80042a2:	f640 0238 	movw	r2, #2104	; 0x838
 80042a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80042aa:	6812      	ldr	r2, [r2, #0]
 80042ac:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80042b0:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80042b4:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 80042b6:	f04f 0096 	mov.w	r0, #150	; 0x96
 80042ba:	f7ff fdeb 	bl	8003e94 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80042be:	f244 7310 	movw	r3, #18192	; 0x4710
 80042c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80042c6:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 80042ca:	f2c0 0203 	movt	r2, #3
 80042ce:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80042d0:	f244 7310 	movw	r3, #18192	; 0x4710
 80042d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80042de:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d11e      	bne.n	8004324 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80042e6:	f244 7310 	movw	r3, #18192	; 0x4710
 80042ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80042f4:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80042f8:	2b27      	cmp	r3, #39	; 0x27
 80042fa:	d113      	bne.n	8004324 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80042fc:	f244 7310 	movw	r3, #18192	; 0x4710
 8004300:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10a      	bne.n	8004324 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 800430e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004312:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800431c:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8004320:	2b03      	cmp	r3, #3
 8004322:	d002      	beq.n	800432a <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 800432a:	f244 1360 	movw	r3, #16736	; 0x4160
 800432e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004332:	f04f 0205 	mov.w	r2, #5
 8004336:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8004338:	687b      	ldr	r3, [r7, #4]
}
 800433a:	4618      	mov	r0, r3
 800433c:	f107 0708 	add.w	r7, r7, #8
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 800434a:	f04f 0301 	mov.w	r3, #1
 800434e:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8004350:	f7ff fdd6 	bl	8003f00 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8004354:	f04f 0064 	mov.w	r0, #100	; 0x64
 8004358:	f7ff fd9c 	bl	8003e94 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 800435c:	f7ff fe1a 	bl	8003f94 <CLK001_SetMainPLLClkSrc>
 8004360:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8004362:	f7ff fe8f 	bl	8004084 <CLK001_ConfigMainPLL>
 8004366:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8004368:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800436c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004370:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8004374:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004378:	68d2      	ldr	r2, [r2, #12]
 800437a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800437e:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8004380:	f7ff ff2e 	bl	80041e0 <CLK001_FreqStepupMainPLL>
 8004384:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8004386:	687b      	ldr	r3, [r7, #4]
}
 8004388:	4618      	mov	r0, r3
 800438a:	f107 0708 	add.w	r7, r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop

08004394 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 800439a:	f04f 0300 	mov.w	r3, #0
 800439e:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 80043a0:	f7ff fd92 	bl	8003ec8 <CLK001_SysClk_Valid>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d105      	bne.n	80043b6 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 80043aa:	f7ff ffcb 	bl	8004344 <CLK001_SysClk_Init>
 80043ae:	4603      	mov	r3, r0
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 80043b6:	f7fc fbe1 	bl	8000b7c <SystemCoreClockUpdate>
}
 80043ba:	f107 0708 	add.w	r7, r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop

080043c4 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 80043c8:	f04f 0300 	mov.w	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr

080043d4 <__aeabi_drsub>:
 80043d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80043d8:	e002      	b.n	80043e0 <__adddf3>
 80043da:	bf00      	nop

080043dc <__aeabi_dsub>:
 80043dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080043e0 <__adddf3>:
 80043e0:	b530      	push	{r4, r5, lr}
 80043e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80043e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80043ea:	ea94 0f05 	teq	r4, r5
 80043ee:	bf08      	it	eq
 80043f0:	ea90 0f02 	teqeq	r0, r2
 80043f4:	bf1f      	itttt	ne
 80043f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80043fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80043fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8004402:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004406:	f000 80e2 	beq.w	80045ce <__adddf3+0x1ee>
 800440a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800440e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8004412:	bfb8      	it	lt
 8004414:	426d      	neglt	r5, r5
 8004416:	dd0c      	ble.n	8004432 <__adddf3+0x52>
 8004418:	442c      	add	r4, r5
 800441a:	ea80 0202 	eor.w	r2, r0, r2
 800441e:	ea81 0303 	eor.w	r3, r1, r3
 8004422:	ea82 0000 	eor.w	r0, r2, r0
 8004426:	ea83 0101 	eor.w	r1, r3, r1
 800442a:	ea80 0202 	eor.w	r2, r0, r2
 800442e:	ea81 0303 	eor.w	r3, r1, r3
 8004432:	2d36      	cmp	r5, #54	; 0x36
 8004434:	bf88      	it	hi
 8004436:	bd30      	pophi	{r4, r5, pc}
 8004438:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800443c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004440:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8004444:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8004448:	d002      	beq.n	8004450 <__adddf3+0x70>
 800444a:	4240      	negs	r0, r0
 800444c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004450:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8004454:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004458:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800445c:	d002      	beq.n	8004464 <__adddf3+0x84>
 800445e:	4252      	negs	r2, r2
 8004460:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004464:	ea94 0f05 	teq	r4, r5
 8004468:	f000 80a7 	beq.w	80045ba <__adddf3+0x1da>
 800446c:	f1a4 0401 	sub.w	r4, r4, #1
 8004470:	f1d5 0e20 	rsbs	lr, r5, #32
 8004474:	db0d      	blt.n	8004492 <__adddf3+0xb2>
 8004476:	fa02 fc0e 	lsl.w	ip, r2, lr
 800447a:	fa22 f205 	lsr.w	r2, r2, r5
 800447e:	1880      	adds	r0, r0, r2
 8004480:	f141 0100 	adc.w	r1, r1, #0
 8004484:	fa03 f20e 	lsl.w	r2, r3, lr
 8004488:	1880      	adds	r0, r0, r2
 800448a:	fa43 f305 	asr.w	r3, r3, r5
 800448e:	4159      	adcs	r1, r3
 8004490:	e00e      	b.n	80044b0 <__adddf3+0xd0>
 8004492:	f1a5 0520 	sub.w	r5, r5, #32
 8004496:	f10e 0e20 	add.w	lr, lr, #32
 800449a:	2a01      	cmp	r2, #1
 800449c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80044a0:	bf28      	it	cs
 80044a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80044a6:	fa43 f305 	asr.w	r3, r3, r5
 80044aa:	18c0      	adds	r0, r0, r3
 80044ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80044b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80044b4:	d507      	bpl.n	80044c6 <__adddf3+0xe6>
 80044b6:	f04f 0e00 	mov.w	lr, #0
 80044ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80044be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80044c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80044c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80044ca:	d31b      	bcc.n	8004504 <__adddf3+0x124>
 80044cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80044d0:	d30c      	bcc.n	80044ec <__adddf3+0x10c>
 80044d2:	0849      	lsrs	r1, r1, #1
 80044d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80044d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80044dc:	f104 0401 	add.w	r4, r4, #1
 80044e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80044e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80044e8:	f080 809a 	bcs.w	8004620 <__adddf3+0x240>
 80044ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80044f0:	bf08      	it	eq
 80044f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80044f6:	f150 0000 	adcs.w	r0, r0, #0
 80044fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80044fe:	ea41 0105 	orr.w	r1, r1, r5
 8004502:	bd30      	pop	{r4, r5, pc}
 8004504:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8004508:	4140      	adcs	r0, r0
 800450a:	eb41 0101 	adc.w	r1, r1, r1
 800450e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004512:	f1a4 0401 	sub.w	r4, r4, #1
 8004516:	d1e9      	bne.n	80044ec <__adddf3+0x10c>
 8004518:	f091 0f00 	teq	r1, #0
 800451c:	bf04      	itt	eq
 800451e:	4601      	moveq	r1, r0
 8004520:	2000      	moveq	r0, #0
 8004522:	fab1 f381 	clz	r3, r1
 8004526:	bf08      	it	eq
 8004528:	3320      	addeq	r3, #32
 800452a:	f1a3 030b 	sub.w	r3, r3, #11
 800452e:	f1b3 0220 	subs.w	r2, r3, #32
 8004532:	da0c      	bge.n	800454e <__adddf3+0x16e>
 8004534:	320c      	adds	r2, #12
 8004536:	dd08      	ble.n	800454a <__adddf3+0x16a>
 8004538:	f102 0c14 	add.w	ip, r2, #20
 800453c:	f1c2 020c 	rsb	r2, r2, #12
 8004540:	fa01 f00c 	lsl.w	r0, r1, ip
 8004544:	fa21 f102 	lsr.w	r1, r1, r2
 8004548:	e00c      	b.n	8004564 <__adddf3+0x184>
 800454a:	f102 0214 	add.w	r2, r2, #20
 800454e:	bfd8      	it	le
 8004550:	f1c2 0c20 	rsble	ip, r2, #32
 8004554:	fa01 f102 	lsl.w	r1, r1, r2
 8004558:	fa20 fc0c 	lsr.w	ip, r0, ip
 800455c:	bfdc      	itt	le
 800455e:	ea41 010c 	orrle.w	r1, r1, ip
 8004562:	4090      	lslle	r0, r2
 8004564:	1ae4      	subs	r4, r4, r3
 8004566:	bfa2      	ittt	ge
 8004568:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800456c:	4329      	orrge	r1, r5
 800456e:	bd30      	popge	{r4, r5, pc}
 8004570:	ea6f 0404 	mvn.w	r4, r4
 8004574:	3c1f      	subs	r4, #31
 8004576:	da1c      	bge.n	80045b2 <__adddf3+0x1d2>
 8004578:	340c      	adds	r4, #12
 800457a:	dc0e      	bgt.n	800459a <__adddf3+0x1ba>
 800457c:	f104 0414 	add.w	r4, r4, #20
 8004580:	f1c4 0220 	rsb	r2, r4, #32
 8004584:	fa20 f004 	lsr.w	r0, r0, r4
 8004588:	fa01 f302 	lsl.w	r3, r1, r2
 800458c:	ea40 0003 	orr.w	r0, r0, r3
 8004590:	fa21 f304 	lsr.w	r3, r1, r4
 8004594:	ea45 0103 	orr.w	r1, r5, r3
 8004598:	bd30      	pop	{r4, r5, pc}
 800459a:	f1c4 040c 	rsb	r4, r4, #12
 800459e:	f1c4 0220 	rsb	r2, r4, #32
 80045a2:	fa20 f002 	lsr.w	r0, r0, r2
 80045a6:	fa01 f304 	lsl.w	r3, r1, r4
 80045aa:	ea40 0003 	orr.w	r0, r0, r3
 80045ae:	4629      	mov	r1, r5
 80045b0:	bd30      	pop	{r4, r5, pc}
 80045b2:	fa21 f004 	lsr.w	r0, r1, r4
 80045b6:	4629      	mov	r1, r5
 80045b8:	bd30      	pop	{r4, r5, pc}
 80045ba:	f094 0f00 	teq	r4, #0
 80045be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80045c2:	bf06      	itte	eq
 80045c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80045c8:	3401      	addeq	r4, #1
 80045ca:	3d01      	subne	r5, #1
 80045cc:	e74e      	b.n	800446c <__adddf3+0x8c>
 80045ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80045d2:	bf18      	it	ne
 80045d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80045d8:	d029      	beq.n	800462e <__adddf3+0x24e>
 80045da:	ea94 0f05 	teq	r4, r5
 80045de:	bf08      	it	eq
 80045e0:	ea90 0f02 	teqeq	r0, r2
 80045e4:	d005      	beq.n	80045f2 <__adddf3+0x212>
 80045e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80045ea:	bf04      	itt	eq
 80045ec:	4619      	moveq	r1, r3
 80045ee:	4610      	moveq	r0, r2
 80045f0:	bd30      	pop	{r4, r5, pc}
 80045f2:	ea91 0f03 	teq	r1, r3
 80045f6:	bf1e      	ittt	ne
 80045f8:	2100      	movne	r1, #0
 80045fa:	2000      	movne	r0, #0
 80045fc:	bd30      	popne	{r4, r5, pc}
 80045fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8004602:	d105      	bne.n	8004610 <__adddf3+0x230>
 8004604:	0040      	lsls	r0, r0, #1
 8004606:	4149      	adcs	r1, r1
 8004608:	bf28      	it	cs
 800460a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800460e:	bd30      	pop	{r4, r5, pc}
 8004610:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8004614:	bf3c      	itt	cc
 8004616:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800461a:	bd30      	popcc	{r4, r5, pc}
 800461c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004620:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8004624:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004628:	f04f 0000 	mov.w	r0, #0
 800462c:	bd30      	pop	{r4, r5, pc}
 800462e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004632:	bf1a      	itte	ne
 8004634:	4619      	movne	r1, r3
 8004636:	4610      	movne	r0, r2
 8004638:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800463c:	bf1c      	itt	ne
 800463e:	460b      	movne	r3, r1
 8004640:	4602      	movne	r2, r0
 8004642:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004646:	bf06      	itte	eq
 8004648:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800464c:	ea91 0f03 	teqeq	r1, r3
 8004650:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8004654:	bd30      	pop	{r4, r5, pc}
 8004656:	bf00      	nop

08004658 <__aeabi_ui2d>:
 8004658:	f090 0f00 	teq	r0, #0
 800465c:	bf04      	itt	eq
 800465e:	2100      	moveq	r1, #0
 8004660:	4770      	bxeq	lr
 8004662:	b530      	push	{r4, r5, lr}
 8004664:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004668:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800466c:	f04f 0500 	mov.w	r5, #0
 8004670:	f04f 0100 	mov.w	r1, #0
 8004674:	e750      	b.n	8004518 <__adddf3+0x138>
 8004676:	bf00      	nop

08004678 <__aeabi_i2d>:
 8004678:	f090 0f00 	teq	r0, #0
 800467c:	bf04      	itt	eq
 800467e:	2100      	moveq	r1, #0
 8004680:	4770      	bxeq	lr
 8004682:	b530      	push	{r4, r5, lr}
 8004684:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004688:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800468c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8004690:	bf48      	it	mi
 8004692:	4240      	negmi	r0, r0
 8004694:	f04f 0100 	mov.w	r1, #0
 8004698:	e73e      	b.n	8004518 <__adddf3+0x138>
 800469a:	bf00      	nop

0800469c <__aeabi_f2d>:
 800469c:	0042      	lsls	r2, r0, #1
 800469e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80046a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80046a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80046aa:	bf1f      	itttt	ne
 80046ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80046b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80046b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80046b8:	4770      	bxne	lr
 80046ba:	f092 0f00 	teq	r2, #0
 80046be:	bf14      	ite	ne
 80046c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80046c4:	4770      	bxeq	lr
 80046c6:	b530      	push	{r4, r5, lr}
 80046c8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80046cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80046d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80046d4:	e720      	b.n	8004518 <__adddf3+0x138>
 80046d6:	bf00      	nop

080046d8 <__aeabi_ul2d>:
 80046d8:	ea50 0201 	orrs.w	r2, r0, r1
 80046dc:	bf08      	it	eq
 80046de:	4770      	bxeq	lr
 80046e0:	b530      	push	{r4, r5, lr}
 80046e2:	f04f 0500 	mov.w	r5, #0
 80046e6:	e00a      	b.n	80046fe <__aeabi_l2d+0x16>

080046e8 <__aeabi_l2d>:
 80046e8:	ea50 0201 	orrs.w	r2, r0, r1
 80046ec:	bf08      	it	eq
 80046ee:	4770      	bxeq	lr
 80046f0:	b530      	push	{r4, r5, lr}
 80046f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80046f6:	d502      	bpl.n	80046fe <__aeabi_l2d+0x16>
 80046f8:	4240      	negs	r0, r0
 80046fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80046fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004702:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004706:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800470a:	f43f aedc 	beq.w	80044c6 <__adddf3+0xe6>
 800470e:	f04f 0203 	mov.w	r2, #3
 8004712:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004716:	bf18      	it	ne
 8004718:	3203      	addne	r2, #3
 800471a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800471e:	bf18      	it	ne
 8004720:	3203      	addne	r2, #3
 8004722:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8004726:	f1c2 0320 	rsb	r3, r2, #32
 800472a:	fa00 fc03 	lsl.w	ip, r0, r3
 800472e:	fa20 f002 	lsr.w	r0, r0, r2
 8004732:	fa01 fe03 	lsl.w	lr, r1, r3
 8004736:	ea40 000e 	orr.w	r0, r0, lr
 800473a:	fa21 f102 	lsr.w	r1, r1, r2
 800473e:	4414      	add	r4, r2
 8004740:	e6c1      	b.n	80044c6 <__adddf3+0xe6>
 8004742:	bf00      	nop

08004744 <__aeabi_dmul>:
 8004744:	b570      	push	{r4, r5, r6, lr}
 8004746:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800474a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800474e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004752:	bf1d      	ittte	ne
 8004754:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004758:	ea94 0f0c 	teqne	r4, ip
 800475c:	ea95 0f0c 	teqne	r5, ip
 8004760:	f000 f8de 	bleq	8004920 <__aeabi_dmul+0x1dc>
 8004764:	442c      	add	r4, r5
 8004766:	ea81 0603 	eor.w	r6, r1, r3
 800476a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800476e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8004772:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8004776:	bf18      	it	ne
 8004778:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800477c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004780:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004784:	d038      	beq.n	80047f8 <__aeabi_dmul+0xb4>
 8004786:	fba0 ce02 	umull	ip, lr, r0, r2
 800478a:	f04f 0500 	mov.w	r5, #0
 800478e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004792:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8004796:	fbe0 e503 	umlal	lr, r5, r0, r3
 800479a:	f04f 0600 	mov.w	r6, #0
 800479e:	fbe1 5603 	umlal	r5, r6, r1, r3
 80047a2:	f09c 0f00 	teq	ip, #0
 80047a6:	bf18      	it	ne
 80047a8:	f04e 0e01 	orrne.w	lr, lr, #1
 80047ac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80047b0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80047b4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80047b8:	d204      	bcs.n	80047c4 <__aeabi_dmul+0x80>
 80047ba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80047be:	416d      	adcs	r5, r5
 80047c0:	eb46 0606 	adc.w	r6, r6, r6
 80047c4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80047c8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80047cc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80047d0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80047d4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80047d8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80047dc:	bf88      	it	hi
 80047de:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80047e2:	d81e      	bhi.n	8004822 <__aeabi_dmul+0xde>
 80047e4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80047e8:	bf08      	it	eq
 80047ea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80047ee:	f150 0000 	adcs.w	r0, r0, #0
 80047f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80047f6:	bd70      	pop	{r4, r5, r6, pc}
 80047f8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80047fc:	ea46 0101 	orr.w	r1, r6, r1
 8004800:	ea40 0002 	orr.w	r0, r0, r2
 8004804:	ea81 0103 	eor.w	r1, r1, r3
 8004808:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800480c:	bfc2      	ittt	gt
 800480e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004816:	bd70      	popgt	{r4, r5, r6, pc}
 8004818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800481c:	f04f 0e00 	mov.w	lr, #0
 8004820:	3c01      	subs	r4, #1
 8004822:	f300 80ab 	bgt.w	800497c <__aeabi_dmul+0x238>
 8004826:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800482a:	bfde      	ittt	le
 800482c:	2000      	movle	r0, #0
 800482e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8004832:	bd70      	pople	{r4, r5, r6, pc}
 8004834:	f1c4 0400 	rsb	r4, r4, #0
 8004838:	3c20      	subs	r4, #32
 800483a:	da35      	bge.n	80048a8 <__aeabi_dmul+0x164>
 800483c:	340c      	adds	r4, #12
 800483e:	dc1b      	bgt.n	8004878 <__aeabi_dmul+0x134>
 8004840:	f104 0414 	add.w	r4, r4, #20
 8004844:	f1c4 0520 	rsb	r5, r4, #32
 8004848:	fa00 f305 	lsl.w	r3, r0, r5
 800484c:	fa20 f004 	lsr.w	r0, r0, r4
 8004850:	fa01 f205 	lsl.w	r2, r1, r5
 8004854:	ea40 0002 	orr.w	r0, r0, r2
 8004858:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800485c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004860:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004864:	fa21 f604 	lsr.w	r6, r1, r4
 8004868:	eb42 0106 	adc.w	r1, r2, r6
 800486c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004870:	bf08      	it	eq
 8004872:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004876:	bd70      	pop	{r4, r5, r6, pc}
 8004878:	f1c4 040c 	rsb	r4, r4, #12
 800487c:	f1c4 0520 	rsb	r5, r4, #32
 8004880:	fa00 f304 	lsl.w	r3, r0, r4
 8004884:	fa20 f005 	lsr.w	r0, r0, r5
 8004888:	fa01 f204 	lsl.w	r2, r1, r4
 800488c:	ea40 0002 	orr.w	r0, r0, r2
 8004890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004894:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004898:	f141 0100 	adc.w	r1, r1, #0
 800489c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80048a0:	bf08      	it	eq
 80048a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80048a6:	bd70      	pop	{r4, r5, r6, pc}
 80048a8:	f1c4 0520 	rsb	r5, r4, #32
 80048ac:	fa00 f205 	lsl.w	r2, r0, r5
 80048b0:	ea4e 0e02 	orr.w	lr, lr, r2
 80048b4:	fa20 f304 	lsr.w	r3, r0, r4
 80048b8:	fa01 f205 	lsl.w	r2, r1, r5
 80048bc:	ea43 0302 	orr.w	r3, r3, r2
 80048c0:	fa21 f004 	lsr.w	r0, r1, r4
 80048c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80048c8:	fa21 f204 	lsr.w	r2, r1, r4
 80048cc:	ea20 0002 	bic.w	r0, r0, r2
 80048d0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80048d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80048d8:	bf08      	it	eq
 80048da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80048de:	bd70      	pop	{r4, r5, r6, pc}
 80048e0:	f094 0f00 	teq	r4, #0
 80048e4:	d10f      	bne.n	8004906 <__aeabi_dmul+0x1c2>
 80048e6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80048ea:	0040      	lsls	r0, r0, #1
 80048ec:	eb41 0101 	adc.w	r1, r1, r1
 80048f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80048f4:	bf08      	it	eq
 80048f6:	3c01      	subeq	r4, #1
 80048f8:	d0f7      	beq.n	80048ea <__aeabi_dmul+0x1a6>
 80048fa:	ea41 0106 	orr.w	r1, r1, r6
 80048fe:	f095 0f00 	teq	r5, #0
 8004902:	bf18      	it	ne
 8004904:	4770      	bxne	lr
 8004906:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800490a:	0052      	lsls	r2, r2, #1
 800490c:	eb43 0303 	adc.w	r3, r3, r3
 8004910:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004914:	bf08      	it	eq
 8004916:	3d01      	subeq	r5, #1
 8004918:	d0f7      	beq.n	800490a <__aeabi_dmul+0x1c6>
 800491a:	ea43 0306 	orr.w	r3, r3, r6
 800491e:	4770      	bx	lr
 8004920:	ea94 0f0c 	teq	r4, ip
 8004924:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004928:	bf18      	it	ne
 800492a:	ea95 0f0c 	teqne	r5, ip
 800492e:	d00c      	beq.n	800494a <__aeabi_dmul+0x206>
 8004930:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004934:	bf18      	it	ne
 8004936:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800493a:	d1d1      	bne.n	80048e0 <__aeabi_dmul+0x19c>
 800493c:	ea81 0103 	eor.w	r1, r1, r3
 8004940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004944:	f04f 0000 	mov.w	r0, #0
 8004948:	bd70      	pop	{r4, r5, r6, pc}
 800494a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800494e:	bf06      	itte	eq
 8004950:	4610      	moveq	r0, r2
 8004952:	4619      	moveq	r1, r3
 8004954:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004958:	d019      	beq.n	800498e <__aeabi_dmul+0x24a>
 800495a:	ea94 0f0c 	teq	r4, ip
 800495e:	d102      	bne.n	8004966 <__aeabi_dmul+0x222>
 8004960:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8004964:	d113      	bne.n	800498e <__aeabi_dmul+0x24a>
 8004966:	ea95 0f0c 	teq	r5, ip
 800496a:	d105      	bne.n	8004978 <__aeabi_dmul+0x234>
 800496c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8004970:	bf1c      	itt	ne
 8004972:	4610      	movne	r0, r2
 8004974:	4619      	movne	r1, r3
 8004976:	d10a      	bne.n	800498e <__aeabi_dmul+0x24a>
 8004978:	ea81 0103 	eor.w	r1, r1, r3
 800497c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004980:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004984:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004988:	f04f 0000 	mov.w	r0, #0
 800498c:	bd70      	pop	{r4, r5, r6, pc}
 800498e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004992:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8004996:	bd70      	pop	{r4, r5, r6, pc}

08004998 <__aeabi_ddiv>:
 8004998:	b570      	push	{r4, r5, r6, lr}
 800499a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800499e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80049a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80049a6:	bf1d      	ittte	ne
 80049a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80049ac:	ea94 0f0c 	teqne	r4, ip
 80049b0:	ea95 0f0c 	teqne	r5, ip
 80049b4:	f000 f8a7 	bleq	8004b06 <__aeabi_ddiv+0x16e>
 80049b8:	eba4 0405 	sub.w	r4, r4, r5
 80049bc:	ea81 0e03 	eor.w	lr, r1, r3
 80049c0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80049c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80049c8:	f000 8088 	beq.w	8004adc <__aeabi_ddiv+0x144>
 80049cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80049d0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80049d4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80049d8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80049dc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80049e0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80049e4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80049e8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80049ec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80049f0:	429d      	cmp	r5, r3
 80049f2:	bf08      	it	eq
 80049f4:	4296      	cmpeq	r6, r2
 80049f6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80049fa:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80049fe:	d202      	bcs.n	8004a06 <__aeabi_ddiv+0x6e>
 8004a00:	085b      	lsrs	r3, r3, #1
 8004a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a06:	1ab6      	subs	r6, r6, r2
 8004a08:	eb65 0503 	sbc.w	r5, r5, r3
 8004a0c:	085b      	lsrs	r3, r3, #1
 8004a0e:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a12:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004a16:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8004a1a:	ebb6 0e02 	subs.w	lr, r6, r2
 8004a1e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004a22:	bf22      	ittt	cs
 8004a24:	1ab6      	subcs	r6, r6, r2
 8004a26:	4675      	movcs	r5, lr
 8004a28:	ea40 000c 	orrcs.w	r0, r0, ip
 8004a2c:	085b      	lsrs	r3, r3, #1
 8004a2e:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a32:	ebb6 0e02 	subs.w	lr, r6, r2
 8004a36:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004a3a:	bf22      	ittt	cs
 8004a3c:	1ab6      	subcs	r6, r6, r2
 8004a3e:	4675      	movcs	r5, lr
 8004a40:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8004a44:	085b      	lsrs	r3, r3, #1
 8004a46:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a4a:	ebb6 0e02 	subs.w	lr, r6, r2
 8004a4e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004a52:	bf22      	ittt	cs
 8004a54:	1ab6      	subcs	r6, r6, r2
 8004a56:	4675      	movcs	r5, lr
 8004a58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004a5c:	085b      	lsrs	r3, r3, #1
 8004a5e:	ea4f 0232 	mov.w	r2, r2, rrx
 8004a62:	ebb6 0e02 	subs.w	lr, r6, r2
 8004a66:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004a6a:	bf22      	ittt	cs
 8004a6c:	1ab6      	subcs	r6, r6, r2
 8004a6e:	4675      	movcs	r5, lr
 8004a70:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004a74:	ea55 0e06 	orrs.w	lr, r5, r6
 8004a78:	d018      	beq.n	8004aac <__aeabi_ddiv+0x114>
 8004a7a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8004a7e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8004a82:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8004a86:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004a8a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004a8e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004a92:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8004a96:	d1c0      	bne.n	8004a1a <__aeabi_ddiv+0x82>
 8004a98:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004a9c:	d10b      	bne.n	8004ab6 <__aeabi_ddiv+0x11e>
 8004a9e:	ea41 0100 	orr.w	r1, r1, r0
 8004aa2:	f04f 0000 	mov.w	r0, #0
 8004aa6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8004aaa:	e7b6      	b.n	8004a1a <__aeabi_ddiv+0x82>
 8004aac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004ab0:	bf04      	itt	eq
 8004ab2:	4301      	orreq	r1, r0
 8004ab4:	2000      	moveq	r0, #0
 8004ab6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004aba:	bf88      	it	hi
 8004abc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004ac0:	f63f aeaf 	bhi.w	8004822 <__aeabi_dmul+0xde>
 8004ac4:	ebb5 0c03 	subs.w	ip, r5, r3
 8004ac8:	bf04      	itt	eq
 8004aca:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004ace:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004ad2:	f150 0000 	adcs.w	r0, r0, #0
 8004ad6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004ada:	bd70      	pop	{r4, r5, r6, pc}
 8004adc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8004ae0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004ae4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8004ae8:	bfc2      	ittt	gt
 8004aea:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004aee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004af2:	bd70      	popgt	{r4, r5, r6, pc}
 8004af4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004af8:	f04f 0e00 	mov.w	lr, #0
 8004afc:	3c01      	subs	r4, #1
 8004afe:	e690      	b.n	8004822 <__aeabi_dmul+0xde>
 8004b00:	ea45 0e06 	orr.w	lr, r5, r6
 8004b04:	e68d      	b.n	8004822 <__aeabi_dmul+0xde>
 8004b06:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004b0a:	ea94 0f0c 	teq	r4, ip
 8004b0e:	bf08      	it	eq
 8004b10:	ea95 0f0c 	teqeq	r5, ip
 8004b14:	f43f af3b 	beq.w	800498e <__aeabi_dmul+0x24a>
 8004b18:	ea94 0f0c 	teq	r4, ip
 8004b1c:	d10a      	bne.n	8004b34 <__aeabi_ddiv+0x19c>
 8004b1e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004b22:	f47f af34 	bne.w	800498e <__aeabi_dmul+0x24a>
 8004b26:	ea95 0f0c 	teq	r5, ip
 8004b2a:	f47f af25 	bne.w	8004978 <__aeabi_dmul+0x234>
 8004b2e:	4610      	mov	r0, r2
 8004b30:	4619      	mov	r1, r3
 8004b32:	e72c      	b.n	800498e <__aeabi_dmul+0x24a>
 8004b34:	ea95 0f0c 	teq	r5, ip
 8004b38:	d106      	bne.n	8004b48 <__aeabi_ddiv+0x1b0>
 8004b3a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004b3e:	f43f aefd 	beq.w	800493c <__aeabi_dmul+0x1f8>
 8004b42:	4610      	mov	r0, r2
 8004b44:	4619      	mov	r1, r3
 8004b46:	e722      	b.n	800498e <__aeabi_dmul+0x24a>
 8004b48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004b4c:	bf18      	it	ne
 8004b4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004b52:	f47f aec5 	bne.w	80048e0 <__aeabi_dmul+0x19c>
 8004b56:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8004b5a:	f47f af0d 	bne.w	8004978 <__aeabi_dmul+0x234>
 8004b5e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8004b62:	f47f aeeb 	bne.w	800493c <__aeabi_dmul+0x1f8>
 8004b66:	e712      	b.n	800498e <__aeabi_dmul+0x24a>

08004b68 <__aeabi_d2iz>:
 8004b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8004b70:	d215      	bcs.n	8004b9e <__aeabi_d2iz+0x36>
 8004b72:	d511      	bpl.n	8004b98 <__aeabi_d2iz+0x30>
 8004b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8004b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8004b7c:	d912      	bls.n	8004ba4 <__aeabi_d2iz+0x3c>
 8004b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8004b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8004b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8004b92:	bf18      	it	ne
 8004b94:	4240      	negne	r0, r0
 8004b96:	4770      	bx	lr
 8004b98:	f04f 0000 	mov.w	r0, #0
 8004b9c:	4770      	bx	lr
 8004b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8004ba2:	d105      	bne.n	8004bb0 <__aeabi_d2iz+0x48>
 8004ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8004ba8:	bf08      	it	eq
 8004baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8004bae:	4770      	bx	lr
 8004bb0:	f04f 0000 	mov.w	r0, #0
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop

08004bb8 <__libc_init_array>:
 8004bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bba:	4f20      	ldr	r7, [pc, #128]	; (8004c3c <__libc_init_array+0x84>)
 8004bbc:	4c20      	ldr	r4, [pc, #128]	; (8004c40 <__libc_init_array+0x88>)
 8004bbe:	1b38      	subs	r0, r7, r4
 8004bc0:	1087      	asrs	r7, r0, #2
 8004bc2:	d017      	beq.n	8004bf4 <__libc_init_array+0x3c>
 8004bc4:	1e7a      	subs	r2, r7, #1
 8004bc6:	6823      	ldr	r3, [r4, #0]
 8004bc8:	2501      	movs	r5, #1
 8004bca:	f002 0601 	and.w	r6, r2, #1
 8004bce:	4798      	blx	r3
 8004bd0:	42af      	cmp	r7, r5
 8004bd2:	d00f      	beq.n	8004bf4 <__libc_init_array+0x3c>
 8004bd4:	b12e      	cbz	r6, 8004be2 <__libc_init_array+0x2a>
 8004bd6:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8004bda:	2502      	movs	r5, #2
 8004bdc:	4788      	blx	r1
 8004bde:	42af      	cmp	r7, r5
 8004be0:	d008      	beq.n	8004bf4 <__libc_init_array+0x3c>
 8004be2:	6860      	ldr	r0, [r4, #4]
 8004be4:	4780      	blx	r0
 8004be6:	3502      	adds	r5, #2
 8004be8:	68a2      	ldr	r2, [r4, #8]
 8004bea:	1d26      	adds	r6, r4, #4
 8004bec:	4790      	blx	r2
 8004bee:	3408      	adds	r4, #8
 8004bf0:	42af      	cmp	r7, r5
 8004bf2:	d1f6      	bne.n	8004be2 <__libc_init_array+0x2a>
 8004bf4:	4f13      	ldr	r7, [pc, #76]	; (8004c44 <__libc_init_array+0x8c>)
 8004bf6:	4c14      	ldr	r4, [pc, #80]	; (8004c48 <__libc_init_array+0x90>)
 8004bf8:	f7fd fabe 	bl	8002178 <_init>
 8004bfc:	1b3b      	subs	r3, r7, r4
 8004bfe:	109f      	asrs	r7, r3, #2
 8004c00:	d018      	beq.n	8004c34 <__libc_init_array+0x7c>
 8004c02:	1e7d      	subs	r5, r7, #1
 8004c04:	6821      	ldr	r1, [r4, #0]
 8004c06:	f005 0601 	and.w	r6, r5, #1
 8004c0a:	2501      	movs	r5, #1
 8004c0c:	4788      	blx	r1
 8004c0e:	42af      	cmp	r7, r5
 8004c10:	d011      	beq.n	8004c36 <__libc_init_array+0x7e>
 8004c12:	b12e      	cbz	r6, 8004c20 <__libc_init_array+0x68>
 8004c14:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8004c18:	2502      	movs	r5, #2
 8004c1a:	4780      	blx	r0
 8004c1c:	42af      	cmp	r7, r5
 8004c1e:	d00b      	beq.n	8004c38 <__libc_init_array+0x80>
 8004c20:	6862      	ldr	r2, [r4, #4]
 8004c22:	4790      	blx	r2
 8004c24:	3502      	adds	r5, #2
 8004c26:	68a3      	ldr	r3, [r4, #8]
 8004c28:	1d26      	adds	r6, r4, #4
 8004c2a:	4798      	blx	r3
 8004c2c:	3408      	adds	r4, #8
 8004c2e:	42af      	cmp	r7, r5
 8004c30:	d1f6      	bne.n	8004c20 <__libc_init_array+0x68>
 8004c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	08004c4c 	.word	0x08004c4c
 8004c40:	08004c4c 	.word	0x08004c4c
 8004c44:	08004c4c 	.word	0x08004c4c
 8004c48:	08004c4c 	.word	0x08004c4c
