
---------- Begin Simulation Statistics ----------
final_tick                                80652002500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    674                       # Simulator instruction rate (inst/s)
host_mem_usage                               21648064                       # Number of bytes of host memory used
host_op_rate                                      691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                100397.57                       # Real time elapsed on the host
host_tick_rate                                 288351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67623254                       # Number of instructions simulated
sim_ops                                      69365840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028950                       # Number of seconds simulated
sim_ticks                                 28949703125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.813385                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  233091                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292045                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2597                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17679                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            293975                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34809                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           40006                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5197                       # Number of indirect misses.
system.cpu.branchPred.lookups                  508690                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   84558                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3543                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3216121                       # Number of instructions committed
system.cpu.committedOps                       3467431                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.724218                       # CPI: cycles per instruction
system.cpu.discardedOps                         50131                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2196699                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            553261                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           249819                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4836005                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.367078                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2371                       # number of quiesce instructions executed
system.cpu.numCycles                          8761414                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2371                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2472855     71.32%     71.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5604      0.16%     71.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 607078     17.51%     88.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                381894     11.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3467431                       # Class of committed instruction
system.cpu.quiesceCycles                     37558111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3925409                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          804                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29601                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              977974                       # Transaction distribution
system.membus.trans_dist::ReadResp             991617                       # Transaction distribution
system.membus.trans_dist::WriteReq             390754                       # Transaction distribution
system.membus.trans_dist::WriteResp            390754                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2631                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12072                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1230                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1230                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10988                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2669                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        32780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        32780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         9634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        39924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        61255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2687884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2687884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2781919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       703232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       703232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        19268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       414400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53055                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       490243                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     86011060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     86011060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87204535                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1385325                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000596                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024411                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1384499     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     826      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1385325                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3198961295                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            50555000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            31801124                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             9552375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           49499785                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5806028865                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           55519750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6791365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1697841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8489206                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1697841                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6791365                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8489206                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8489206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8489206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16978412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       802816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       802816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2037102                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2037101                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        18310                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        39924                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5344609                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      5418337                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5679835                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        28775                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        53055                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     85513676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     86693324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        53772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        53772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     90291059                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         9727370375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          6125553                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          709                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   7992046610                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   4447853000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13582730                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5093524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6791365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     25467619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6791365                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5093524                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11884889                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13582730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11884889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11884889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37352507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        53772                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       201228                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1683                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149139                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5093524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11884889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16978412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5093524                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1857428                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6950952                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5093524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16978412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1857428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23929365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       975565                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       975551                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       368384                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       368384                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2635452                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2687884                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     84334028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        53900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     86011060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1590456                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1590456    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1590456                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3422118760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5246106000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1241642577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33956825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40748190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1316347592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33956825                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33995375                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     67952199                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1275599402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67952199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40748190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1384299792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    119472140                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     22347776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    142213132                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     66715648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     63165900                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    129881548                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29868035                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       698368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30578691                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16678912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1973937                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18652849                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6791365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4126886534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    771951819                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6791365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4912421084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2304536517                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2181918748                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4486455265                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6791365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6431423051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2953870568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6791365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9398876349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       703232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       706752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       703232                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       703232                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10988                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           55                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11043                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24291510                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       121590                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24413100                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24291510                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24291510                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24291510                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       121590                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24413100                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     61986316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        54092                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         246016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           62680756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       168384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     22347776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23744960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       968539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              979399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       349184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13621280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2141172769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1868482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8498049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2165160580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5816433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33956825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    771951819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6791365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1697841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            820214283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5816433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     47578104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2913124588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6791365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1697841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1868482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8498049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2985374863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1316766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000398736250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1234                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1752867                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             393666                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      979409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371015                       # Number of write requests accepted
system.mem_ctrls.readBursts                    979409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371015                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    966                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             61196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             61156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             61120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             61151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             61133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             61145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            61120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32399993660                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4892205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             58084069910                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33113.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59363.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1701                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   912055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  344328                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                979403                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               371015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  854301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   34721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   34487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   34491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5155                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        93065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.983839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.252207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.564609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3014      3.24%      3.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2767      2.97%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1414      1.52%      7.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1530      1.64%      9.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1789      1.92%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1131      1.22%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1397      1.50%     14.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1584      1.70%     15.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78439     84.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        93065                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     792.272874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1576.296518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           874     70.77%     70.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.08%     70.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.16%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.24%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.32%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.24%     71.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          135     10.93%     82.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.16%     82.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.08%     83.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.08%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.08%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11      0.89%     84.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.08%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.24%     84.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.08%     84.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           60      4.86%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           63      5.10%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.16%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.16%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.08%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.08%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      0.40%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.08%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.08%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           56      4.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1235                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     300.653971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.125353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    450.024971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            858     69.53%     69.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      0.57%     70.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      0.41%     70.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.16%     70.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.24%     70.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.08%     70.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.24%     71.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.24%     71.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.24%     71.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.24%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.08%     72.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.08%     72.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.16%     72.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.08%     72.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.08%     72.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.24%     72.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.08%     72.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.08%     72.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      0.41%     73.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          330     26.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1234                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62620224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23744640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                62681396                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23744960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2163.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       820.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2165.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    820.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28949861375                       # Total gap between requests
system.mem_ctrls.avgGap                      21437.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     61924940                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        54284                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       245888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       169984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     22347776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13621279.579183939844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2139052678.109285354614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1875114.220191161381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8493627.687244202942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5871700.972753930837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33956824.902673333883                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 771951819.454107046127                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6791364.980534666218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1631519.321495632874                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       968546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2631                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       349184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    567578130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  57282570805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     77433455                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    156487520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  96489354580                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  25199007320                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 480631871960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   6096674610                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2809034955                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     92019.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59142.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90991.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40709.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36674023.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1640560.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1376443.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1984594.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3657597.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         45928492.425001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         32054685.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1779566850                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       515629214.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     277129710.899962                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     488779942.312520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     206065409.100000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3345154304.587443                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        115.550556                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10581382080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1565970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16803946420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                4742                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2371                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9900772.089836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2379718.170955                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2371    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22204500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2371                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     57177271875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  23474730625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1021284                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1021284                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1021284                       # number of overall hits
system.cpu.icache.overall_hits::total         1021284                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10988                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10988                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10988                       # number of overall misses
system.cpu.icache.overall_misses::total         10988                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    477071250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    477071250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    477071250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    477071250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1032272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1032272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1032272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1032272                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010644                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010644                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010644                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010644                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43417.478158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43417.478158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43417.478158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43417.478158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10988                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10988                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10988                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10988                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    459922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    459922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    459922000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    459922000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010644                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010644                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010644                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010644                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.752821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.752821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.752821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.752821                       # average overall mshr miss latency
system.cpu.icache.replacements                  10804                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1021284                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1021284                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10988                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10988                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    477071250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    477071250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1032272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1032272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43417.478158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43417.478158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10988                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10988                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    459922000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    459922000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010644                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010644                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.752821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.752821                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.589057                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5314446                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10804                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            491.896150                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.589057                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.821463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.821463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2075532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2075532                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       964007                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           964007                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       964007                       # number of overall hits
system.cpu.dcache.overall_hits::total          964007                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5097                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5097                       # number of overall misses
system.cpu.dcache.overall_misses::total          5097                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    377637000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    377637000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    377637000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    377637000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       969104                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       969104                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       969104                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       969104                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005259                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74090.052972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74090.052972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74090.052972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74090.052972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2631                       # number of writebacks
system.cpu.dcache.writebacks::total              2631                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1198                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1198                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        24779                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        24779                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    284819125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    284819125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    284819125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    284819125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     52430625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     52430625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73049.275455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73049.275455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73049.275455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73049.275455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.929820                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.929820                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3899                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       608596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          608596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    217428875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    217428875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       611485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       611485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75260.946694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75260.946694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2409                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2409                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    198298375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    198298375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     52430625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     52430625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74241.248596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74241.248596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21764.476961                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21764.476961                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       355411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         355411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    160208125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    160208125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       357619                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       357619                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72558.027627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72558.027627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          980                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          980                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1228                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1228                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        22370                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        22370                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86520750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86520750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70456.636808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70456.636808                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              120171                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3899                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.820980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3880315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3880315                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80652002500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                80653046875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    674                       # Simulator instruction rate (inst/s)
host_mem_usage                               21648064                       # Number of bytes of host memory used
host_op_rate                                      691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                100398.57                       # Real time elapsed on the host
host_tick_rate                                 288358                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67624544                       # Number of instructions simulated
sim_ops                                      69367431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028951                       # Number of seconds simulated
sim_ticks                                 28950747500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.798557                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  233165                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292192                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2597                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17695                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            294012                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34809                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           40006                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5197                       # Number of indirect misses.
system.cpu.branchPred.lookups                  508901                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   84620                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3543                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3217411                       # Number of instructions committed
system.cpu.committedOps                       3469022                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.723645                       # CPI: cycles per instruction
system.cpu.discardedOps                         50172                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2197503                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            553603                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           249945                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4836142                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.367155                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2371                       # number of quiesce instructions executed
system.cpu.numCycles                          8763085                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2371                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2473776     71.31%     71.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5604      0.16%     71.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                 607446     17.51%     88.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite                382195     11.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3469022                       # Class of committed instruction
system.cpu.quiesceCycles                     37558111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3926943                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          804                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              978059                       # Transaction distribution
system.membus.trans_dist::ReadResp             991702                       # Transaction distribution
system.membus.trans_dist::WriteReq             390754                       # Transaction distribution
system.membus.trans_dist::WriteResp            390754                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2631                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12074                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1230                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1230                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2669                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        32786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        32786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         9634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        39924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        61255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2688052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2688052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2782093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       703360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       703360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        19268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       414400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53055                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       490243                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     86016372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     86016372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87209975                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1385412                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000597                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024425                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1384585     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     827      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1385412                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3199061670                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            50555000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            31806874                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             9552375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           49499785                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5806471285                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           55530500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6791120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1697780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      8488900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1697780                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6791120                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      8488900                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      8488900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      8488900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     16977800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       802816                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       802816                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2037271                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2037270                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        18310                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        39924                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5344771                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      5418499                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5680173                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        28775                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        53055                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     85516268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     86695916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     90296467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         9727939125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             33.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          6125891                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          709                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   7992563360                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   4448022000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13582240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5093340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6791120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     25466700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6791120                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5093340                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11884460                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13582240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11884460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11884460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37351160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56588                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       204044                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1771                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149227                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5093340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11884460                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16977800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5093340                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1954630                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7047970                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5093340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16977800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1954630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      24025770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       975650                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       975634                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       368384                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       368384                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2635534                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1782                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2688052                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     84336652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     86016372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1590541                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1590541    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1590541                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3422219135                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5246521000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1241597786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33955600                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40746720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1316300106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     33955600                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     33994148                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     67949748                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1275553386                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67949748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40746720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1384249854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    119472140                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     22347776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    142213132                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     66715648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     63168492                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    129884140                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29868035                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       698368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30578691                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16678912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1974018                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18652930                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6791120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4126737660                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    771923972                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6791120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4912243872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2304453382                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2181929568                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4486382951                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6791120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6431191043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2953853540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6791120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9398626823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       703360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       706880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       703360                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       703360                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10990                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           55                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11045                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24295055                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       121586                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24416641                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24295055                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24295055                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24295055                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       121586                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24416641                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     61988940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         246016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           62686004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       168384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     22347776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23744960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       968580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              979481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       349184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13620788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2141186165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1959051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8497743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2165263747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5816223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33955600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    771923972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6791120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1697780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            820184695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5816223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     47576388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2913110136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6791120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1697780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1959051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8497743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2985448441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1316807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000398736250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1235                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1752964                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             393679                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      979494                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371015                       # Number of write requests accepted
system.mem_ctrls.readBursts                    979494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371015                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    966                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             61196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             61188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             61127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             61151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             61147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             61145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            61120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32411595540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4892610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             58097798040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33122.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.97                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59372.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1701                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   912130                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  344341                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                979488                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               371015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  854301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   34721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   34487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   34491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5155                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        93075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.962525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.234916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.571992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3014      3.24%      3.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2767      2.97%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1414      1.52%      7.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1530      1.64%      9.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1794      1.93%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1132      1.22%     12.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1397      1.50%     14.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1584      1.70%     15.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78443     84.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        93075                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     792.272874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1576.296518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           874     70.77%     70.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.08%     70.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.16%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.24%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.32%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.24%     71.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          135     10.93%     82.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.16%     82.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.08%     83.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.08%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.08%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11      0.89%     84.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.08%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.24%     84.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.08%     84.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           60      4.86%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           63      5.10%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.16%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.16%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.08%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.08%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      0.40%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            1      0.08%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.08%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           56      4.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1235                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     300.423482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.070165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    449.915509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            859     69.55%     69.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      0.57%     70.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      0.40%     70.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.16%     70.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.24%     70.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.08%     71.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.24%     71.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.24%     71.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.24%     71.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.24%     71.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.08%     72.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.08%     72.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.16%     72.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.08%     72.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.08%     72.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.24%     72.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.08%     72.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.08%     72.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      0.40%     73.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          330     26.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1235                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62625408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23745472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                62686836                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23744960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2163.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       820.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2165.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    820.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28950907375                       # Total gap between requests
system.mem_ctrls.avgGap                      21437.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     61927564                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56844                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       245888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       169984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     22347776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        48064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13620788.202446240932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2139066150.191804409027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1963472.618453115923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8493321.286436559632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5871489.155849948525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33955599.937445484102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 771923971.911260724068                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6791119.987489096820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1660198.929233174538                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       968587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2631                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       349184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    567578130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  57289526755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     84205635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    156487520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  96489354580                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  25199007320                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 480631871960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   6096674610                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2828205955                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     92019.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59147.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     94084.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40709.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36674023.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1640560.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1376443.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1984594.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3682559.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         45931452.975001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         32058129.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1779712350                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       515651450.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     277166874.599962                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     488807175.037520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     206066120.100000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3345393552.562443                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        115.554652                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10581382080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1566180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16804780795                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                4742                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2371                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9900772.089836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2379718.170955                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2371    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22204500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2371                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     57178316250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  23474730625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1021706                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1021706                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1021706                       # number of overall hits
system.cpu.icache.overall_hits::total         1021706                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10990                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10990                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10990                       # number of overall misses
system.cpu.icache.overall_misses::total         10990                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    477158750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    477158750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    477158750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    477158750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1032696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1032696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1032696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1032696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010642                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010642                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010642                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010642                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43417.538672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43417.538672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43417.538672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43417.538672                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10990                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10990                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10990                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10990                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    460006875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    460006875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    460006875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    460006875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010642                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010642                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010642                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010642                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41856.858508                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41856.858508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41856.858508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41856.858508                       # average overall mshr miss latency
system.cpu.icache.replacements                  10806                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1021706                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1021706                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10990                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10990                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    477158750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    477158750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1032696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1032696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010642                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010642                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43417.538672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43417.538672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10990                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10990                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    460006875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    460006875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010642                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010642                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41856.858508                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41856.858508                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.589180                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14300438                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1273.413891                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.589180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.821463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.821463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2076382                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2076382                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       964691                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           964691                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       964691                       # number of overall hits
system.cpu.dcache.overall_hits::total          964691                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5097                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5097                       # number of overall misses
system.cpu.dcache.overall_misses::total          5097                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    377637000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    377637000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    377637000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    377637000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       969788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       969788                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       969788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       969788                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74090.052972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74090.052972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74090.052972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74090.052972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2631                       # number of writebacks
system.cpu.dcache.writebacks::total              2631                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1198                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1198                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        24779                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        24779                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    284819125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    284819125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    284819125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    284819125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     52430625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     52430625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004020                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004020                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004020                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004020                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73049.275455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73049.275455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73049.275455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73049.275455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.929820                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.929820                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3899                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       608979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          608979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    217428875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    217428875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       611868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       611868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75260.946694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75260.946694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2409                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2409                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    198298375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    198298375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     52430625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     52430625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74241.248596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74241.248596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21764.476961                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21764.476961                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       355712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         355712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    160208125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    160208125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       357920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       357920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72558.027627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72558.027627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          980                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          980                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1228                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1228                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        22370                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        22370                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86520750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86520750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70456.636808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70456.636808                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              970996                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4411                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            220.130583                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3883051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3883051                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80653046875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
