<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › microblaze › include › asm › pci-bridge.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pci-bridge.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_MICROBLAZE_PCI_BRIDGE_H</span>
<span class="cp">#define _ASM_MICROBLAZE_PCI_BRIDGE_H</span>
<span class="cp">#ifdef __KERNEL__</span>
<span class="cm">/*</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>

<span class="k">struct</span> <span class="n">device_node</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_PCI</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">list_head</span> <span class="n">hose_list</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">pcibios_vaddr_is_ioport</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">address</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">pcibios_vaddr_is_ioport</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Structure of a PCI controller (host bridge)</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">pci_controller</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">is_dynamic</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dn</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">parent</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">first_busno</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">last_busno</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">self_busno</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">io_base_virt</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">io_base_phys</span><span class="p">;</span>

	<span class="n">resource_size_t</span> <span class="n">pci_io_size</span><span class="p">;</span>

	<span class="cm">/* Some machines (PReP) have a non 1:1 mapping of</span>
<span class="cm">	 * the PCI memory space in the CPU bus space</span>
<span class="cm">	 */</span>
	<span class="n">resource_size_t</span> <span class="n">pci_mem_offset</span><span class="p">;</span>

	<span class="cm">/* Some machines have a special region to forward the ISA</span>
<span class="cm">	 * &quot;memory&quot; cycles such as VGA memory regions. Left to 0</span>
<span class="cm">	 * if unsupported</span>
<span class="cm">	 */</span>
	<span class="n">resource_size_t</span> <span class="n">isa_mem_phys</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">isa_mem_size</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">pci_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cfg_addr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cfg_data</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Used for variants of PCI indirect handling and possible quirks:</span>
<span class="cm">	 *  SET_CFG_TYPE - used on 4xx or any PHB that does explicit type0/1</span>
<span class="cm">	 *  EXT_REG - provides access to PCI-e extended registers</span>
<span class="cm">	 *  SURPRESS_PRIMARY_BUS - we suppress the setting of PCI_PRIMARY_BUS</span>
<span class="cm">	 *   on Freescale PCI-e controllers since they used the PCI_PRIMARY_BUS</span>
<span class="cm">	 *   to determine which bus number to match on when generating type0</span>
<span class="cm">	 *   config cycles</span>
<span class="cm">	 *  NO_PCIE_LINK - the Freescale PCI-e controllers have issues with</span>
<span class="cm">	 *   hanging if we don&#39;t have link and try to do config cycles to</span>
<span class="cm">	 *   anything but the PHB.  Only allow talking to the PHB if this is</span>
<span class="cm">	 *   set.</span>
<span class="cm">	 *  BIG_ENDIAN - cfg_addr is a big endian register</span>
<span class="cm">	 *  BROKEN_MRM - the 440EPx/GRx chips have an errata that causes hangs</span>
<span class="cm">	 *   on the PLB4.  Effectively disable MRM commands by setting this.</span>
<span class="cm">	 */</span>
<span class="cp">#define INDIRECT_TYPE_SET_CFG_TYPE		0x00000001</span>
<span class="cp">#define INDIRECT_TYPE_EXT_REG		0x00000002</span>
<span class="cp">#define INDIRECT_TYPE_SURPRESS_PRIMARY_BUS	0x00000004</span>
<span class="cp">#define INDIRECT_TYPE_NO_PCIE_LINK		0x00000008</span>
<span class="cp">#define INDIRECT_TYPE_BIG_ENDIAN		0x00000010</span>
<span class="cp">#define INDIRECT_TYPE_BROKEN_MRM		0x00000020</span>
	<span class="n">u32</span> <span class="n">indirect_type</span><span class="p">;</span>

	<span class="cm">/* Currently, we limit ourselves to 1 IO range and 3 mem</span>
<span class="cm">	 * ranges since the common pci_bus structure can&#39;t handle more</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">io_resource</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">mem_resources</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">global_number</span><span class="p">;</span>	<span class="cm">/* PCI domain number */</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PCI</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="nf">pci_bus_to_host</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">sysdata</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">isa_vaddr_is_ioport</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* No specific ISA handling on ppc32 at this stage, it</span>
<span class="cm">	 * all goes through PCI</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PCI */</span><span class="cp"></span>

<span class="cm">/* These are used for config access before all the PCI probing</span>
<span class="cm">   has been done. */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">early_read_config_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span>
			<span class="kt">int</span> <span class="n">dev_fn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">early_read_config_word</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span>
			<span class="kt">int</span> <span class="n">dev_fn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">early_read_config_dword</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span>
			<span class="kt">int</span> <span class="n">dev_fn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">early_write_config_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span>
			<span class="kt">int</span> <span class="n">dev_fn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">early_write_config_word</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span>
			<span class="kt">int</span> <span class="n">dev_fn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">early_write_config_dword</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span>
			<span class="kt">int</span> <span class="n">dev_fn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">early_find_capability</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span>
				 <span class="kt">int</span> <span class="n">dev_fn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cap</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">setup_indirect_pci</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span>
			       <span class="n">resource_size_t</span> <span class="n">cfg_addr</span><span class="p">,</span>
			       <span class="n">resource_size_t</span> <span class="n">cfg_data</span><span class="p">,</span> <span class="n">u32</span> <span class="n">flags</span><span class="p">);</span>

<span class="cm">/* Get the PCI host controller for an OF device */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">pci_find_hose_for_OF_device</span><span class="p">(</span>
			<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">);</span>

<span class="cm">/* Fill up host controller resources from the OF node */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_process_bridge_OF_ranges</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">primary</span><span class="p">);</span>

<span class="cm">/* Allocate &amp; free a PCI host bridge structure */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">pcibios_alloc_controller</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pcibios_free_controller</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">phb</span><span class="p">);</span>

<span class="cp">#endif	</span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif	</span><span class="cm">/* _ASM_MICROBLAZE_PCI_BRIDGE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
