{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575967621465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575967621471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 03:47:01 2019 " "Processing started: Tue Dec 10 03:47:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575967621471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967621471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetrisField -c tetrisField " "Command: quartus_map --read_settings_files=on --write_settings_files=off tetrisField -c tetrisField" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967621471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575967621690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575967621690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 field.v(787) " "Verilog HDL Expression warning at field.v(787): truncated literal to match 5 bits" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 787 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629825 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 field.v(788) " "Verilog HDL Expression warning at field.v(788): truncated literal to match 5 bits" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 788 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629825 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 field.v(789) " "Verilog HDL Expression warning at field.v(789): truncated literal to match 5 bits" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 789 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629825 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 field.v(790) " "Verilog HDL Expression warning at field.v(790): truncated literal to match 5 bits" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 790 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629825 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 field.v(791) " "Verilog HDL Expression warning at field.v(791): truncated literal to match 5 bits" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 791 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629826 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 field.v(792) " "Verilog HDL Expression warning at field.v(792): truncated literal to match 5 bits" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 792 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629826 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 field.v(793) " "Verilog HDL Expression warning at field.v(793): truncated literal to match 5 bits" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 793 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629826 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 field.v(794) " "Verilog HDL Expression warning at field.v(794): truncated literal to match 5 bits" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 794 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "field.v 1 1 " "Found 1 design units, including 1 entities, in source file field.v" { { "Info" "ISGN_ENTITY_NAME" "1 field " "Found entity 1: field" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftpredict.v 1 1 " "Found 1 design units, including 1 entities, in source file leftpredict.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftPredict " "Found entity 1: leftPredict" {  } { { "leftPredict.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/leftPredict.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bottomtouchcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file bottomtouchcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 bottomTouchCheck " "Found entity 1: bottomTouchCheck" {  } { { "bottomTouchCheck.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/bottomTouchCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conflictcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file conflictcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 conflictCheck " "Found entity 1: conflictCheck" {  } { { "conflictCheck.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/conflictCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightpredict.v 1 1 " "Found 1 design units, including 1 entities, in source file rightpredict.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightPredict " "Found entity 1: rightPredict" {  } { { "rightPredict.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/rightPredict.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downpredict.v 1 1 " "Found 1 design units, including 1 entities, in source file downpredict.v" { { "Info" "ISGN_ENTITY_NAME" "1 downPredict " "Found entity 1: downPredict" {  } { { "downPredict.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/downPredict.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clearlines.v 1 1 " "Found 1 design units, including 1 entities, in source file clearlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 clearLines " "Found entity 1: clearLines" {  } { { "clearLines.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/clearLines.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotatepredict.v 1 1 " "Found 1 design units, including 1 entities, in source file rotatepredict.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotatePredict " "Found entity 1: rotatePredict" {  } { { "rotatePredict.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/rotatePredict.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockbottom.v 1 1 " "Found 1 design units, including 1 entities, in source file blockbottom.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockBottom " "Found entity 1: blockBottom" {  } { { "blockBottom.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/blockBottom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateanticlock.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateanticlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateAntiClock " "Found entity 1: rotateAntiClock" {  } { { "rotateAntiClock.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/rotateAntiClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateclockwise.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateclockwise.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateClockWise " "Found entity 1: rotateClockWise" {  } { { "rotateClockWise.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/rotateClockWise.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomshape.v 1 1 " "Found 1 design units, including 1 entities, in source file randomshape.v" { { "Info" "ISGN_ENTITY_NAME" "1 randomShape " "Found entity 1: randomShape" {  } { { "randomShape.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/randomShape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movepredict.v 1 1 " "Found 1 design units, including 1 entities, in source file movepredict.v" { { "Info" "ISGN_ENTITY_NAME" "1 movePredict " "Found entity 1: movePredict" {  } { { "movePredict.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/movePredict.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629837 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 background_always.v(544) " "Verilog HDL Expression warning at background_always.v(544): truncated literal to match 5 bits" {  } { { "background_always.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v" 544 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 background_always.v(545) " "Verilog HDL Expression warning at background_always.v(545): truncated literal to match 5 bits" {  } { { "background_always.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v" 545 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 background_always.v(546) " "Verilog HDL Expression warning at background_always.v(546): truncated literal to match 5 bits" {  } { { "background_always.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v" 546 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 background_always.v(547) " "Verilog HDL Expression warning at background_always.v(547): truncated literal to match 5 bits" {  } { { "background_always.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v" 547 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 background_always.v(548) " "Verilog HDL Expression warning at background_always.v(548): truncated literal to match 5 bits" {  } { { "background_always.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v" 548 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 background_always.v(549) " "Verilog HDL Expression warning at background_always.v(549): truncated literal to match 5 bits" {  } { { "background_always.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v" 549 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 background_always.v(550) " "Verilog HDL Expression warning at background_always.v(550): truncated literal to match 5 bits" {  } { { "background_always.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v" 550 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 background_always.v(551) " "Verilog HDL Expression warning at background_always.v(551): truncated literal to match 5 bits" {  } { { "background_always.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v" 551 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575967629839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_always.v 1 1 " "Found 1 design units, including 1 entities, in source file background_always.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_always " "Found entity 1: background_always" {  } { { "background_always.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/background_always.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575967629839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575967629839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "field " "Elaborating entity \"field\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575967629872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opOK field.v(108) " "Verilog HDL or VHDL warning at field.v(108): object \"opOK\" assigned a value but never read" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst field.v(234) " "Verilog HDL or VHDL warning at field.v(234): object \"rst\" assigned a value but never read" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_line_num field.v(238) " "Verilog HDL or VHDL warning at field.v(238): object \"total_line_num\" assigned a value but never read" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(299) " "Verilog HDL assignment warning at field.v(299): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(324) " "Verilog HDL assignment warning at field.v(324): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(349) " "Verilog HDL assignment warning at field.v(349): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(374) " "Verilog HDL assignment warning at field.v(374): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(399) " "Verilog HDL assignment warning at field.v(399): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(424) " "Verilog HDL assignment warning at field.v(424): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(449) " "Verilog HDL assignment warning at field.v(449): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(474) " "Verilog HDL assignment warning at field.v(474): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(499) " "Verilog HDL assignment warning at field.v(499): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(524) " "Verilog HDL assignment warning at field.v(524): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(549) " "Verilog HDL assignment warning at field.v(549): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(574) " "Verilog HDL assignment warning at field.v(574): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(599) " "Verilog HDL assignment warning at field.v(599): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(624) " "Verilog HDL assignment warning at field.v(624): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(649) " "Verilog HDL assignment warning at field.v(649): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(674) " "Verilog HDL assignment warning at field.v(674): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(699) " "Verilog HDL assignment warning at field.v(699): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(724) " "Verilog HDL assignment warning at field.v(724): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(749) " "Verilog HDL assignment warning at field.v(749): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 field.v(774) " "Verilog HDL assignment warning at field.v(774): truncated value with size 32 to match size of target (10)" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gameOver field.v(7) " "Output port \"gameOver\" at field.v(7) has no driver" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "score field.v(8) " "Output port \"score\" at field.v(8) has no driver" {  } { { "field.v" "" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575967629914 "|field"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bottomTouchCheck bottomTouchCheck:down_bTC " "Elaborating entity \"bottomTouchCheck\" for hierarchy \"bottomTouchCheck:down_bTC\"" {  } { { "field.v" "down_bTC" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/field.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575967629916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockBottom bottomTouchCheck:down_bTC\|blockBottom:my_bB " "Elaborating entity \"blockBottom\" for hierarchy \"bottomTouchCheck:down_bTC\|blockBottom:my_bB\"" {  } { { "bottomTouchCheck.v" "my_bB" { Text "H:/Altera_lite/Github/550tetris/TetrisField_JY/bottomTouchCheck.v" 24 0 0 } }  } 0 12