# vsim "+permissive" -t 1ns -coverage -classdebug -do " log -r /*; run -all;" "+jtag_rbb_enable=0" -lib work "+MAX_CYCLES=10000000" "+BASEDIR=tmp/riscv-tests/build/isa/" "+UVM_NO_RELNOTES" "+UVM_VERBOSITY=LOW" ariane_tb_optimized "+permissive-off" -c top 
# Start time: 21:02:37 on Apr 18,2019
# ** Warning: (vsim-3824) Optimized (ariane_tb_optimized) and unoptimized (top) top-level design units are
# simulated together. Unoptimized design units will not be optimized. 
# //  ModelSim SE-64 10.6 Dec 13 2016Linux 2.6.32-754.9.1.el6.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.riscv(fast)
# Loading work.dm(fast)
# Loading work.ariane_pkg(fast)
# Loading work.ariane_tb_sv_unit(fast)
# Loading work.ariane_tb(fast)
# Loading work.axi_pkg(fast)
# Loading work.ariane_soc(fast)
# Loading work.ariane_axi(fast)
# Loading work.ariane_testharness(fast)
# Loading work.SimDTM_sv_unit(fast)
# Loading work.SimDTM(fast)
# Loading work.rstgen(fast)
# Loading work.rstgen_bypass(fast)
# Loading work.SimJTAG_sv_unit(fast)
# Loading work.SimJTAG(fast)
# Loading work.dmi_jtag(fast)
# Loading work.dmi_jtag_tap(fast)
# Loading work.cluster_clock_inverter(fast)
# Loading work.pulp_clock_mux2(fast)
# Loading work.dmi_cdc(fast)
# Loading work.cdc_2phase(fast)
# Loading work.cdc_2phase_src(fast)
# Loading work.cdc_2phase_dst(fast)
# Loading work.cdc_2phase(fast__1)
# Loading work.cdc_2phase_src(fast__1)
# Loading work.cdc_2phase_dst(fast__1)
# Loading work.dm_top(fast)
# Loading work.dm_csrs(fast)
# Loading work.fifo_v2(fast)
# Loading work.fifo_v3(fast)
# Loading work.dm_sba(fast)
# Loading work.dm_mem(fast)
# Loading work.debug_rom(fast)
# Loading work.axi2mem(fast)
# Loading work.axi_master_connect(fast)
# Loading work.axi_adapter(fast)
# Loading work.bootrom(fast)
# Loading work.axi_intf_sv_unit(fast)
# Loading work.AXI_BUS(fast__2)
# Loading work.axi_riscv_atomics_wrap(fast)
# Loading work.axi_riscv_atomics(fast)
# Loading work.axi_riscv_amos(fast)
# Loading work.axi_riscv_amos_alu(fast)
# Loading work.axi_riscv_lrsc(fast)
# Loading work.axi_res_tbl(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rrarbiter(fast)
# Loading work.lzc(fast)
# Loading work.axi_delayer(fast)
# Loading work.stream_delay(fast)
# Loading work.lfsr_16bit(fast)
# Loading work.counter(fast)
# Loading work.stream_delay(fast__1)
# Loading work.stream_delay(fast__2)
# Loading work.stream_delay(fast__3)
# Loading work.stream_delay(fast__4)
# Loading work.axi2mem(fast__1)
# Loading work.sram(fast)
# Loading work.SyncSpRamBeNx64(fast)
# Loading work.axi_node_intf_wrap(fast)
# Loading work.axi_node(fast)
# Loading work.axi_request_block(fast)
# Loading work.axi_AR_allocator(fast)
# Loading work.axi_node_arbiter(fast)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.axi_AW_allocator(fast)
# Loading work.axi_node_arbiter(fast__1)
# Loading work.stream_arbiter(fast__2)
# Loading work.stream_arbiter_flushable(fast__2)
# Loading work.axi_DW_allocator(fast)
# Loading work.fifo_v2(fast__1)
# Loading work.fifo_v3(fast__1)
# Loading work.axi_multiplexer(fast)
# Loading work.axi_address_decoder_BW(fast)
# Loading work.axi_address_decoder_BR(fast)
# Loading work.axi_request_block(fast__1)
# Loading work.axi_AR_allocator(fast__1)
# Loading work.axi_node_arbiter(fast__2)
# Loading work.stream_arbiter(fast__3)
# Loading work.stream_arbiter_flushable(fast__3)
# Loading work.axi_AW_allocator(fast__1)
# Loading work.axi_node_arbiter(fast__3)
# Loading work.stream_arbiter(fast__4)
# Loading work.stream_arbiter_flushable(fast__4)
# Loading work.axi_request_block(fast__2)
# Loading work.axi_AR_allocator(fast__2)
# Loading work.axi_node_arbiter(fast__4)
# Loading work.stream_arbiter(fast__5)
# Loading work.stream_arbiter_flushable(fast__5)
# Loading work.axi_AW_allocator(fast__2)
# Loading work.axi_node_arbiter(fast__5)
# Loading work.stream_arbiter(fast__6)
# Loading work.stream_arbiter_flushable(fast__6)
# Loading work.axi_request_block(fast__3)
# Loading work.axi_AR_allocator(fast__3)
# Loading work.axi_node_arbiter(fast__6)
# Loading work.stream_arbiter(fast__7)
# Loading work.stream_arbiter_flushable(fast__7)
# Loading work.axi_AW_allocator(fast__3)
# Loading work.axi_node_arbiter(fast__7)
# Loading work.stream_arbiter(fast__8)
# Loading work.stream_arbiter_flushable(fast__8)
# Loading work.axi_request_block(fast__4)
# Loading work.axi_AR_allocator(fast__4)
# Loading work.axi_node_arbiter(fast__8)
# Loading work.stream_arbiter(fast__9)
# Loading work.stream_arbiter_flushable(fast__9)
# Loading work.axi_AW_allocator(fast__4)
# Loading work.axi_node_arbiter(fast__9)
# Loading work.stream_arbiter(fast__10)
# Loading work.stream_arbiter_flushable(fast__10)
# Loading work.axi_request_block(fast__5)
# Loading work.axi_AR_allocator(fast__5)
# Loading work.axi_node_arbiter(fast__10)
# Loading work.stream_arbiter(fast__11)
# Loading work.stream_arbiter_flushable(fast__11)
# Loading work.axi_AW_allocator(fast__5)
# Loading work.axi_node_arbiter(fast__11)
# Loading work.stream_arbiter(fast__12)
# Loading work.stream_arbiter_flushable(fast__12)
# Loading work.axi_request_block(fast__6)
# Loading work.axi_AR_allocator(fast__6)
# Loading work.axi_node_arbiter(fast__12)
# Loading work.stream_arbiter(fast__13)
# Loading work.stream_arbiter_flushable(fast__13)
# Loading work.axi_AW_allocator(fast__6)
# Loading work.axi_node_arbiter(fast__13)
# Loading work.stream_arbiter(fast__14)
# Loading work.stream_arbiter_flushable(fast__14)
# Loading work.axi_request_block(fast__7)
# Loading work.axi_AR_allocator(fast__7)
# Loading work.axi_node_arbiter(fast__14)
# Loading work.stream_arbiter(fast__15)
# Loading work.stream_arbiter_flushable(fast__15)
# Loading work.axi_AW_allocator(fast__7)
# Loading work.axi_node_arbiter(fast__15)
# Loading work.stream_arbiter(fast__16)
# Loading work.stream_arbiter_flushable(fast__16)
# Loading work.axi_request_block(fast__8)
# Loading work.axi_AR_allocator(fast__8)
# Loading work.axi_node_arbiter(fast__16)
# Loading work.stream_arbiter(fast__17)
# Loading work.stream_arbiter_flushable(fast__17)
# Loading work.axi_AW_allocator(fast__8)
# Loading work.axi_node_arbiter(fast__17)
# Loading work.stream_arbiter(fast__18)
# Loading work.stream_arbiter_flushable(fast__18)
# Loading work.axi_response_block(fast)
# Loading work.axi_BW_allocator(fast)
# Loading work.axi_node_arbiter(fast__18)
# Loading work.stream_arbiter(fast__19)
# Loading work.stream_arbiter_flushable(fast__19)
# Loading work.rrarbiter(fast__1)
# Loading work.lzc(fast__1)
# Loading work.axi_BR_allocator(fast)
# Loading work.axi_node_arbiter(fast__19)
# Loading work.stream_arbiter(fast__20)
# Loading work.stream_arbiter_flushable(fast__20)
# Loading work.axi_address_decoder_AR(fast)
# Loading work.axi_address_decoder_AW(fast)
# Loading work.axi_address_decoder_DW(fast)
# Loading work.fifo_v2(fast__2)
# Loading work.fifo_v3(fast__2)
# Loading work.axi_response_block(fast__1)
# Loading work.axi_BW_allocator(fast__1)
# Loading work.axi_node_arbiter(fast__20)
# Loading work.stream_arbiter(fast__21)
# Loading work.stream_arbiter_flushable(fast__21)
# Loading work.axi_BR_allocator(fast__1)
# Loading work.axi_node_arbiter(fast__21)
# Loading work.stream_arbiter(fast__22)
# Loading work.stream_arbiter_flushable(fast__22)
# Loading work.clint(fast)
# Loading work.axi_lite_interface(fast)
# Loading work.sync_wedge(fast)
# Loading work.axi_slave_connect(fast)
# Loading work.ariane_peripherals(fast)
# Loading work.REG_BUS(fast)
# Loading work.axi2apb_64_32(fast)
# Loading work.axi_aw_buffer(fast)
# Loading work.axi_single_slice(fast)
# Loading work.fifo(fast)
# Loading work.fifo_v2(fast__3)
# Loading work.fifo_v3(fast__3)
# Loading work.axi_ar_buffer(fast)
# Loading work.axi_w_buffer(fast)
# Loading work.axi_single_slice(fast__1)
# Loading work.fifo(fast__1)
# Loading work.fifo_v2(fast__4)
# Loading work.fifo_v3(fast__4)
# Loading work.axi_r_buffer(fast)
# Loading work.axi_single_slice(fast__2)
# Loading work.fifo(fast__2)
# Loading work.fifo_v2(fast__5)
# Loading work.fifo_v3(fast__5)
# Loading work.axi_b_buffer(fast)
# Loading work.axi_single_slice(fast__3)
# Loading work.fifo(fast__3)
# Loading work.fifo_v2(fast__6)
# Loading work.fifo_v3(fast__6)
# Loading work.apb_to_reg(fast)
# Loading work.plic(fast)
# Loading work.plic_gateway(fast)
# Loading work.plic_target_slice(fast)
# Loading work.plic_find_max(fast)
# Loading work.plic_comparator(fast)
# Loading work.plic_interface(fast)
# Loading work.plic_claim_complete_tracker(fast)
# Loading work.uart_bus(fast)
# Loading work.instruction_tracer_if(fast)
# Loading work.instruction_tracer_pkg(fast)
# Loading work.ariane_sv_unit(fast)
# Loading work.ariane(fast)
# Loading work.frontend_sv_unit(fast)
# Loading work.frontend(fast)
# Loading work.ras(fast)
# Loading work.btb(fast)
# Loading work.bht(fast)
# Loading work.instr_scan(fast)
# Loading work.fifo_v2(fast__7)
# Loading work.fifo_v3(fast__7)
# Loading work.id_stage_sv_unit(fast)
# Loading work.id_stage(fast)
# Loading work.instr_realigner_sv_unit(fast)
# Loading work.instr_realigner(fast)
# Loading work.compressed_decoder_sv_unit(fast)
# Loading work.compressed_decoder(fast)
# Loading work.decoder_sv_unit(fast)
# Loading work.decoder(fast)
# Loading work.issue_stage_sv_unit(fast)
# Loading work.issue_stage(fast)
# Loading work.re_name_sv_unit(fast)
# Loading work.re_name(fast)
# Loading work.scoreboard_sv_unit(fast)
# Loading work.scoreboard(fast)
# Loading work.issue_read_operands_sv_unit(fast)
# Loading work.issue_read_operands(fast)
# Loading work.ariane_regfile(fast)
# Loading work.ex_stage_sv_unit(fast)
# Loading work.ex_stage(fast)
# Loading work.alu_sv_unit(fast)
# Loading work.alu(fast)
# Loading work.branch_unit_sv_unit(fast)
# Loading work.branch_unit(fast)
# Loading work.csr_buffer_sv_unit(fast)
# Loading work.csr_buffer(fast)
# Loading work.mult_sv_unit(fast)
# Loading work.mult(fast)
# Loading work.multiplier_sv_unit(fast)
# Loading work.multiplier(fast)
# Loading work.serdiv_sv_unit(fast)
# Loading work.serdiv(fast)
# Loading work.lzc(fast__2)
# Loading work.load_store_unit_sv_unit(fast)
# Loading work.load_store_unit(fast)
# Loading work.mmu_sv_unit(fast)
# Loading work.mmu(fast)
# Loading work.tlb_sv_unit(fast)
# Loading work.tlb(fast)
# Loading work.ptw_sv_unit(fast)
# Loading work.ptw(fast)
# Loading work.store_unit_sv_unit(fast)
# Loading work.store_unit(fast)
# Loading work.store_buffer_sv_unit(fast)
# Loading work.store_buffer(fast)
# Loading work.amo_buffer(fast)
# Loading work.fifo_v2(fast__8)
# Loading work.fifo_v3(fast__8)
# Loading work.load_unit_sv_unit(fast)
# Loading work.load_unit(fast)
# Loading work.shift_reg(fast)
# Loading work.shift_reg(fast__1)
# Loading work.lsu_bypass(fast)
# Loading work.commit_stage_sv_unit(fast)
# Loading work.commit_stage(fast)
# Loading work.csr_regfile_sv_unit(fast)
# Loading work.csr_regfile(fast)
# Loading work.perf_counters_sv_unit(fast)
# Loading work.perf_counters(fast)
# Loading work.controller_sv_unit(fast)
# Loading work.controller(fast)
# Loading work.wt_cache_pkg(fast)
# Loading work.wt_cache_subsystem_sv_unit(fast)
# Loading work.wt_cache_subsystem(fast)
# Loading work.wt_icache_sv_unit(fast)
# Loading work.wt_icache(fast)
# Loading work.lzc(fast__3)
# Loading work.lfsr_8bit(fast)
# Loading work.sram(fast__1)
# Loading work.SyncSpRamBeNx64(fast__1)
# Loading work.sram(fast__2)
# Loading work.wt_dcache_sv_unit(fast)
# Loading work.wt_dcache(fast)
# Loading work.wt_dcache_missunit_sv_unit(fast)
# Loading work.wt_dcache_missunit(fast)
# Loading work.lzc(fast__4)
# Loading work.lzc(fast__5)
# Loading work.lfsr_8bit(fast__1)
# Loading work.wt_dcache_ctrl_sv_unit(fast)
# Loading work.wt_dcache_ctrl(fast)
# Loading work.wt_dcache_wbuffer_sv_unit(fast)
# Loading work.wt_dcache_wbuffer(fast)
# Loading work.fifo_v2(fast__9)
# Loading work.fifo_v3(fast__9)
# Loading work.rrarbiter(fast__2)
# Loading work.rrarbiter(fast__3)
# Loading work.rrarbiter(fast__4)
# Loading work.wt_dcache_mem_sv_unit(fast)
# Loading work.wt_dcache_mem(fast)
# Loading work.rrarbiter(fast__5)
# Loading work.sram(fast__3)
# Loading work.wt_axi_adapter_sv_unit(fast)
# Loading work.wt_axi_adapter(fast)
# Loading work.fifo_v2(fast__10)
# Loading work.fifo_v3(fast__10)
# Loading work.fifo_v2(fast__11)
# Loading work.fifo_v3(fast__11)
# Loading work.fifo_v3(fast__12)
# Loading work.fifo_v3(fast__13)
# Loading work.std_cache_pkg(fast)
# Loading work.axi_shim_sv_unit(fast)
# Loading work.axi_shim(fast)
# Loading work.instruction_tracer_if_sv_unit(fast)
# Loading work.instruction_tracer_if(fast)
# Loading work.tb_sv_unit
# Loading work.top
# Loading work.decoder
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.AXI_BUS(fast)
# Loading work.AXI_BUS(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.apb_uart(rtl)#1
# Loading work.slib_input_sync(rtl)#1
# Loading work.slib_input_filter(rtl)#1
# Loading work.uart_interrupt(rtl)#1
# Loading work.slib_edge_detect(rtl)#1
# Loading work.uart_baudgen(rtl)#1
# Loading work.slib_clock_div(rtl)#1
# Loading work.slib_fifo(rtl)#1
# Loading work.slib_fifo(rtl)#2
# Loading work.uart_transmitter(rtl)#1
# Loading work.uart_receiver(rtl)#1
# Loading work.slib_counter(rtl)#1
# Loading work.slib_mv_filter(rtl)#1
# Loading work.slib_input_filter(rtl)#2
# ** Warning: (vsim-3017) tb_new/tb.sv(11): [TFMPC] - Too few port connections. Expected 16, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /top/decoder0 File: /misc/scratch/jrs/verif/jismi/verification_riscv_ariane/ariane/src/decoder.sv
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'is_illegal_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'instruction_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'branch_predict_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'ex_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'priv_lvl_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'debug_mode_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'fs_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'frm_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'tvm_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'tw_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'tsr_i'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'instruction_o'.
# ** Warning: (vsim-3722) tb_new/tb.sv(11): [TFMPC] - Missing connection for port 'is_control_flow_instr_o'.
# Loading /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-3770) Failed to find user specified function 'read_elf' in DPI precompiled library search list "/misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ns  Iteration: 0  Region: /ariane_tb_sv_unit File: tb/ariane_tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'get_section' in DPI precompiled library search list "/misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ns  Iteration: 0  Region: /ariane_tb_sv_unit File: tb/ariane_tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'read_section' in DPI precompiled library search list "/misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ns  Iteration: 0  Region: /ariane_tb_sv_unit File: tb/ariane_tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'read_section' in DPI precompiled library search list "/misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ns  Iteration: 0  Region: /ariane_tb_sv_unit File: tb/ariane_tb.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'debug_tick' in DPI precompiled library search list "/misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ns  Iteration: 0  Region: /SimDTM_sv_unit File: /misc/scratch/jrs/verif/jismi/verification_riscv_ariane/ariane/tb/common/SimDTM.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'jtag_tick' in DPI precompiled library search list "/misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ns  Iteration: 0  Region: /SimJTAG_sv_unit File: /misc/scratch/jrs/verif/jismi/verification_riscv_ariane/ariane/tb/common/SimJTAG.sv
#  log -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /ariane_tb/dut/i_ariane_peripherals/gen_uart/i_apb_uart/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /ariane_tb/dut/i_ariane_peripherals/gen_uart/i_apb_uart/UART_TXFF
# [TRACER] Output filename is: trace_hart_0000.log
# ** Fatal: (vsim-160) /misc/scratch/jrs/verif/jismi/verification_riscv_ariane/ariane/tb/common/SimDTM.sv(4): Null foreign function pointer encountered when calling 'debug_tick'
#    Time: 110 ns  Iteration: 1  Process: /ariane_tb/dut/genblk1/i_SimDTM/#ALWAYS#57 File: /misc/scratch/jrs/verif/jismi/verification_riscv_ariane/ariane/tb/common/SimDTM.sv
# Fatal error in Module SimDTM_sv_unit at /misc/scratch/jrs/verif/jismi/verification_riscv_ariane/ariane/tb/common/SimDTM.sv line 16
# 
# HDL call sequence:
# Stopped at /misc/scratch/jrs/verif/jismi/verification_riscv_ariane/ariane/tb/common/SimDTM.sv 16 Module SimDTM_sv_unit
# called from  /misc/scratch/jrs/verif/jismi/verification_riscv_ariane/ariane/tb/common/SimDTM.sv 68 Module SimDTM
# 
# 
# End time: 21:03:27 on Apr 18,2019, Elapsed time: 0:00:50
# Errors: 1, Warnings: 25
