Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Sun Apr  9 23:37:47 2023
| Host              : ws35 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -setup -nworst 3 -max_paths 3 -file FB1_uC_post_place_timing_summary.txt
| Design            : FB1_uC
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16541)
5. checking no_input_delay (2)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (76)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16541)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 32 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (66)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (76)
-------------------------------------
 There are 76 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.007        0.000                      0                89341        0.229        0.000                       0                 36302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                ------------           ----------      --------------
System_FB1_uC                                        {0.000 500.000}        1000.000        1.000           
afpga_lock_clk                                       {0.000 500.000}        1000.000        1.000           
clk                                                  {0.000 250.000}        500.000         2.000           
gt1_refclk                                           {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk                               {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                     {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk                            {0.000 5.000}          10.000          100.000         
hstdm_rxclk_1200_bank36_block6                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank36_block6_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank36_block6_div4              {0.000 3.334}          6.668           149.970         
ref_clk_p                                            {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0                                 {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10                                  {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100                                 {0.000 5.000}          10.000          100.000         
    hstdm_txclk_1200_bank36_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank60_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank69_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank71_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclkdiv2_local                            {0.000 1.667}          3.333           300.000         
    hstdm_txclkdiv2_local_1                          {0.000 1.667}          3.333           300.000         
    hstdm_txclkdiv2_local_2                          {0.000 1.667}          3.333           300.000         
    hstdm_txclkdiv2_local_3                          {0.000 1.667}          3.333           300.000         
  haps_infra_clk_160                                 {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200                                 {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync                           {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3                                {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                                   {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                                           999.140        0.000                      0                    4      499.427        0.000                       0                    34  
clk                                                      238.105        0.000                      0                  132      249.725        0.000                       0                   141  
gt1_refclk                                                 9.547        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                           4.434        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                           4.242        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                           4.353        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                           4.305        0.000                      0                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                                        2.829        0.000                      0                 5391        0.519        0.000                       0                  2830  
    txoutclk_out[2]                                        1.628        0.000                      0                11045        0.511        0.000                       0                  5128  
hstdm_rxclk_1200_bank36_block6                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank36_block6_div2                      1.007        0.000                      0                 3444        0.890        0.000                       0                  2690  
    hstdm_rxclk_1200_bank36_block6_div4                    4.182        0.000                      0                 1144        1.896        0.000                       0                   959  
ref_clk_p                                                                                                                        2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                             8.501        0.000                       0                     3  
  haps_infra_clk_10                                       96.169        0.000                      0                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                                       2.924        0.000                      0                 9251        1.500        0.000                       0                  4636  
    hstdm_txclk_1200_bank36_clkoutphy_net                                                                                        0.229        0.000                       0                     9  
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                     3  
    hstdm_txclk_1200_bank60_clkoutphy_net                                                                                        0.229        0.000                       0                     4  
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                     6  
    hstdm_txclk_1200_bank69_clkoutphy_net                                                                                        0.229        0.000                       0                     3  
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                     5  
    hstdm_txclk_1200_bank71_clkoutphy_net                                                                                        0.229        0.000                       0                     3  
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                     5  
    hstdm_txclkdiv2_local                                  2.105        0.000                      0                  132        1.392        0.000                       0                   138  
    hstdm_txclkdiv2_local_1                                2.173        0.000                      0                  330        1.392        0.000                       0                   342  
    hstdm_txclkdiv2_local_2                                1.903        0.000                      0                  264        1.392        0.000                       0                   274  
    hstdm_txclkdiv2_local_3                                2.115        0.000                      0                  264        1.392        0.000                       0                   274  
  haps_infra_clk_160                                                                                                             4.751        0.000                       0                     2  
  haps_infra_clk_200                                       3.727        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync                                17.894        0.000                      0                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                                      3.955        0.000                      0                38845        3.427        0.000                       0                 16075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------  
input port clock                               System_FB1_uC                                      336.329        0.000                      0                    2  
clk                                            System_FB1_uC                                      472.848        0.000                      0                    2  
hstdm_rxclk_1200_bank36_block6_div2            System_FB1_uC                                      335.757        0.000                      0                    2  
input port clock                               clk                                                 72.378        0.000                      0                  133  
hstdm_rxclk_1200_bank36_block6_div2            clk                                                229.236        0.000                      0                  131  
hstdm_rxclk_1200_bank36_block6_div4            hstdm_rxclk_1200_bank36_block6_div2                  2.087        0.000                      0                  168  
hstdm_rxclk_1200_bank36_block6_div2            hstdm_rxclk_1200_bank36_block6_div4                  2.647        0.000                      0                  378  
haps_infra_clk_100                             ref_clk_p                                            5.144        0.000                      0                    1  
ref_clk_p                                      haps_infra_clk_100                                   4.643        0.000                      0                    1  
hstdm_txclkdiv2_local                          hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV        5.946        0.000                      0                    8  
hstdm_txclkdiv2_local_1                        hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV        5.937        0.000                      0                   20  
hstdm_txclkdiv2_local_2                        hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV        5.965        0.000                      0                   16  
hstdm_txclkdiv2_local_3                        hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV        5.961        0.000                      0                   16  
input port clock                               hstdm_txclkdiv2_local                              183.015        0.000                      0                    2  
clk                                            hstdm_txclkdiv2_local                              130.592        0.000                      0                    8  
hstdm_rxclk_1200_bank36_block6_div2            hstdm_txclkdiv2_local                              152.369        0.000                      0                    4  
clk                                            hstdm_txclkdiv2_local_1                            228.954        0.000                      0                   20  
clk                                            hstdm_txclkdiv2_local_2                            234.921        0.000                      0                   16  
clk                                            hstdm_txclkdiv2_local_3                            235.376        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------  
**async_default**                    clk                                  clk                                      488.625        0.000                      0                  136  
**async_default**                    haps_infra_clk_10                    haps_infra_clk_10                         99.175        0.000                      0                   69  
**async_default**                    haps_infra_clk_100                   haps_infra_clk_100                         7.351        0.000                      0                  738  
**async_default**                    haps_infra_clk_50_2_sync             haps_infra_clk_50_2_sync                  17.911        0.000                      0                  118  
**async_default**                    haps_infra_clk_umr3                  haps_infra_clk_umr3                        4.947        0.000                      0                11352  
**async_default**                    hstdm_rxclk_1200_bank36_block6_div4  hstdm_rxclk_1200_bank36_block6_div4        5.125        0.000                      0                  449  
**async_default**                    rxoutclk_out[2]                      rxoutclk_out[2]                            4.375        0.000                      0                    8  
**async_default**                    txoutclk_out[2]                      txoutclk_out[2]                            3.433        0.000                      0                  603  
**default**                          clk                                                                            52.412        0.000                      0                  133  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :            0  Failing Endpoints,  Worst Slack      999.140ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.140ns  (required time - arrival time)
  Source:                 dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.352ns (49.369%)  route 0.361ns (50.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 1005.223 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.407ns
    Clock Pessimism Removal (CPR):    1.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.320ns (routing 3.389ns, distribution 0.931ns)
  Clock Net Delay (Destination): 3.857ns (routing 3.089ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        1.374     2.059    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.087 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, estimated)       4.320     6.407    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X36Y761        SRLC32E                                      r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     6.759 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q31
                         net (fo=1, estimated)        0.361     7.120    dut_inst/alu1/CDO
    SLICE_X30Y763        SRLC32E                                      r  dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.925  1001.342    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1001.366 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, estimated)       3.857  1005.223    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X30Y763        SRLC32E                                      r  dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1/CLK
                         clock pessimism              1.085  1006.308    
                         clock uncertainty           -0.035  1006.273    
    SLICE_X30Y763        SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1006.260    dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1
  -------------------------------------------------------------------
                         required time                       1006.260    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                999.140    

Slack (MET) :             999.140ns  (required time - arrival time)
  Source:                 dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.352ns (49.369%)  route 0.361ns (50.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 1005.223 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.407ns
    Clock Pessimism Removal (CPR):    1.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.320ns (routing 3.389ns, distribution 0.931ns)
  Clock Net Delay (Destination): 3.857ns (routing 3.089ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        1.374     2.059    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.087 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, estimated)       4.320     6.407    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X36Y761        SRLC32E                                      r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     6.759 f  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q31
                         net (fo=1, estimated)        0.361     7.120    dut_inst/alu1/CDO
    SLICE_X30Y763        SRLC32E                                      f  dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.925  1001.342    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1001.366 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, estimated)       3.857  1005.223    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X30Y763        SRLC32E                                      r  dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1/CLK
                         clock pessimism              1.085  1006.308    
                         clock uncertainty           -0.035  1006.273    
    SLICE_X30Y763        SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1006.260    dut_inst/alu1/result_1_cry_10_RNI56DH4_241903_cfg1
  -------------------------------------------------------------------
                         required time                       1006.260    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                999.140    

Slack (MET) :             999.298ns  (required time - arrival time)
  Source:                 dut_inst/alu1/result_1_cry_2_RNI2URE4_366535_cfg8/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/alu1/result_1_cry_2_RNISNRE4_453057_cfg9/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.352ns (61.005%)  route 0.225ns (38.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 1005.220 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.422ns
    Clock Pessimism Removal (CPR):    1.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.335ns (routing 3.389ns, distribution 0.946ns)
  Clock Net Delay (Destination): 3.854ns (routing 3.089ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        1.374     2.059    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.087 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, estimated)       4.335     6.422    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X30Y763        SRLC32E                                      r  dut_inst/alu1/result_1_cry_2_RNI2URE4_366535_cfg8/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y763        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     6.774 r  dut_inst/alu1/result_1_cry_2_RNI2URE4_366535_cfg8/Q31
                         net (fo=1, estimated)        0.225     6.999    dut_inst/alu1/CDO_7
    SLICE_X30Y760        SRLC32E                                      r  dut_inst/alu1/result_1_cry_2_RNISNRE4_453057_cfg9/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.925  1001.342    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1001.366 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X0Y12 (CLOCK_ROOT)   net (fo=33, estimated)       3.854  1005.220    dut_inst/alu1/ufpga_lock_clk_o
    SLR Crossing[1->2]   
    SLICE_X30Y760        SRLC32E                                      r  dut_inst/alu1/result_1_cry_2_RNISNRE4_453057_cfg9/CLK
                         clock pessimism              1.126  1006.346    
                         clock uncertainty           -0.035  1006.311    
    SLICE_X30Y760        SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1006.298    dut_inst/alu1/result_1_cry_2_RNISNRE4_453057_cfg9
  -------------------------------------------------------------------
                         required time                       1006.298    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                999.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y164  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI3V7H4_54464_cfg5/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI3V7H4_54464_cfg5/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI1ODL4_66792_cfg4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X30Y763  dut_inst/alu1/result_1_cry_10_RNI3V7H4_54464_cfg5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      238.105ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      249.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             238.105ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            247.400ns  (MaxDelay Path 247.400ns)
  Data Path Delay:        3.322ns  (logic 0.761ns (22.907%)  route 2.561ns (77.093%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 247.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    B57                                               0.000     6.000 r  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    B57                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.761     6.761 r  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.761    rst_n_ibuf/OUT
    B57                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.761 r  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        2.561     9.322    dut_inst/rst_n
    SLR Crossing[3->2]   
    SLICE_X9Y876         FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                  247.400   247.400    
    SLICE_X9Y876         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027   247.427    dut_inst/aptn_reset_sync_rst_n_2
  -------------------------------------------------------------------
                         required time                        247.427    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                238.105    

Slack (MET) :             238.105ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            247.400ns  (MaxDelay Path 247.400ns)
  Data Path Delay:        3.322ns  (logic 0.761ns (22.907%)  route 2.561ns (77.093%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 247.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    B57                                               0.000     6.000 f  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    B57                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.761     6.761 f  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.761    rst_n_ibuf/OUT
    B57                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.761 f  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        2.561     9.322    dut_inst/rst_n
    SLR Crossing[3->2]   
    SLICE_X9Y876         FDRE                                         f  dut_inst/aptn_reset_sync_rst_n_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                  247.400   247.400    
    SLICE_X9Y876         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027   247.427    dut_inst/aptn_reset_sync_rst_n_2
  -------------------------------------------------------------------
                         required time                        247.427    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                238.105    

Slack (MET) :             239.140ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            247.400ns  (MaxDelay Path 247.400ns)
  Data Path Delay:        1.985ns  (logic 0.479ns (24.129%)  route 1.506ns (75.871%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Inter-SLR Compensation: 0.298ns  (DPD * DF)
    Data Path Delay         (DPD):    1.985ns
    Derating Factor          (DF):    0.150
  Timing Exception:       MaxDelay Path -high_priority 247.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    B57                                               0.000     6.000 r  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    B57                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.479     6.479 r  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.479    rst_n_ibuf/OUT
    B57                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.479 r  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        1.506     7.985    dut_inst/rst_n
    SLR Crossing[3->2]   
    SLICE_X9Y876         FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                  247.400   247.400    
                         inter-SLR compensation      -0.298   247.102    
    SLICE_X9Y876         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023   247.125    dut_inst/aptn_reset_sync_rst_n_2
  -------------------------------------------------------------------
                         required time                        247.125    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                239.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         500.000     498.501    BUFGCE_X1Y255  clk_bufg/I
Min Period        n/a     FDRE/C    n/a            0.550         500.000     499.450    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
Min Period        n/a     FDRE/C    n/a            0.550         500.000     499.450    SLICE_X10Y872  dut_inst/aptn_reset_sync_rst_n_0/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X10Y872  dut_inst/aptn_reset_sync_rst_n_0/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X11Y870  dut_inst/aptn_reset_sync_rst_n/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         250.000     249.725    SLICE_X10Y872  dut_inst/aptn_reset_sync_rst_n_0/C



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.547ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.240ns (55.300%)  route 0.194ns (44.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.647ns (routing 0.000ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.000ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.647     1.385    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y525       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.483 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, estimated)        0.168     1.651    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X430Y525       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     1.793 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.819    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.519    10.887    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.487    11.374    
                         clock uncertainty           -0.035    11.339    
    SLICE_X430Y525       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.366    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.240ns (55.300%)  route 0.194ns (44.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.647ns (routing 0.000ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.000ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.647     1.385    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y525       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.483 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, estimated)        0.168     1.651    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X430Y525       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     1.793 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.819    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.519    10.887    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.487    11.374    
                         clock uncertainty           -0.035    11.339    
    SLICE_X430Y525       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.366    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.240ns (55.300%)  route 0.194ns (44.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.647ns (routing 0.000ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.000ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.647     1.385    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y525       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.483 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/Q
                         net (fo=3, estimated)        0.168     1.651    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[0]
    SLICE_X430Y525       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     1.793 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.819    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X430Y525       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, estimated)        0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, estimated)        0.519    10.887    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X430Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.487    11.374    
                         clock uncertainty           -0.035    11.339    
    SLICE_X430Y525       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.366    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  9.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y199  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X430Y525  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.434ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.139ns (23.090%)  route 0.463ns (76.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.308ns = ( 5.641 - 5.333 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.586     0.586    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y484       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y484       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.685 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, estimated)        0.164     0.849    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X430Y482       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.889 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, estimated)        0.299     1.188    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X431Y482       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.308     5.641    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y482       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.000     5.641    
                         clock uncertainty           -0.046     5.595    
    SLICE_X431Y482       FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     5.622    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.622    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.139ns (23.090%)  route 0.463ns (76.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.308ns = ( 5.641 - 5.333 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.586     0.586    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y484       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y484       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.685 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, estimated)        0.164     0.849    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X430Y482       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.889 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, estimated)        0.299     1.188    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X431Y482       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.308     5.641    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y482       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.000     5.641    
                         clock uncertainty           -0.046     5.595    
    SLICE_X431Y482       FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     5.622    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.622    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.162ns (28.076%)  route 0.415ns (71.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.369ns = ( 5.702 - 5.333 ) 
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.528     0.528    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y482       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y482       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.627 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, estimated)        0.201     0.828    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y482       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.891 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, estimated)        0.214     1.105    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X430Y483       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.369     5.702    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y483       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.000     5.702    
                         clock uncertainty           -0.046     5.656    
    SLICE_X430Y483       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.614    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.614    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  4.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y482  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.273ns (30.952%)  route 0.609ns (69.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.455ns = ( 5.788 - 5.333 ) 
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.576     0.576    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.673 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.242     0.915    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y508       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.176     1.091 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, estimated)       0.367     1.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.455     5.788    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.788    
                         clock uncertainty           -0.046     5.742    
    SLICE_X430Y510       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.700    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.700    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.273ns (30.952%)  route 0.609ns (69.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.455ns = ( 5.788 - 5.333 ) 
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.576     0.576    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.673 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.242     0.915    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y508       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.176     1.091 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, estimated)       0.367     1.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X430Y510       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.455     5.788    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.788    
                         clock uncertainty           -0.046     5.742    
    SLICE_X430Y510       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.700    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.700    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.273ns (30.952%)  route 0.609ns (69.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.455ns = ( 5.788 - 5.333 ) 
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.576     0.576    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y509       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.673 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.242     0.915    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y508       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.176     1.091 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, estimated)       0.367     1.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.455     5.788    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.000     5.788    
                         clock uncertainty           -0.046     5.742    
    SLICE_X430Y510       FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042     5.700    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.700    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  4.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.353ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.138ns (18.956%)  route 0.590ns (81.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 5.741 - 5.333 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.572     0.572    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y513       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.671 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.234     0.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y514       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     0.944 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, estimated)       0.356     1.300    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.408     5.741    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.741    
                         clock uncertainty           -0.046     5.695    
    SLICE_X431Y516       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.653    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.653    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.138ns (18.956%)  route 0.590ns (81.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 5.741 - 5.333 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.572     0.572    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y513       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.671 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.234     0.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y514       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     0.944 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, estimated)       0.356     1.300    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y516       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.408     5.741    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.741    
                         clock uncertainty           -0.046     5.695    
    SLICE_X431Y516       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.653    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.653    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.138ns (18.956%)  route 0.590ns (81.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 5.741 - 5.333 ) 
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.572     0.572    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y513       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.671 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.234     0.905    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y514       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     0.944 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, estimated)       0.356     1.300    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.408     5.741    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y516       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.000     5.741    
                         clock uncertainty           -0.046     5.695    
    SLICE_X431Y516       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     5.653    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.653    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  4.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y514  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :            0  Failing Endpoints,  Worst Slack        4.305ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.136ns (21.830%)  route 0.487ns (78.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.414ns = ( 5.747 - 5.333 ) 
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.731     0.731    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y517       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.828 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.181     1.009    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y520       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.048 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, estimated)       0.306     1.354    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y521       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.414     5.747    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y521       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.747    
                         clock uncertainty           -0.046     5.701    
    SLICE_X431Y521       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.136ns (21.830%)  route 0.487ns (78.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.414ns = ( 5.747 - 5.333 ) 
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.731     0.731    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y517       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.828 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.181     1.009    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y520       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.048 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, estimated)       0.306     1.354    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y521       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.414     5.747    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y521       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.000     5.747    
                         clock uncertainty           -0.046     5.701    
    SLICE_X431Y521       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.136ns (21.830%)  route 0.487ns (78.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.414ns = ( 5.747 - 5.333 ) 
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.731     0.731    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y517       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.828 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, estimated)        0.181     1.009    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y520       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     1.048 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, estimated)       0.306     1.354    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y521       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, estimated)       0.414     5.747    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y521       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.000     5.747    
                         clock uncertainty           -0.046     5.701    
    SLICE_X431Y521       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     5.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  4.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y519  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y519  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y519  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y517  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y519  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.829ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxheader_to_fifo_lane1_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.841ns (35.620%)  route 1.520ns (64.379%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.829 - 5.333 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.401ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.354ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.530     1.759    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxusrclk_out
    SLICE_X429Y498       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxheader_to_fifo_lane1_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y498       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.855 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxheader_to_fifo_lane1_i_reg[1]/Q
                         net (fo=5, estimated)        0.369     2.224    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_8__0_0[1]
    SLICE_X425Y493       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     2.373 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_22__0/O
                         net (fo=1, estimated)        0.231     2.604    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_22__0_n_0
    SLICE_X426Y493       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.754 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_8__0/O
                         net (fo=3, estimated)        0.216     2.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_8__0_n_0
    SLICE_X426Y498       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     3.121 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_15__0/O
                         net (fo=2, estimated)        0.397     3.518    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[3]_1
    SLICE_X423Y490       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     3.713 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state[3]_i_5__0/O
                         net (fo=3, estimated)        0.249     3.962    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state[3]_i_5__0_n_0
    SLICE_X423Y491       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     4.062 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state[0]_i_1__0/O
                         net (fo=1, routed)           0.058     4.120    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/p_0_in[0]
    SLICE_X423Y491       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.291     6.829    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X423Y491       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[0]/C
                         clock pessimism              0.139     6.968    
                         clock uncertainty           -0.046     6.922    
    SLICE_X423Y491       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.949    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxheader_to_fifo_lane1_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.841ns (35.620%)  route 1.520ns (64.379%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.829 - 5.333 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.401ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.354ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.530     1.759    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxusrclk_out
    SLICE_X429Y498       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxheader_to_fifo_lane1_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y498       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.855 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxheader_to_fifo_lane1_i_reg[1]/Q
                         net (fo=5, estimated)        0.369     2.224    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_8__0_0[1]
    SLICE_X425Y493       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     2.373 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_22__0/O
                         net (fo=1, estimated)        0.231     2.604    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_22__0_n_0
    SLICE_X426Y493       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.754 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_8__0/O
                         net (fo=3, estimated)        0.216     2.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_8__0_n_0
    SLICE_X426Y498       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     3.121 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_15__0/O
                         net (fo=2, estimated)        0.397     3.518    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[3]_1
    SLICE_X423Y490       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     3.713 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state[3]_i_5__0/O
                         net (fo=3, estimated)        0.249     3.962    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state[3]_i_5__0_n_0
    SLICE_X423Y491       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     4.062 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state[0]_i_1__0/O
                         net (fo=1, routed)           0.058     4.120    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/p_0_in[0]
    SLICE_X423Y491       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.291     6.829    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X423Y491       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[0]/C
                         clock pessimism              0.139     6.968    
                         clock uncertainty           -0.046     6.922    
    SLICE_X423Y491       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.949    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxheader_to_fifo_lane1_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.824ns (35.487%)  route 1.498ns (64.513%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 6.827 - 5.333 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.401ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.354ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.530     1.759    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxusrclk_out
    SLICE_X429Y498       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxheader_to_fifo_lane1_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y498       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     1.855 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/rxheader_to_fifo_lane1_i_reg[1]/Q
                         net (fo=5, estimated)        0.369     2.224    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_8__0_0[1]
    SLICE_X425Y493       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     2.373 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_22__0/O
                         net (fo=1, estimated)        0.231     2.604    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_22__0_n_0
    SLICE_X426Y493       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.754 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_8__0/O
                         net (fo=3, estimated)        0.216     2.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_8__0_n_0
    SLICE_X426Y498       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     3.121 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/descrambler_64b66b_gtx0_lane1_i/pol_state[3]_i_15__0/O
                         net (fo=2, estimated)        0.397     3.518    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[3]_1
    SLICE_X423Y490       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     3.713 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state[3]_i_5__0/O
                         net (fo=3, estimated)        0.262     3.975    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state[3]_i_5__0_n_0
    SLICE_X423Y494       LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.058 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state[2]_i_1__0/O
                         net (fo=1, routed)           0.023     4.081    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/p_0_in[2]
    SLICE_X423Y494       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.289     6.827    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X423Y494       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[2]/C
                         clock pessimism              0.139     6.966    
                         clock uncertainty           -0.046     6.920    
    SLICE_X423Y494       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/polarity_check_lane1_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  2.866    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.006       0.519      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.006       0.519      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.006       0.519      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.628ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.724ns (20.516%)  route 2.805ns (79.484%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 6.721 - 5.333 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.258ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.234ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.335     1.564    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X430Y524       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y524       FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.662 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=4, estimated)        0.198     1.860    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X430Y524       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.034 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[4]_i_2/O
                         net (fo=4, estimated)        0.122     2.156    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[4]_i_2_n_0
    SLICE_X431Y524       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.276 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/s_axi_tx_tready_i_3/O
                         net (fo=5, estimated)        0.225     2.501    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/s_axi_tx_tready_i_3_n_0
    SLICE_X431Y525       LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     2.585 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/s_axi_tx_tready_i_1/O
                         net (fo=50, estimated)       0.815     3.400    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[1]_0
    SLICE_X426Y490       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.084     3.484 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[55]_i_4/O
                         net (fo=8, estimated)        0.679     4.163    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/TX_DATA_reg[63]
    SLICE_X424Y526       LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.164     4.327 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/TX_DATA[63]_i_1/O
                         net (fo=56, estimated)       0.766     5.093    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[63]_0
    SLICE_X418Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.184     6.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/user_clk
    SLICE_X418Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[20]/C
                         clock pessimism              0.118     6.840    
                         clock uncertainty           -0.046     6.793    
    SLICE_X418Y526       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     6.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.724ns (20.516%)  route 2.805ns (79.484%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 6.721 - 5.333 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.258ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.234ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.335     1.564    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X430Y524       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y524       FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.662 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=4, estimated)        0.198     1.860    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X430Y524       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.034 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[4]_i_2/O
                         net (fo=4, estimated)        0.122     2.156    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[4]_i_2_n_0
    SLICE_X431Y524       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.276 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/s_axi_tx_tready_i_3/O
                         net (fo=5, estimated)        0.225     2.501    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/s_axi_tx_tready_i_3_n_0
    SLICE_X431Y525       LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     2.585 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/s_axi_tx_tready_i_1/O
                         net (fo=50, estimated)       0.815     3.400    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[1]_0
    SLICE_X426Y490       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.084     3.484 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[55]_i_4/O
                         net (fo=8, estimated)        0.679     4.163    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/TX_DATA_reg[63]
    SLICE_X424Y526       LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.164     4.327 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/TX_DATA[63]_i_1/O
                         net (fo=56, estimated)       0.766     5.093    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[63]_0
    SLICE_X418Y526       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.184     6.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/user_clk
    SLICE_X418Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[20]/C
                         clock pessimism              0.118     6.840    
                         clock uncertainty           -0.046     6.793    
    SLICE_X418Y526       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     6.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.724ns (20.516%)  route 2.805ns (79.484%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 6.721 - 5.333 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.335ns (routing 0.258ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.234ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.335     1.564    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X430Y524       FDSE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y524       FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.662 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[8]/Q
                         net (fo=4, estimated)        0.198     1.860    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[8]
    SLICE_X430Y524       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.034 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[4]_i_2/O
                         net (fo=4, estimated)        0.122     2.156    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[4]_i_2_n_0
    SLICE_X431Y524       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     2.276 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/s_axi_tx_tready_i_3/O
                         net (fo=5, estimated)        0.225     2.501    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/s_axi_tx_tready_i_3_n_0
    SLICE_X431Y525       LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     2.585 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/s_axi_tx_tready_i_1/O
                         net (fo=50, estimated)       0.815     3.400    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[1]_0
    SLICE_X426Y490       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.084     3.484 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[55]_i_4/O
                         net (fo=8, estimated)        0.679     4.163    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/TX_DATA_reg[63]
    SLICE_X424Y526       LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.164     4.327 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/TX_DATA[63]_i_1/O
                         net (fo=56, estimated)       0.766     5.093    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[63]_0
    SLICE_X418Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.184     6.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/user_clk
    SLICE_X418Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[22]/C
                         clock pessimism              0.118     6.840    
                         clock uncertainty           -0.046     6.793    
    SLICE_X418Y526       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072     6.721    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_tx_aurora_lane_3_i/sym_gen_i/TX_DATA_reg[22]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                  1.628    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.118       0.511      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.118       0.511      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.118       0.511      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6
  To Clock:  hstdm_rxclk_1200_bank36_block6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block6
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_M48 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  hstdm_rxclk_1200_bank36_block6_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div2 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.804ns (39.354%)  route 1.239ns (60.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 5.732 - 3.334 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    1.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.001ns, distribution 1.056ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.001ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     1.057     3.847    cpm_rcv_HSTDM_4_FB1_B2_D_9/fifo_rd_clk
    BITSLICE_RX_TX_X0Y934
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y934
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.765     4.612 r  cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.bitslice_rx_data/Q[2]
                         net (fo=4, estimated)        0.500     5.112    cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.Q_odata[2]
    SLICE_X1Y1077        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.039     5.151 r  cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=2, estimated)        0.739     5.890    cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X15Y1047       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     0.733     5.732    cpm_rcv_HSTDM_4_FB1_B2_D_9/rxclkdiv2
    SLICE_X15Y1047       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[2]/C
                         clock pessimism              1.173     6.905    
                         clock uncertainty           -0.035     6.870    
    SLICE_X15Y1047       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.897    cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          6.897    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div2 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.804ns (39.354%)  route 1.239ns (60.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 5.732 - 3.334 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    1.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.001ns, distribution 1.056ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.001ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     1.057     3.847    cpm_rcv_HSTDM_4_FB1_B2_D_9/fifo_rd_clk
    BITSLICE_RX_TX_X0Y934
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y934
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.765     4.612 f  cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.bitslice_rx_data/Q[2]
                         net (fo=4, estimated)        0.500     5.112    cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.Q_odata[2]
    SLICE_X1Y1077        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.039     5.151 f  cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=2, estimated)        0.739     5.890    cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X15Y1047       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     0.733     5.732    cpm_rcv_HSTDM_4_FB1_B2_D_9/rxclkdiv2
    SLICE_X15Y1047       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[2]/C
                         clock pessimism              1.173     6.905    
                         clock uncertainty           -0.035     6.870    
    SLICE_X15Y1047       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.897    cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          6.897    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div2 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.792ns (39.015%)  route 1.238ns (60.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 5.726 - 3.334 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    1.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.001ns, distribution 1.056ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     2.762    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.790 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     1.057     3.847    cpm_rcv_HSTDM_4_FB1_B2_D_9/fifo_rd_clk
    BITSLICE_RX_TX_X0Y934
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y934
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[1])
                                                      0.694     4.541 r  cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.bitslice_rx_data/Q[1]
                         net (fo=4, estimated)        0.484     5.025    cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.Q_odata[1]
    SLICE_X1Y1077        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     5.123 r  cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, estimated)        0.754     5.877    cpm_rcv_HSTDM_4_FB1_B2_D_9/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X15Y1048       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     0.727     5.726    cpm_rcv_HSTDM_4_FB1_B2_D_9/rxclkdiv2
    SLICE_X15Y1048       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[0]/C
                         clock pessimism              1.173     6.899    
                         clock uncertainty           -0.035     6.864    
    SLICE_X15Y1048       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     6.891    cpm_rcv_HSTDM_4_FB1_B2_D_9/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  1.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block6_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y905  cpm_rcv_HSTDM_4_FB1_B2_A_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div4
  To Clock:  hstdm_rxclk_1200_bank36_block6_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.182ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/channel_id[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/data_equal_to_pattern_ref/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.550ns (23.197%)  route 1.821ns (76.803%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 9.217 - 6.668 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.000ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.000ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.931     3.845    hstdm_trainer_6/rxclkdiv4
    SLICE_X6Y1031        FDCE                                         r  hstdm_trainer_6/channel_id[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1031        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.943 r  hstdm_trainer_6/channel_id[0]/Q
                         net (fo=242, estimated)      0.779     4.722    hstdm_trainer_6/CO0_3
    SLICE_X13Y1067       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.871 r  hstdm_trainer_6/data_in_wire_16[1]/O
                         net (fo=1, estimated)        0.202     5.073    hstdm_trainer_6/N_434
    SLICE_X11Y1066       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     5.135 r  hstdm_trainer_6/data_in_wire_24[1]/O
                         net (fo=1, estimated)        0.429     5.564    hstdm_trainer_6/N_498
    SLICE_X11Y1043       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     5.664 r  hstdm_trainer_6/data_in_wire_41[1]/O
                         net (fo=3, estimated)        0.172     5.836    hstdm_trainer_6/data_in_wire[1]
    SLICE_X11Y1045       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     5.936 r  hstdm_trainer_6/data_equal_to_pattern_ref_2_2/O
                         net (fo=1, estimated)        0.171     6.107    hstdm_trainer_6/data_equal_to_pattern_ref_2_2
    SLICE_X12Y1045       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     6.148 r  hstdm_trainer_6/data_equal_to_pattern_ref_2_0/O
                         net (fo=1, routed)           0.068     6.216    hstdm_trainer_6/data_equal_to_pattern_ref_2_0
    SLICE_X12Y1045       FDRE                                         r  hstdm_trainer_6/data_equal_to_pattern_ref/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.775     9.217    hstdm_trainer_6/rxclkdiv4
    SLICE_X12Y1045       FDRE                                         r  hstdm_trainer_6/data_equal_to_pattern_ref/C
                         clock pessimism              1.190    10.407    
                         clock uncertainty           -0.035    10.371    
    SLICE_X12Y1045       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.398    hstdm_trainer_6/data_equal_to_pattern_ref
  -------------------------------------------------------------------
                         required time                         10.398    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/channel_id[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/data_equal_to_pattern_ref/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.550ns (23.197%)  route 1.821ns (76.803%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 9.217 - 6.668 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.000ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.000ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.931     3.845    hstdm_trainer_6/rxclkdiv4
    SLICE_X6Y1031        FDCE                                         r  hstdm_trainer_6/channel_id[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1031        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.943 f  hstdm_trainer_6/channel_id[0]/Q
                         net (fo=242, estimated)      0.779     4.722    hstdm_trainer_6/CO0_3
    SLICE_X13Y1067       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.871 r  hstdm_trainer_6/data_in_wire_16[1]/O
                         net (fo=1, estimated)        0.202     5.073    hstdm_trainer_6/N_434
    SLICE_X11Y1066       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     5.135 r  hstdm_trainer_6/data_in_wire_24[1]/O
                         net (fo=1, estimated)        0.429     5.564    hstdm_trainer_6/N_498
    SLICE_X11Y1043       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     5.664 r  hstdm_trainer_6/data_in_wire_41[1]/O
                         net (fo=3, estimated)        0.172     5.836    hstdm_trainer_6/data_in_wire[1]
    SLICE_X11Y1045       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     5.936 r  hstdm_trainer_6/data_equal_to_pattern_ref_2_2/O
                         net (fo=1, estimated)        0.171     6.107    hstdm_trainer_6/data_equal_to_pattern_ref_2_2
    SLICE_X12Y1045       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     6.148 r  hstdm_trainer_6/data_equal_to_pattern_ref_2_0/O
                         net (fo=1, routed)           0.068     6.216    hstdm_trainer_6/data_equal_to_pattern_ref_2_0
    SLICE_X12Y1045       FDRE                                         r  hstdm_trainer_6/data_equal_to_pattern_ref/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.775     9.217    hstdm_trainer_6/rxclkdiv4
    SLICE_X12Y1045       FDRE                                         r  hstdm_trainer_6/data_equal_to_pattern_ref/C
                         clock pessimism              1.190    10.407    
                         clock uncertainty           -0.035    10.371    
    SLICE_X12Y1045       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.398    hstdm_trainer_6/data_equal_to_pattern_ref
  -------------------------------------------------------------------
                         required time                         10.398    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/channel_id[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/data_equal_to_pattern_ref/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.550ns (23.197%)  route 1.821ns (76.803%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 9.217 - 6.668 ) 
    Source Clock Delay      (SCD):    3.845ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.000ns, distribution 0.931ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.000ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.931     3.845    hstdm_trainer_6/rxclkdiv4
    SLICE_X6Y1031        FDCE                                         r  hstdm_trainer_6/channel_id[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1031        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.943 r  hstdm_trainer_6/channel_id[0]/Q
                         net (fo=242, estimated)      0.779     4.722    hstdm_trainer_6/CO0_3
    SLICE_X13Y1067       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.871 f  hstdm_trainer_6/data_in_wire_16[1]/O
                         net (fo=1, estimated)        0.202     5.073    hstdm_trainer_6/N_434
    SLICE_X11Y1066       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     5.135 f  hstdm_trainer_6/data_in_wire_24[1]/O
                         net (fo=1, estimated)        0.429     5.564    hstdm_trainer_6/N_498
    SLICE_X11Y1043       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     5.664 f  hstdm_trainer_6/data_in_wire_41[1]/O
                         net (fo=3, estimated)        0.172     5.836    hstdm_trainer_6/data_in_wire[1]
    SLICE_X11Y1045       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     5.936 f  hstdm_trainer_6/data_equal_to_pattern_ref_2_2/O
                         net (fo=1, estimated)        0.171     6.107    hstdm_trainer_6/data_equal_to_pattern_ref_2_2
    SLICE_X12Y1045       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     6.148 f  hstdm_trainer_6/data_equal_to_pattern_ref_2_0/O
                         net (fo=1, routed)           0.068     6.216    hstdm_trainer_6/data_equal_to_pattern_ref_2_0
    SLICE_X12Y1045       FDRE                                         f  hstdm_trainer_6/data_equal_to_pattern_ref/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.775     9.217    hstdm_trainer_6/rxclkdiv4
    SLICE_X12Y1045       FDRE                                         r  hstdm_trainer_6/data_equal_to_pattern_ref/C
                         clock pessimism              1.190    10.407    
                         clock uncertainty           -0.035    10.371    
    SLICE_X12Y1045       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.398    hstdm_trainer_6/data_equal_to_pattern_ref
  -------------------------------------------------------------------
                         required time                         10.398    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  4.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block6_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y905  cpm_rcv_HSTDM_4_FB1_B2_A_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y886  cpm_rcv_HSTDM_4_FB1_B2_A_10/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y887  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y205  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y150  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       96.169ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.169ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.448ns (12.281%)  route 3.200ns (87.719%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 98.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 1.106ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.759ns (routing 1.002ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.017    -0.701    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X419Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y535       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096    -0.605 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]/Q
                         net (fo=113, estimated)      0.792     0.187    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]_0
    SLICE_X423Y534       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     0.335 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[27]_i_5/O
                         net (fo=24, estimated)       0.324     0.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]_3
    SLICE_X422Y530       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     0.697 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_9/O
                         net (fo=1, estimated)        0.478     1.175    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_9_n_0
    SLICE_X419Y530       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     1.214 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_7/O
                         net (fo=1, estimated)        0.661     1.875    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv_reg[5]_1
    SLICE_X425Y530       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     1.939 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv[5]_i_2/O
                         net (fo=1, estimated)        0.398     2.337    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/srb32_dlm\\.srb_data_rd[2]
    SLICE_X430Y523       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     2.400 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_1/O
                         net (fo=2, estimated)        0.547     2.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[5]
    SLICE_X421Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.040    96.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.201    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.225 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.759    98.984    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X421Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]/C
                         clock pessimism              0.211    99.196    
                         clock uncertainty           -0.106    99.090    
    SLICE_X421Y517       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    99.117    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]
  -------------------------------------------------------------------
                         required time                         99.117    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                 96.169    

Slack (MET) :             96.169ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.448ns (12.281%)  route 3.200ns (87.719%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 98.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 1.106ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.759ns (routing 1.002ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.017    -0.701    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X419Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y535       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096    -0.605 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]/Q
                         net (fo=113, estimated)      0.792     0.187    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]_0
    SLICE_X423Y534       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     0.335 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[27]_i_5/O
                         net (fo=24, estimated)       0.324     0.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]_3
    SLICE_X422Y530       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     0.697 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_9/O
                         net (fo=1, estimated)        0.478     1.175    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_9_n_0
    SLICE_X419Y530       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     1.214 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_7/O
                         net (fo=1, estimated)        0.661     1.875    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv_reg[5]_1
    SLICE_X425Y530       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     1.939 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv[5]_i_2/O
                         net (fo=1, estimated)        0.398     2.337    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/srb32_dlm\\.srb_data_rd[2]
    SLICE_X430Y523       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     2.400 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_1/O
                         net (fo=2, estimated)        0.547     2.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[5]
    SLICE_X421Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.040    96.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.201    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.225 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.759    98.984    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X421Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]/C
                         clock pessimism              0.211    99.196    
                         clock uncertainty           -0.106    99.090    
    SLICE_X421Y517       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    99.117    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]
  -------------------------------------------------------------------
                         required time                         99.117    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                 96.169    

Slack (MET) :             96.169ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.448ns (12.281%)  route 3.200ns (87.719%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 98.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 1.106ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.759ns (routing 1.002ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.017    -0.701    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X419Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y535       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096    -0.605 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]/Q
                         net (fo=113, estimated)      0.792     0.187    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]_0
    SLICE_X423Y534       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     0.335 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[27]_i_5/O
                         net (fo=24, estimated)       0.324     0.659    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]_3
    SLICE_X422Y530       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     0.697 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_9/O
                         net (fo=1, estimated)        0.478     1.175    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_9_n_0
    SLICE_X419Y530       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     1.214 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_7/O
                         net (fo=1, estimated)        0.661     1.875    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv_reg[5]_1
    SLICE_X425Y530       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     1.939 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv[5]_i_2/O
                         net (fo=1, estimated)        0.398     2.337    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/srb32_dlm\\.srb_data_rd[2]
    SLICE_X430Y523       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     2.400 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[5]_i_1/O
                         net (fo=2, estimated)        0.547     2.947    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[5]
    SLICE_X421Y517       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.040    96.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.201    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.225 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.759    98.984    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X421Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]/C
                         clock pessimism              0.211    99.196    
                         clock uncertainty           -0.106    99.090    
    SLICE_X421Y517       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    99.117    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/din_prv_reg[5]
  -------------------------------------------------------------------
                         required time                         99.117    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                 96.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y110  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y109  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y110  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y112  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y110  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        2.924ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_controller_infopipe_data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_controller_infopipe_data_out_0[3]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.099ns (1.422%)  route 6.865ns (98.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.802ns = ( 10.802 - 10.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.418ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.802ns
    Common Clock Delay      (CCD):   -1.985ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.319ns (routing 0.885ns, distribution 2.434ns)
  Clock Net Delay (Destination): 3.588ns (routing 0.801ns, distribution 2.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.319     0.585    umr2_clk
    SLICE_X324Y506       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X324Y506       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.684 r  pipelineReg_hstdm_controller_infopipe_data_out[3]/Q
                         net (fo=1, estimated)        6.865     7.549    pipe_hstdm_controller_infopipe_data_out[3]
    SLR Crossing[1->3]   
    SLICE_X143Y967       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     6.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.588    10.802    umr2_clk
    SLR Crossing[1->3]   
    SLICE_X143Y967       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[3]/C
                         clock pessimism              0.136    10.938    
                         inter-SLR compensation      -0.418    10.520    
                         clock uncertainty           -0.074    10.447    
    SLICE_X143Y967       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.474    pipelineReg_hstdm_controller_infopipe_data_out_0[3]
  -------------------------------------------------------------------
                         required time                         10.474    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_controller_infopipe_data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_controller_infopipe_data_out_0[3]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 0.099ns (1.422%)  route 6.865ns (98.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.802ns = ( 10.802 - 10.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.418ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.802ns
    Common Clock Delay      (CCD):   -1.985ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.319ns (routing 0.885ns, distribution 2.434ns)
  Clock Net Delay (Destination): 3.588ns (routing 0.801ns, distribution 2.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.319     0.585    umr2_clk
    SLICE_X324Y506       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X324Y506       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.684 f  pipelineReg_hstdm_controller_infopipe_data_out[3]/Q
                         net (fo=1, estimated)        6.865     7.549    pipe_hstdm_controller_infopipe_data_out[3]
    SLR Crossing[1->3]   
    SLICE_X143Y967       FDRE                                         f  pipelineReg_hstdm_controller_infopipe_data_out_0[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     6.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.588    10.802    umr2_clk
    SLR Crossing[1->3]   
    SLICE_X143Y967       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[3]/C
                         clock pessimism              0.136    10.938    
                         inter-SLR compensation      -0.418    10.520    
                         clock uncertainty           -0.074    10.447    
    SLICE_X143Y967       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.474    pipelineReg_hstdm_controller_infopipe_data_out_0[3]
  -------------------------------------------------------------------
                         required time                         10.474    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_controller_infopipe_data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_controller_infopipe_data_out_0[1]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 0.096ns (1.389%)  route 6.817ns (98.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 10.778 - 10.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.414ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.778ns
    Common Clock Delay      (CCD):   -1.985ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.319ns (routing 0.885ns, distribution 2.434ns)
  Clock Net Delay (Destination): 3.564ns (routing 0.801ns, distribution 2.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.319     0.585    umr2_clk
    SLICE_X324Y506       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X324Y506       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.681 r  pipelineReg_hstdm_controller_infopipe_data_out[1]/Q
                         net (fo=1, estimated)        6.817     7.498    pipe_hstdm_controller_infopipe_data_out[1]
    SLR Crossing[1->3]   
    SLICE_X144Y956       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     6.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.564    10.778    umr2_clk
    SLR Crossing[1->3]   
    SLICE_X144Y956       FDRE                                         r  pipelineReg_hstdm_controller_infopipe_data_out_0[1]/C
                         clock pessimism              0.136    10.914    
                         inter-SLR compensation      -0.414    10.500    
                         clock uncertainty           -0.074    10.426    
    SLICE_X144Y956       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.453    pipelineReg_hstdm_controller_infopipe_data_out_0[1]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  2.955    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X1Y2             hstdm_clkgen_1200_bank60/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X1Y20            hstdm_clkgen_1200_bank69/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y2             hstdm_clkgen_1200_bank60/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X1Y2             hstdm_clkgen_1200_bank60/hstdm_plle3/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank36_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank36_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y137  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y138  hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y137  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y136  hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y137  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank36/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X0Y893  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X0Y903  hstdm_clkgen_1200_tx_bank36_block7/bitslice_tx_clock/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y893  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y892  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X0Y893  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y11  hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y76  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y67  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y76  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y75  cpm_snd_HSTDM_4_FB1_C2_C_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y76  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank69_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank69_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y86  hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y20               hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y86  hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y86  hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank69/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y557  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y554  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y557  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y555  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y557  cpm_snd_HSTDM_4_FB1_CI1_N_18/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank71_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank71_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y101  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y24                hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y101  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y100  hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y101  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank71/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y659  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y660  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y659  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y661  cpm_snd_HSTDM_4_FB1_DI3_N_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y659  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.254ns (23.805%)  route 0.813ns (76.195%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 5.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.000ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.000ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, estimated)      0.890     2.061    cpm_snd_HSTDM_4_FB1_B2_A_0/txclkdiv2
    SLICE_X5Y1023        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1023        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.159 f  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.113     2.272    cpm_snd_HSTDM_4_FB1_B2_A_0/txctrl_sync[1]
    SLICE_X4Y1023        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     2.390 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.249     2.639    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[3]
    SLICE_X4Y1025        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     2.677 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.451     3.128    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[3]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.943     4.491    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     4.101 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     4.352    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.376 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, estimated)      0.714     5.090    cpm_snd_HSTDM_4_FB1_B2_A_0/txclkdiv2
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/C
                         clock pessimism              0.175     5.265    
                         clock uncertainty           -0.059     5.206    
    SLICE_X0Y1029        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     5.233    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.254ns (23.805%)  route 0.813ns (76.195%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 5.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.000ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.000ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, estimated)      0.890     2.061    cpm_snd_HSTDM_4_FB1_B2_A_0/txclkdiv2
    SLICE_X5Y1023        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1023        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.159 r  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.113     2.272    cpm_snd_HSTDM_4_FB1_B2_A_0/txctrl_sync[1]
    SLICE_X4Y1023        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     2.390 f  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.249     2.639    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[3]
    SLICE_X4Y1025        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     2.677 f  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.451     3.128    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[3]
    SLICE_X0Y1029        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.943     4.491    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     4.101 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     4.352    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.376 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, estimated)      0.714     5.090    cpm_snd_HSTDM_4_FB1_B2_A_0/txclkdiv2
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/C
                         clock pessimism              0.175     5.265    
                         clock uncertainty           -0.059     5.206    
    SLICE_X0Y1029        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     5.233    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.259ns (25.797%)  route 0.745ns (74.203%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 5.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.000ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.000ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, estimated)      0.890     2.061    cpm_snd_HSTDM_4_FB1_B2_A_0/txclkdiv2
    SLICE_X5Y1023        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1023        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.159 f  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.113     2.272    cpm_snd_HSTDM_4_FB1_B2_A_0/txctrl_sync[1]
    SLICE_X4Y1023        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     2.393 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[2]/O
                         net (fo=1, estimated)        0.204     2.597    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[2]
    SLICE_X4Y1025        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.637 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, estimated)        0.428     3.065    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[2]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.943     4.491    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     4.101 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     4.352    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.376 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, estimated)      0.714     5.090    cpm_snd_HSTDM_4_FB1_B2_A_0/txclkdiv2
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[2]/C
                         clock pessimism              0.175     5.265    
                         clock uncertainty           -0.059     5.206    
    SLICE_X0Y1029        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     5.233    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  2.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X0Y416  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X0Y34      hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X5Y1023  cpm_snd_HSTDM_4_FB1_B2_A_0/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_1
  To Clock:  hstdm_txclkdiv2_local_1

Setup :            0  Failing Endpoints,  Worst Slack        2.173ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_1 rise@3.333ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.217ns (21.678%)  route 0.784ns (78.322%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.579ns = ( 3.912 - 3.333 ) 
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.879ns (routing 0.000ns, distribution 0.879ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.000ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, estimated)      0.879     0.760    cpm_snd_HSTDM_4_FB1_C2_D_3/txclkdiv2
    SLICE_X352Y70        FDCE                                         r  cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y70        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.858 f  cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.170     1.028    cpm_snd_HSTDM_4_FB1_C2_D_3/txctrl_sync[1]
    SLICE_X352Y70        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.108 r  cpm_snd_HSTDM_4_FB1_C2_D_3/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.241     1.349    cpm_snd_HSTDM_4_FB1_C2_D_3/data_in_mux[3]
    SLICE_X352Y70        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.388 r  cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.373     1.761    cpm_snd_HSTDM_4_FB1_C2_D_3/data_to_serdes[3]
    SLICE_X349Y70        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.764     3.312    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.922 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.173    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.197 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, estimated)      0.715     3.912    cpm_snd_HSTDM_4_FB1_C2_D_3/txclkdiv2
    SLICE_X349Y70        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[3]/C
                         clock pessimism              0.053     3.966    
                         clock uncertainty           -0.059     3.907    
    SLICE_X349Y70        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.934    cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.934    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_1 rise@3.333ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.217ns (21.678%)  route 0.784ns (78.322%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.579ns = ( 3.912 - 3.333 ) 
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.879ns (routing 0.000ns, distribution 0.879ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.000ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, estimated)      0.879     0.760    cpm_snd_HSTDM_4_FB1_C2_D_3/txclkdiv2
    SLICE_X352Y70        FDCE                                         r  cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y70        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.858 r  cpm_snd_HSTDM_4_FB1_C2_D_3/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.170     1.028    cpm_snd_HSTDM_4_FB1_C2_D_3/txctrl_sync[1]
    SLICE_X352Y70        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.108 f  cpm_snd_HSTDM_4_FB1_C2_D_3/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.241     1.349    cpm_snd_HSTDM_4_FB1_C2_D_3/data_in_mux[3]
    SLICE_X352Y70        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.388 f  cpm_snd_HSTDM_4_FB1_C2_D_3/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.373     1.761    cpm_snd_HSTDM_4_FB1_C2_D_3/data_to_serdes[3]
    SLICE_X349Y70        FDRE                                         f  cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.764     3.312    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.922 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.173    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.197 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, estimated)      0.715     3.912    cpm_snd_HSTDM_4_FB1_C2_D_3/txclkdiv2
    SLICE_X349Y70        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[3]/C
                         clock pessimism              0.053     3.966    
                         clock uncertainty           -0.059     3.907    
    SLICE_X349Y70        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.934    cpm_snd_HSTDM_4_FB1_C2_D_3/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.934    
                         arrival time                          -1.761    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_1 rise@3.333ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.218ns (22.132%)  route 0.767ns (77.868%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.574ns = ( 3.907 - 3.333 ) 
    Source Clock Delay      (SCD):    0.756ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.875ns (routing 0.000ns, distribution 0.875ns)
  Clock Net Delay (Destination): 0.710ns (routing 0.000ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, estimated)      0.875     0.756    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X352Y76        FDCE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y76        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.854 f  cpm_snd_HSTDM_4_FB1_C2_C_6/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.170     1.024    cpm_snd_HSTDM_4_FB1_C2_C_6/txctrl_sync[1]
    SLICE_X352Y76        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.104 r  cpm_snd_HSTDM_4_FB1_C2_C_6/un3_data_in_mux[2]/O
                         net (fo=1, estimated)        0.198     1.302    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in_mux[2]
    SLICE_X352Y77        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.342 r  cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, estimated)        0.399     1.741    cpm_snd_HSTDM_4_FB1_C2_C_6/data_to_serdes[2]
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.764     3.312    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.922 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.173    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.197 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, estimated)      0.710     3.907    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/C
                         clock pessimism              0.053     3.961    
                         clock uncertainty           -0.059     3.902    
    SLICE_X349Y77        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     3.929    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                          3.929    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  2.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y26   hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y2       hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y85  cpm_snd_HSTDM_4_FB1_C2_C_0/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_2
  To Clock:  hstdm_txclkdiv2_local_2

Setup :            0  Failing Endpoints,  Worst Slack        1.903ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_2 rise@3.333ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.228ns (18.124%)  route 1.030ns (81.876%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 3.826 - 3.333 ) 
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.000ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.000ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, estimated)      0.877     0.665    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X354Y659       FDCE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y659       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.763 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.181     0.944    cpm_snd_HSTDM_4_FB1_CI1_N_17/txctrl_sync[1]
    SLICE_X355Y659       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     1.033 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.209     1.242    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in_mux[3]
    SLICE_X355Y659       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.283 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.640     1.923    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_to_serdes[3]
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.693     3.241    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.851 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.102    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.126 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, estimated)      0.700     3.826    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/C
                         clock pessimism              0.031     3.858    
                         clock uncertainty           -0.059     3.799    
    SLICE_X349Y640       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.826    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_2 rise@3.333ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.228ns (18.124%)  route 1.030ns (81.876%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 3.826 - 3.333 ) 
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.000ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.000ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, estimated)      0.877     0.665    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X354Y659       FDCE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y659       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.763 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.181     0.944    cpm_snd_HSTDM_4_FB1_CI1_N_17/txctrl_sync[1]
    SLICE_X355Y659       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     1.033 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.209     1.242    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in_mux[3]
    SLICE_X355Y659       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.283 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.640     1.923    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_to_serdes[3]
    SLICE_X349Y640       FDRE                                         f  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.693     3.241    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.851 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.102    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.126 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, estimated)      0.700     3.826    cpm_snd_HSTDM_4_FB1_CI1_N_17/txclkdiv2
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/C
                         clock pessimism              0.031     3.858    
                         clock uncertainty           -0.059     3.799    
    SLICE_X349Y640       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.826    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_2 rise@3.333ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.226ns (19.433%)  route 0.937ns (80.568%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 3.825 - 3.333 ) 
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.000ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.000ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, estimated)      0.877     0.665    cpm_snd_HSTDM_4_FB1_CI1_P_17/txclkdiv2
    SLICE_X353Y659       FDCE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y659       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.763 f  cpm_snd_HSTDM_4_FB1_CI1_P_17/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.181     0.944    cpm_snd_HSTDM_4_FB1_CI1_P_17/txctrl_sync[1]
    SLICE_X353Y657       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     1.033 r  cpm_snd_HSTDM_4_FB1_CI1_P_17/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.210     1.243    cpm_snd_HSTDM_4_FB1_CI1_P_17/data_in_mux[3]
    SLICE_X353Y657       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.282 r  cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.546     1.828    cpm_snd_HSTDM_4_FB1_CI1_P_17/data_to_serdes[3]
    SLICE_X349Y639       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.693     3.241    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.851 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.102    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.126 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, estimated)      0.699     3.825    cpm_snd_HSTDM_4_FB1_CI1_P_17/txclkdiv2
    SLICE_X349Y639       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]/C
                         clock pessimism              0.031     3.857    
                         clock uncertainty           -0.059     3.798    
    SLICE_X349Y639       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.825    cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.825    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  1.997    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local_2
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y254   hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y20       hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y659  cpm_snd_HSTDM_4_FB1_CI1_N_17/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_3
  To Clock:  hstdm_txclkdiv2_local_3

Setup :            0  Failing Endpoints,  Worst Slack        2.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_3 rise@3.333ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.218ns (20.703%)  route 0.835ns (79.297%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.533ns = ( 3.866 - 3.333 ) 
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.873ns (routing 0.000ns, distribution 0.873ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.000ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, estimated)      0.873     0.707    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X353Y759       FDCE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y759       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.806 f  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.173     0.979    cpm_snd_HSTDM_4_FB1_DI3_N_8/txctrl_sync[1]
    SLICE_X353Y760       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.059 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.241     1.300    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_in_mux[3]
    SLICE_X353Y760       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.339 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.421     1.760    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_to_serdes[3]
    SLICE_X349Y760       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.731     3.279    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.889 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.140    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.164 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, estimated)      0.702     3.866    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X349Y760       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]/C
                         clock pessimism              0.041     3.907    
                         clock uncertainty           -0.059     3.848    
    SLICE_X349Y760       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.875    cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_3 rise@3.333ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.218ns (20.703%)  route 0.835ns (79.297%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.533ns = ( 3.866 - 3.333 ) 
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.873ns (routing 0.000ns, distribution 0.873ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.000ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, estimated)      0.873     0.707    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X353Y759       FDCE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y759       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.806 r  cpm_snd_HSTDM_4_FB1_DI3_N_8/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.173     0.979    cpm_snd_HSTDM_4_FB1_DI3_N_8/txctrl_sync[1]
    SLICE_X353Y760       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.059 f  cpm_snd_HSTDM_4_FB1_DI3_N_8/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.241     1.300    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_in_mux[3]
    SLICE_X353Y760       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.339 f  cpm_snd_HSTDM_4_FB1_DI3_N_8/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.421     1.760    cpm_snd_HSTDM_4_FB1_DI3_N_8/data_to_serdes[3]
    SLICE_X349Y760       FDRE                                         f  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.731     3.279    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.889 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.140    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.164 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, estimated)      0.702     3.866    cpm_snd_HSTDM_4_FB1_DI3_N_8/txclkdiv2
    SLICE_X349Y760       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]/C
                         clock pessimism              0.041     3.907    
                         clock uncertainty           -0.059     3.848    
    SLICE_X349Y760       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.875    cpm_snd_HSTDM_4_FB1_DI3_N_8/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local_3 rise@3.333ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.219ns (21.283%)  route 0.810ns (78.717%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.534ns = ( 3.867 - 3.333 ) 
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.000ns, distribution 0.893ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.000ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, estimated)      0.893     0.727    cpm_snd_HSTDM_4_FB1_DI3_P_7/txclkdiv2
    SLICE_X355Y762       FDCE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y762       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.824 f  cpm_snd_HSTDM_4_FB1_DI3_P_7/ar_tx_ctrl1.R1/Q
                         net (fo=4, estimated)        0.177     1.001    cpm_snd_HSTDM_4_FB1_DI3_P_7/txctrl_sync[1]
    SLICE_X354Y761       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     1.084 r  cpm_snd_HSTDM_4_FB1_DI3_P_7/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.203     1.287    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in_mux[3]
    SLICE_X354Y761       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     1.326 r  cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.430     1.756    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_to_serdes[3]
    SLICE_X349Y761       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     5.335    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     0.295 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     0.524    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.548 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.731     3.279    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     2.889 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.251     3.140    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.164 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, estimated)      0.703     3.867    cpm_snd_HSTDM_4_FB1_DI3_P_7/txclkdiv2
    SLICE_X349Y761       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/C
                         clock pessimism              0.040     3.908    
                         clock uncertainty           -0.059     3.849    
    SLICE_X349Y761       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.876    cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  2.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local_3
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y296   hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y24       hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X352Y764  cpm_snd_HSTDM_4_FB1_DI3_N_7/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y145  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        3.727ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.450ns (40.761%)  route 0.654ns (59.239%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 3.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 1.096ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.999ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.267    -2.753    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.725 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      2.041    -0.684    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X428Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y525       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093    -0.591 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[5]/Q
                         net (fo=3, estimated)        0.150    -0.441    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[5]
    SLICE_X428Y525       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182    -0.259 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__1/O
                         net (fo=6, estimated)        0.184    -0.075    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__1_n_0
    SLICE_X428Y526       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039    -0.036 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__1/O
                         net (fo=5, estimated)        0.298     0.262    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__1_n_0
    SLICE_X427Y524       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.398 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[11]_i_1__1/O
                         net (fo=1, routed)           0.022     0.420    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[11]_i_1__1_n_0
    SLICE_X427Y524       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     7.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.040     1.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.237     2.198    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.222 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      1.763     3.985    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X427Y524       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]/C
                         clock pessimism              0.202     4.187    
                         clock uncertainty           -0.067     4.121    
    SLICE_X427Y524       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     4.148    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.148    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.450ns (40.761%)  route 0.654ns (59.239%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 3.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 1.096ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.999ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.267    -2.753    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.725 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      2.041    -0.684    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X428Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y525       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093    -0.591 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[5]/Q
                         net (fo=3, estimated)        0.150    -0.441    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[5]
    SLICE_X428Y525       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182    -0.259 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__1/O
                         net (fo=6, estimated)        0.184    -0.075    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__1_n_0
    SLICE_X428Y526       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039    -0.036 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__1/O
                         net (fo=5, estimated)        0.298     0.262    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__1_n_0
    SLICE_X427Y524       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.398 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[11]_i_1__1/O
                         net (fo=1, routed)           0.022     0.420    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[11]_i_1__1_n_0
    SLICE_X427Y524       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     7.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.040     1.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.237     2.198    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.222 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      1.763     3.985    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X427Y524       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]/C
                         clock pessimism              0.202     4.187    
                         clock uncertainty           -0.067     4.121    
    SLICE_X427Y524       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     4.148    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.148    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.450ns (40.761%)  route 0.654ns (59.239%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 3.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 1.096ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.999ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.267    -2.753    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.725 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      2.041    -0.684    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X428Y525       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y525       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093    -0.591 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[5]/Q
                         net (fo=3, estimated)        0.150    -0.441    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[5]
    SLICE_X428Y525       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182    -0.259 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__1/O
                         net (fo=6, estimated)        0.184    -0.075    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[10]_i_2__1_n_0
    SLICE_X428Y526       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039    -0.036 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__1/O
                         net (fo=5, estimated)        0.298     0.262    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[15]_i_2__1_n_0
    SLICE_X427Y524       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     0.398 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[11]_i_1__1/O
                         net (fo=1, routed)           0.022     0.420    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[11]_i_1__1_n_0
    SLICE_X427Y524       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     7.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.040     1.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, estimated)        0.237     2.198    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.222 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, estimated)      1.763     3.985    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X427Y524       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]/C
                         clock pessimism              0.202     4.187    
                         clock uncertainty           -0.067     4.121    
    SLICE_X427Y524       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     4.148    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.148    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  3.727    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y148   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y541  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X430Y546  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y541  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.894ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.894ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.373ns (20.130%)  route 1.480ns (79.870%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 19.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.211ns (routing 0.974ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.883ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.211    -0.510    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/init_clk
    SLICE_X421Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y511       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.412 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[3]/Q
                         net (fo=3, estimated)        0.188    -0.224    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[3]
    SLICE_X420Y511       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193    -0.031 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_4/O
                         net (fo=5, estimated)        0.578     0.547    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_4_n_0
    SLICE_X419Y511       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.588 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_3/O
                         net (fo=1, estimated)        0.107     0.695    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_3_n_0
    SLICE_X419Y510       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.736 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1/O
                         net (fo=8, estimated)        0.607     1.343    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1_n_0
    SLICE_X420Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.040    16.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.914    19.137    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/init_clk
    SLICE_X420Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[6]/C
                         clock pessimism              0.224    19.361    
                         clock uncertainty           -0.082    19.280    
    SLICE_X420Y511       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    19.238    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                 17.894    

Slack (MET) :             17.894ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.373ns (20.130%)  route 1.480ns (79.870%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 19.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.211ns (routing 0.974ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.883ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.211    -0.510    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/init_clk
    SLICE_X421Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y511       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.412 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[3]/Q
                         net (fo=3, estimated)        0.188    -0.224    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[3]
    SLICE_X420Y511       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193    -0.031 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_4/O
                         net (fo=5, estimated)        0.578     0.547    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_4_n_0
    SLICE_X419Y511       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.588 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_3/O
                         net (fo=1, estimated)        0.107     0.695    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_3_n_0
    SLICE_X419Y510       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.736 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1/O
                         net (fo=8, estimated)        0.607     1.343    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1_n_0
    SLICE_X420Y511       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.040    16.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.914    19.137    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/init_clk
    SLICE_X420Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[6]/C
                         clock pessimism              0.224    19.361    
                         clock uncertainty           -0.082    19.280    
    SLICE_X420Y511       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    19.238    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                 17.894    

Slack (MET) :             17.895ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.373ns (20.140%)  route 1.479ns (79.860%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 19.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.211ns (routing 0.974ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.883ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.211    -0.510    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/init_clk
    SLICE_X421Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y511       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.412 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[3]/Q
                         net (fo=3, estimated)        0.188    -0.224    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[3]
    SLICE_X420Y511       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193    -0.031 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_4/O
                         net (fo=5, estimated)        0.578     0.547    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_4_n_0
    SLICE_X419Y511       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.588 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_3/O
                         net (fo=1, estimated)        0.107     0.695    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_3_n_0
    SLICE_X419Y510       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.736 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1/O
                         net (fo=8, estimated)        0.606     1.342    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1_n_0
    SLICE_X420Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.040    16.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.914    19.137    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/init_clk
    SLICE_X420Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[5]/C
                         clock pessimism              0.224    19.361    
                         clock uncertainty           -0.082    19.280    
    SLICE_X420Y511       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    19.238    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                          -1.342    
  -------------------------------------------------------------------
                         slack                                 17.895    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        3.955ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.848ns (22.286%)  route 2.957ns (77.714%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 6.843 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.780ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.707ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.261    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.901    -0.830    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X392Y524       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X392Y524       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097    -0.733 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/Q
                         net (fo=141, estimated)      0.403    -0.330    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/p_1_in6_in
    SLICE_X384Y525       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064    -0.266 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1/O
                         net (fo=327, estimated)      0.363     0.097    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1_n_0
    SLICE_X389Y525       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.136 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[36]_i_1/O
                         net (fo=3, estimated)        0.311     0.447    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_us_buf_header[36]
    SLICE_X388Y521       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     0.623 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8/O
                         net (fo=2, estimated)        0.175     0.798    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8_n_0
    SLICE_X388Y519       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.946 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, estimated)        0.353     1.299    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X382Y524       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.339 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8/O
                         net (fo=2, estimated)        0.165     1.504    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8_n_0
    SLICE_X383Y524       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     1.651 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, estimated)       0.287     1.938    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X377Y524       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.036 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3__0/O
                         net (fo=6, estimated)        0.180     2.216    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/
    SLICE_X376Y524       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.255 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0/O
                         net (fo=134, estimated)      0.720     2.975    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0_n_0
    SLICE_X394Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.040     4.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.232     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.626     6.843    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X394Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]/C
                         clock pessimism              0.200     7.043    
                         clock uncertainty           -0.071     6.972    
    SLICE_X394Y509       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     6.930    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.848ns (22.286%)  route 2.957ns (77.714%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 6.843 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.780ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.707ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.261    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.901    -0.830    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X392Y524       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X392Y524       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097    -0.733 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_reg[258]/Q
                         net (fo=141, estimated)      0.403    -0.330    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/p_1_in6_in
    SLICE_X384Y525       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064    -0.266 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1/O
                         net (fo=327, estimated)      0.363     0.097    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1_n_0
    SLICE_X389Y525       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.136 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[36]_i_1/O
                         net (fo=3, estimated)        0.311     0.447    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_us_buf_header[36]
    SLICE_X388Y521       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     0.623 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8/O
                         net (fo=2, estimated)        0.175     0.798    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8_n_0
    SLICE_X388Y519       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.946 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, estimated)        0.353     1.299    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X382Y524       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.339 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8/O
                         net (fo=2, estimated)        0.165     1.504    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8_n_0
    SLICE_X383Y524       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     1.651 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, estimated)       0.287     1.938    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X377Y524       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.036 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3__0/O
                         net (fo=6, estimated)        0.180     2.216    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/
    SLICE_X376Y524       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.255 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0/O
                         net (fo=134, estimated)      0.720     2.975    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0_n_0
    SLICE_X394Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.040     4.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.232     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.626     6.843    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X394Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]/C
                         clock pessimism              0.200     7.043    
                         clock uncertainty           -0.071     6.972    
    SLICE_X394Y509       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     6.930    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.825ns (21.711%)  route 2.975ns (78.289%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 6.843 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.780ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.707ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.261    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.896    -0.835    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/haps_infra_clk2
    SLICE_X392Y524       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X392Y524       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098    -0.737 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg/Q
                         net (fo=143, estimated)      0.421    -0.316    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/buffer_out_empty_reg_n_0
    SLICE_X384Y525       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040    -0.276 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1/O
                         net (fo=327, estimated)      0.363     0.087    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[63]_i_1_n_0
    SLICE_X389Y525       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/header_reg[36]_i_1/O
                         net (fo=3, estimated)        0.311     0.437    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_us_buf_header[36]
    SLICE_X388Y521       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     0.613 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8/O
                         net (fo=2, estimated)        0.175     0.788    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_8_n_0
    SLICE_X388Y519       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.936 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0/O
                         net (fo=7, estimated)        0.353     1.289    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_eof_d_i_3__0_n_0
    SLICE_X382Y524       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.329 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8/O
                         net (fo=2, estimated)        0.165     1.494    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[2]_i_8_n_0
    SLICE_X383Y524       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     1.641 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_valid_d0_i_2/O
                         net (fo=18, estimated)       0.287     1.928    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/umr3_in_ready_reg_0
    SLICE_X377Y524       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     2.026 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_us/ctrl_state[3]_i_3__0/O
                         net (fo=6, estimated)        0.180     2.206    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/
    SLICE_X376Y524       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     2.245 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0/O
                         net (fo=134, estimated)      0.720     2.965    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_eof_d0_i_1__0_n_0
    SLICE_X394Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.040     4.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.232     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.626     6.843    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/haps_infra_clk2
    SLICE_X394Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]/C
                         clock pessimism              0.200     7.043    
                         clock uncertainty           -0.071     6.972    
    SLICE_X394Y509       FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     6.930    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_router/genblk1[4].I_umr3_pipeline_stage/umr3_in_data_d0_reg[120]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                  3.965    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y188   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y188   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y166   hstdm_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X385Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  System_FB1_uC

Setup :            0  Failing Endpoints,  Worst Slack      336.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             336.329ns  (required time - arrival time)
  Source:                 WRITEDATAWB[63]
                            (input port)
  Destination:            ALUOUTEX[63]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            357.700ns  (MaxDelay Path 357.700ns)
  Data Path Delay:        21.371ns  (logic 1.940ns (9.078%)  route 19.431ns (90.922%))
  Logic Levels:           9  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 357.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL17                                              0.000     0.000 r  WRITEDATAWB[63] (IN)
                         net (fo=0)                   0.000     0.000    WRITEDATAWB_ibuf[63]/I
    BL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.601     0.601 r  WRITEDATAWB_ibuf[63]/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.601    WRITEDATAWB_ibuf[63]/OUT
    BL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  WRITEDATAWB_ibuf[63]/IBUFCTRL_INST/O
                         net (fo=2, estimated)       10.926    11.527    dut_inst/mux3_1_4/WRITEDATAWB[63]
    SLR Crossing[0->2]   
    SLICE_X27Y762        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    11.643 r  dut_inst/mux3_1_4/out[63]/O
                         net (fo=4, estimated)        0.284    11.927    dut_inst/alu1/muxin1[63]
    SLICE_X31Y762        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040    11.967 r  dut_inst/alu1/un1_in1_2_1_axb_15/O
                         net (fo=1, routed)           0.011    11.978    dut_inst/alu1/un1_in1_2_1_axb_15
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.070    12.048 r  dut_inst/alu1/un1_in1_2_1_cry_11/O[7]
                         net (fo=1, estimated)        0.260    12.308    dut_inst/alu1/un1_in1_2_1_cry_11_O[7]
    SLICE_X28Y762        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038    12.346 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNI1A2H3/O
                         net (fo=1, estimated)        0.106    12.452    dut_inst/alu1/result_1_axb_15
    SLICE_X28Y762        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    12.516 r  dut_inst/alu1/result_1_cry_10_RNIU30V3/O
                         net (fo=1, estimated)        0.103    12.619    dut_inst/alu1/N_135
    SLICE_X27Y762        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039    12.658 r  dut_inst/alu1/result_1_cry_10_RNIISF28/O
                         net (fo=2, estimated)        7.741    20.399    ALUOUTEX_c[63]
    SLR Crossing[2->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    21.371 r  ALUOUTEX_obuf[63]/O
                         net (fo=0)                   0.000    21.371    ALUOUTEX[63]
    BK44                                                              r  ALUOUTEX[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  357.700   357.700    
                         output delay                -0.000   357.700    
  -------------------------------------------------------------------
                         required time                        357.700    
                         arrival time                         -21.371    
  -------------------------------------------------------------------
                         slack                                336.329    

Slack (MET) :             336.329ns  (required time - arrival time)
  Source:                 WRITEDATAWB[63]
                            (input port)
  Destination:            ALUOUTEX[63]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            357.700ns  (MaxDelay Path 357.700ns)
  Data Path Delay:        21.371ns  (logic 1.940ns (9.078%)  route 19.431ns (90.922%))
  Logic Levels:           9  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 357.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL17                                              0.000     0.000 f  WRITEDATAWB[63] (IN)
                         net (fo=0)                   0.000     0.000    WRITEDATAWB_ibuf[63]/I
    BL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.601     0.601 f  WRITEDATAWB_ibuf[63]/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.601    WRITEDATAWB_ibuf[63]/OUT
    BL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  WRITEDATAWB_ibuf[63]/IBUFCTRL_INST/O
                         net (fo=2, estimated)       10.926    11.527    dut_inst/mux3_1_4/WRITEDATAWB[63]
    SLR Crossing[0->2]   
    SLICE_X27Y762        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    11.643 f  dut_inst/mux3_1_4/out[63]/O
                         net (fo=4, estimated)        0.284    11.927    dut_inst/alu1/muxin1[63]
    SLICE_X31Y762        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040    11.967 r  dut_inst/alu1/un1_in1_2_1_axb_15/O
                         net (fo=1, routed)           0.011    11.978    dut_inst/alu1/un1_in1_2_1_axb_15
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.070    12.048 r  dut_inst/alu1/un1_in1_2_1_cry_11/O[7]
                         net (fo=1, estimated)        0.260    12.308    dut_inst/alu1/un1_in1_2_1_cry_11_O[7]
    SLICE_X28Y762        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038    12.346 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNI1A2H3/O
                         net (fo=1, estimated)        0.106    12.452    dut_inst/alu1/result_1_axb_15
    SLICE_X28Y762        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    12.516 r  dut_inst/alu1/result_1_cry_10_RNIU30V3/O
                         net (fo=1, estimated)        0.103    12.619    dut_inst/alu1/N_135
    SLICE_X27Y762        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039    12.658 r  dut_inst/alu1/result_1_cry_10_RNIISF28/O
                         net (fo=2, estimated)        7.741    20.399    ALUOUTEX_c[63]
    SLR Crossing[2->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    21.371 r  ALUOUTEX_obuf[63]/O
                         net (fo=0)                   0.000    21.371    ALUOUTEX[63]
    BK44                                                              r  ALUOUTEX[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  357.700   357.700    
                         output delay                -0.000   357.700    
  -------------------------------------------------------------------
                         required time                        357.700    
                         arrival time                         -21.371    
  -------------------------------------------------------------------
                         slack                                336.329    

Slack (MET) :             336.329ns  (required time - arrival time)
  Source:                 WRITEDATAWB[63]
                            (input port)
  Destination:            ALUOUTEX[63]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            357.700ns  (MaxDelay Path 357.700ns)
  Data Path Delay:        21.371ns  (logic 1.940ns (9.078%)  route 19.431ns (90.922%))
  Logic Levels:           9  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 357.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BL17                                              0.000     0.000 r  WRITEDATAWB[63] (IN)
                         net (fo=0)                   0.000     0.000    WRITEDATAWB_ibuf[63]/I
    BL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.601     0.601 r  WRITEDATAWB_ibuf[63]/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.601    WRITEDATAWB_ibuf[63]/OUT
    BL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  WRITEDATAWB_ibuf[63]/IBUFCTRL_INST/O
                         net (fo=2, estimated)       10.926    11.527    dut_inst/mux3_1_4/WRITEDATAWB[63]
    SLR Crossing[0->2]   
    SLICE_X27Y762        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116    11.643 r  dut_inst/mux3_1_4/out[63]/O
                         net (fo=4, estimated)        0.284    11.927    dut_inst/alu1/muxin1[63]
    SLICE_X31Y762        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040    11.967 r  dut_inst/alu1/un1_in1_2_1_axb_15/O
                         net (fo=1, routed)           0.011    11.978    dut_inst/alu1/un1_in1_2_1_axb_15
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.070    12.048 f  dut_inst/alu1/un1_in1_2_1_cry_11/O[7]
                         net (fo=1, estimated)        0.260    12.308    dut_inst/alu1/un1_in1_2_1_cry_11_O[7]
    SLICE_X28Y762        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038    12.346 f  dut_inst/alu1/un1_in1_2_1_cry_11_RNI1A2H3/O
                         net (fo=1, estimated)        0.106    12.452    dut_inst/alu1/result_1_axb_15
    SLICE_X28Y762        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    12.516 r  dut_inst/alu1/result_1_cry_10_RNIU30V3/O
                         net (fo=1, estimated)        0.103    12.619    dut_inst/alu1/N_135
    SLICE_X27Y762        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039    12.658 r  dut_inst/alu1/result_1_cry_10_RNIISF28/O
                         net (fo=2, estimated)        7.741    20.399    ALUOUTEX_c[63]
    SLR Crossing[2->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    21.371 r  ALUOUTEX_obuf[63]/O
                         net (fo=0)                   0.000    21.371    ALUOUTEX[63]
    BK44                                                              r  ALUOUTEX[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  357.700   357.700    
                         output delay                -0.000   357.700    
  -------------------------------------------------------------------
                         required time                        357.700    
                         arrival time                         -21.371    
  -------------------------------------------------------------------
                         slack                                336.329    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  System_FB1_uC

Setup :            0  Failing Endpoints,  Worst Slack      472.848ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             472.848ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/writeregister_out[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTEX[62]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uC rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        21.844ns  (logic 2.366ns (10.830%)  route 19.478ns (89.170%))
  Logic Levels:           18  (CARRY8=9 LUT4=1 LUT5=2 LUT6=4 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 505.283 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.082ns (routing 1.461ns, distribution 2.621ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334   501.173    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, estimated)      4.082   505.283    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         r  dut_inst/exmem1/writeregister_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y268       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093   505.376 f  dut_inst/exmem1/writeregister_out[3]/Q
                         net (fo=4, estimated)        9.220   514.596    dut_inst/forward1/WRMEM[3]
    SLR Crossing[0->2]   
    SLICE_X35Y758        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116   514.712 f  dut_inst/forward1/un1_regwrite_mem_0/O
                         net (fo=3, estimated)        0.106   514.818    dut_inst/forward1/un1_regwrite_mem_0_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100   514.918 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, estimated)      0.301   515.219    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040   515.259 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, estimated)        0.133   515.392    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040   515.432 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, estimated)      0.411   515.843    dut_inst/mux3_1_3/forwardA[1]
    SLICE_X27Y762        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038   515.881 r  dut_inst/mux3_1_3/out_0_1[2]/O
                         net (fo=5, estimated)        0.344   516.225    dut_inst/alu1/N_3
    SLICE_X31Y755        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121   516.346 r  dut_inst/alu1/un1_in1_2_0_axb_2_lut6_2_o5/O
                         net (fo=1, estimated)        0.316   516.662    dut_inst/alu1/un1_in1_3_0_axb_2
    SLICE_X29Y755        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196   516.858 r  dut_inst/alu1/un1_in1_3_0_cry_3/CO[7]
                         net (fo=1, estimated)        0.028   516.886    dut_inst/alu1/un1_in1_3_0_cry_7
    SLICE_X29Y756        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   516.909 r  dut_inst/alu1/un1_in1_3_0_cry_11/CO[7]
                         net (fo=1, estimated)        0.028   516.937    dut_inst/alu1/un1_in1_3_0_cry_15
    SLICE_X29Y757        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   516.960 r  dut_inst/alu1/un1_in1_3_0_cry_19/CO[7]
                         net (fo=1, estimated)        0.028   516.988    dut_inst/alu1/un1_in1_3_0_cry_23
    SLICE_X29Y758        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   517.011 r  dut_inst/alu1/un1_in1_3_0_cry_27/CO[7]
                         net (fo=1, estimated)        0.028   517.039    dut_inst/alu1/un1_in1_3_0_cry_31
    SLICE_X29Y759        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   517.062 r  dut_inst/alu1/un1_in1_3_0_cry_35/CO[7]
                         net (fo=1, estimated)        0.028   517.090    dut_inst/alu1/un1_in1_3_0_cry_39
    SLICE_X29Y760        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   517.113 r  dut_inst/alu1/un1_in1_3_0_cry_43/CO[7]
                         net (fo=1, estimated)        0.028   517.141    dut_inst/alu1/un1_in1_3_0_cry_47_0
    SLICE_X29Y761        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068   517.209 r  dut_inst/alu1/un1_in1_3_0_cry_47_outext/CO[0]
                         net (fo=1, estimated)        0.263   517.472    dut_inst/alu1/un1_in1_3_0_cry_47
    SLICE_X30Y761        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040   517.512 r  dut_inst/alu1/result_1_cry_2_RNO_6/O
                         net (fo=1, routed)           0.014   517.526    dut_inst/alu1/result_1_cry_2_RNO_6
    SLICE_X30Y761        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241   517.767 r  dut_inst/alu1/result_1_cry_2/CO[7]
                         net (fo=1, estimated)        0.028   517.795    dut_inst/alu1/result_1_cry_6
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146   517.941 r  dut_inst/alu1/result_1_cry_10/O[7]
                         net (fo=1, estimated)        0.425   518.366    dut_inst/alu1/N_134
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040   518.406 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q
                         net (fo=2, estimated)        7.749   526.155    ALUOUTEX_c[62]
    SLR Crossing[2->0]   
    BL44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972   527.127 r  ALUOUTEX_obuf[62]/O
                         net (fo=0)                   0.000   527.127    ALUOUTEX[62]
    BL44                                                              r  ALUOUTEX[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uC rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -527.127    
  -------------------------------------------------------------------
                         slack                                472.848    

Slack (MET) :             472.848ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/writeregister_out[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTEX[62]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uC rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        21.844ns  (logic 2.366ns (10.830%)  route 19.478ns (89.170%))
  Logic Levels:           18  (CARRY8=9 LUT4=1 LUT5=2 LUT6=4 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 505.283 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.082ns (routing 1.461ns, distribution 2.621ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334   501.173    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, estimated)      4.082   505.283    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         r  dut_inst/exmem1/writeregister_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y268       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093   505.376 f  dut_inst/exmem1/writeregister_out[3]/Q
                         net (fo=4, estimated)        9.220   514.596    dut_inst/forward1/WRMEM[3]
    SLR Crossing[0->2]   
    SLICE_X35Y758        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116   514.712 f  dut_inst/forward1/un1_regwrite_mem_0/O
                         net (fo=3, estimated)        0.106   514.818    dut_inst/forward1/un1_regwrite_mem_0_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100   514.918 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, estimated)      0.301   515.219    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040   515.259 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, estimated)        0.133   515.392    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040   515.432 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, estimated)      0.411   515.843    dut_inst/mux3_1_3/forwardA[1]
    SLICE_X27Y762        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038   515.881 r  dut_inst/mux3_1_3/out_0_1[2]/O
                         net (fo=5, estimated)        0.344   516.225    dut_inst/alu1/N_3
    SLICE_X31Y755        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121   516.346 r  dut_inst/alu1/un1_in1_2_0_axb_2_lut6_2_o5/O
                         net (fo=1, estimated)        0.316   516.662    dut_inst/alu1/un1_in1_3_0_axb_2
    SLICE_X29Y755        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196   516.858 r  dut_inst/alu1/un1_in1_3_0_cry_3/CO[7]
                         net (fo=1, estimated)        0.028   516.886    dut_inst/alu1/un1_in1_3_0_cry_7
    SLICE_X29Y756        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   516.909 r  dut_inst/alu1/un1_in1_3_0_cry_11/CO[7]
                         net (fo=1, estimated)        0.028   516.937    dut_inst/alu1/un1_in1_3_0_cry_15
    SLICE_X29Y757        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   516.960 r  dut_inst/alu1/un1_in1_3_0_cry_19/CO[7]
                         net (fo=1, estimated)        0.028   516.988    dut_inst/alu1/un1_in1_3_0_cry_23
    SLICE_X29Y758        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   517.011 r  dut_inst/alu1/un1_in1_3_0_cry_27/CO[7]
                         net (fo=1, estimated)        0.028   517.039    dut_inst/alu1/un1_in1_3_0_cry_31
    SLICE_X29Y759        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   517.062 r  dut_inst/alu1/un1_in1_3_0_cry_35/CO[7]
                         net (fo=1, estimated)        0.028   517.090    dut_inst/alu1/un1_in1_3_0_cry_39
    SLICE_X29Y760        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   517.113 r  dut_inst/alu1/un1_in1_3_0_cry_43/CO[7]
                         net (fo=1, estimated)        0.028   517.141    dut_inst/alu1/un1_in1_3_0_cry_47_0
    SLICE_X29Y761        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068   517.209 r  dut_inst/alu1/un1_in1_3_0_cry_47_outext/CO[0]
                         net (fo=1, estimated)        0.263   517.472    dut_inst/alu1/un1_in1_3_0_cry_47
    SLICE_X30Y761        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040   517.512 r  dut_inst/alu1/result_1_cry_2_RNO_6/O
                         net (fo=1, routed)           0.014   517.526    dut_inst/alu1/result_1_cry_2_RNO_6
    SLICE_X30Y761        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241   517.767 f  dut_inst/alu1/result_1_cry_2/CO[7]
                         net (fo=1, estimated)        0.028   517.795    dut_inst/alu1/result_1_cry_6
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146   517.941 r  dut_inst/alu1/result_1_cry_10/O[7]
                         net (fo=1, estimated)        0.425   518.366    dut_inst/alu1/N_134
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040   518.406 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q
                         net (fo=2, estimated)        7.749   526.155    ALUOUTEX_c[62]
    SLR Crossing[2->0]   
    BL44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972   527.127 r  ALUOUTEX_obuf[62]/O
                         net (fo=0)                   0.000   527.127    ALUOUTEX[62]
    BL44                                                              r  ALUOUTEX[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uC rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -527.127    
  -------------------------------------------------------------------
                         slack                                472.848    

Slack (MET) :             472.848ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/writeregister_out[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTEX[62]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uC rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        21.844ns  (logic 2.366ns (10.830%)  route 19.478ns (89.170%))
  Logic Levels:           18  (CARRY8=9 LUT4=1 LUT5=2 LUT6=4 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.283ns = ( 505.283 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.082ns (routing 1.461ns, distribution 2.621ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334   501.173    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, estimated)      4.082   505.283    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         r  dut_inst/exmem1/writeregister_out[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y268       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093   505.376 f  dut_inst/exmem1/writeregister_out[3]/Q
                         net (fo=4, estimated)        9.220   514.596    dut_inst/forward1/WRMEM[3]
    SLR Crossing[0->2]   
    SLICE_X35Y758        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116   514.712 f  dut_inst/forward1/un1_regwrite_mem_0/O
                         net (fo=3, estimated)        0.106   514.818    dut_inst/forward1/un1_regwrite_mem_0_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100   514.918 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, estimated)      0.301   515.219    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040   515.259 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, estimated)        0.133   515.392    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040   515.432 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, estimated)      0.411   515.843    dut_inst/mux3_1_3/forwardA[1]
    SLICE_X27Y762        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038   515.881 r  dut_inst/mux3_1_3/out_0_1[2]/O
                         net (fo=5, estimated)        0.344   516.225    dut_inst/alu1/N_3
    SLICE_X31Y755        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121   516.346 r  dut_inst/alu1/un1_in1_2_0_axb_2_lut6_2_o5/O
                         net (fo=1, estimated)        0.316   516.662    dut_inst/alu1/un1_in1_3_0_axb_2
    SLICE_X29Y755        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196   516.858 r  dut_inst/alu1/un1_in1_3_0_cry_3/CO[7]
                         net (fo=1, estimated)        0.028   516.886    dut_inst/alu1/un1_in1_3_0_cry_7
    SLICE_X29Y756        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   516.909 r  dut_inst/alu1/un1_in1_3_0_cry_11/CO[7]
                         net (fo=1, estimated)        0.028   516.937    dut_inst/alu1/un1_in1_3_0_cry_15
    SLICE_X29Y757        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   516.960 r  dut_inst/alu1/un1_in1_3_0_cry_19/CO[7]
                         net (fo=1, estimated)        0.028   516.988    dut_inst/alu1/un1_in1_3_0_cry_23
    SLICE_X29Y758        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   517.011 r  dut_inst/alu1/un1_in1_3_0_cry_27/CO[7]
                         net (fo=1, estimated)        0.028   517.039    dut_inst/alu1/un1_in1_3_0_cry_31
    SLICE_X29Y759        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   517.062 r  dut_inst/alu1/un1_in1_3_0_cry_35/CO[7]
                         net (fo=1, estimated)        0.028   517.090    dut_inst/alu1/un1_in1_3_0_cry_39
    SLICE_X29Y760        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023   517.113 r  dut_inst/alu1/un1_in1_3_0_cry_43/CO[7]
                         net (fo=1, estimated)        0.028   517.141    dut_inst/alu1/un1_in1_3_0_cry_47_0
    SLICE_X29Y761        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068   517.209 r  dut_inst/alu1/un1_in1_3_0_cry_47_outext/CO[0]
                         net (fo=1, estimated)        0.263   517.472    dut_inst/alu1/un1_in1_3_0_cry_47
    SLICE_X30Y761        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040   517.512 r  dut_inst/alu1/result_1_cry_2_RNO_6/O
                         net (fo=1, routed)           0.014   517.526    dut_inst/alu1/result_1_cry_2_RNO_6
    SLICE_X30Y761        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241   517.767 r  dut_inst/alu1/result_1_cry_2/CO[7]
                         net (fo=1, estimated)        0.028   517.795    dut_inst/alu1/result_1_cry_6
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146   517.941 f  dut_inst/alu1/result_1_cry_10/O[7]
                         net (fo=1, estimated)        0.425   518.366    dut_inst/alu1/N_134
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040   518.406 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q
                         net (fo=2, estimated)        7.749   526.155    ALUOUTEX_c[62]
    SLR Crossing[2->0]   
    BL44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972   527.127 r  ALUOUTEX_obuf[62]/O
                         net (fo=0)                   0.000   527.127    ALUOUTEX[62]
    BL44                                                              r  ALUOUTEX[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uC rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -527.127    
  -------------------------------------------------------------------
                         slack                                472.848    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  System_FB1_uC

Setup :            0  Failing Endpoints,  Worst Slack      335.757ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             335.757ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ALUOUTEX[62]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            349.100ns  (MaxDelay Path 349.100ns)
  Data Path Delay:        13.343ns  (logic 1.528ns (11.449%)  route 11.815ns (88.551%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT6=1 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 349.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1047                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[1]/C
    SLICE_X1Y1047        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[1]/Q
                         net (fo=2, estimated)        3.408     3.503    dut_inst/alu1/RD1EX[61]
    SLR Crossing[3->2]   
    SLICE_X31Y762        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.651 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNO_4/O
                         net (fo=1, routed)           0.012     3.663    dut_inst/alu1/un1_in1_2_1_axb_13
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.160     3.823 r  dut_inst/alu1/un1_in1_2_1_cry_11/O[6]
                         net (fo=1, estimated)        0.204     4.027    dut_inst/alu1/un1_in1_2_1_cry_11_O[6]
    SLICE_X30Y762        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.068 r  dut_inst/alu1/result_1_cry_10_RNO_14/O
                         net (fo=1, routed)           0.017     4.085    dut_inst/alu1/result_1_axb_14
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.072     4.157 r  dut_inst/alu1/result_1_cry_10/O[7]
                         net (fo=1, estimated)        0.425     4.582    dut_inst/alu1/N_134
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040     4.622 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q
                         net (fo=2, estimated)        7.749    12.371    ALUOUTEX_c[62]
    SLR Crossing[2->0]   
    BL44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972    13.343 r  ALUOUTEX_obuf[62]/O
                         net (fo=0)                   0.000    13.343    ALUOUTEX[62]
    BL44                                                              r  ALUOUTEX[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  349.100   349.100    
                         output delay                -0.000   349.100    
  -------------------------------------------------------------------
                         required time                        349.100    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                335.757    

Slack (MET) :             335.757ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ALUOUTEX[62]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            349.100ns  (MaxDelay Path 349.100ns)
  Data Path Delay:        13.343ns  (logic 1.528ns (11.449%)  route 11.815ns (88.551%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT6=1 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 349.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1047                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[1]/C
    SLICE_X1Y1047        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[1]/Q
                         net (fo=2, estimated)        3.408     3.503    dut_inst/alu1/RD1EX[61]
    SLR Crossing[3->2]   
    SLICE_X31Y762        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.651 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNO_4/O
                         net (fo=1, routed)           0.012     3.663    dut_inst/alu1/un1_in1_2_1_axb_13
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.160     3.823 f  dut_inst/alu1/un1_in1_2_1_cry_11/O[6]
                         net (fo=1, estimated)        0.204     4.027    dut_inst/alu1/un1_in1_2_1_cry_11_O[6]
    SLICE_X30Y762        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.068 f  dut_inst/alu1/result_1_cry_10_RNO_14/O
                         net (fo=1, routed)           0.017     4.085    dut_inst/alu1/result_1_axb_14
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.072     4.157 r  dut_inst/alu1/result_1_cry_10/O[7]
                         net (fo=1, estimated)        0.425     4.582    dut_inst/alu1/N_134
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040     4.622 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q
                         net (fo=2, estimated)        7.749    12.371    ALUOUTEX_c[62]
    SLR Crossing[2->0]   
    BL44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972    13.343 r  ALUOUTEX_obuf[62]/O
                         net (fo=0)                   0.000    13.343    ALUOUTEX[62]
    BL44                                                              r  ALUOUTEX[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  349.100   349.100    
                         output delay                -0.000   349.100    
  -------------------------------------------------------------------
                         required time                        349.100    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                335.757    

Slack (MET) :             335.757ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ALUOUTEX[62]
                            (output port clocked by System_FB1_uC  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uC
  Path Type:              Max at Slow Process Corner
  Requirement:            349.100ns  (MaxDelay Path 349.100ns)
  Data Path Delay:        13.343ns  (logic 1.528ns (11.449%)  route 11.815ns (88.551%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT6=1 OBUF=1 SRLC32E=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 349.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1047                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[1]/C
    SLICE_X1Y1047        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_B_3/rx_core.data_out.data_out[1]/Q
                         net (fo=2, estimated)        3.408     3.503    dut_inst/alu1/RD1EX[61]
    SLR Crossing[3->2]   
    SLICE_X31Y762        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.651 r  dut_inst/alu1/un1_in1_2_1_cry_11_RNO_4/O
                         net (fo=1, routed)           0.012     3.663    dut_inst/alu1/un1_in1_2_1_axb_13
    SLICE_X31Y762        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.160     3.823 r  dut_inst/alu1/un1_in1_2_1_cry_11/O[6]
                         net (fo=1, estimated)        0.204     4.027    dut_inst/alu1/un1_in1_2_1_cry_11_O[6]
    SLICE_X30Y762        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.068 r  dut_inst/alu1/result_1_cry_10_RNO_14/O
                         net (fo=1, routed)           0.017     4.085    dut_inst/alu1/result_1_axb_14
    SLICE_X30Y762        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.072     4.157 f  dut_inst/alu1/result_1_cry_10/O[7]
                         net (fo=1, estimated)        0.425     4.582    dut_inst/alu1/N_134
    SLICE_X36Y761        SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.040     4.622 r  dut_inst/alu1/result_1_cry_10_RNIBCDH4_397417_cfg0/Q
                         net (fo=2, estimated)        7.749    12.371    ALUOUTEX_c[62]
    SLR Crossing[2->0]   
    BL44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972    13.343 r  ALUOUTEX_obuf[62]/O
                         net (fo=0)                   0.000    13.343    ALUOUTEX[62]
    BL44                                                              r  ALUOUTEX[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  349.100   349.100    
                         output delay                -0.000   349.100    
  -------------------------------------------------------------------
                         required time                        349.100    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                335.757    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       72.378ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.378ns  (required time - arrival time)
  Source:                 MEMREADEX
                            (input port)
  Destination:            dut_inst/exmem1/memread_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            78.500ns  (MaxDelay Path 78.500ns)
  Data Path Delay:        6.149ns  (logic 0.794ns (12.910%)  route 5.355ns (87.090%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Timing Exception:       MaxDelay Path -high_priority 78.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L39                                               0.000     0.000 r  MEMREADEX (IN)
                         net (fo=0)                   0.000     0.000    MEMREADEX_ibuf/I
    L39                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.794     0.794 r  MEMREADEX_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.794    MEMREADEX_ibuf/OUT
    L39                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.794 r  MEMREADEX_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        5.355     6.149    dut_inst/exmem1/MEMREADEX
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         r  dut_inst/exmem1/memread_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                   78.500    78.500    
    SLICE_X358Y288       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    78.527    dut_inst/exmem1/memread_out
  -------------------------------------------------------------------
                         required time                         78.527    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 72.378    

Slack (MET) :             72.378ns  (required time - arrival time)
  Source:                 MEMREADEX
                            (input port)
  Destination:            dut_inst/exmem1/memread_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            78.500ns  (MaxDelay Path 78.500ns)
  Data Path Delay:        6.149ns  (logic 0.794ns (12.910%)  route 5.355ns (87.090%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Timing Exception:       MaxDelay Path -high_priority 78.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L39                                               0.000     0.000 r  MEMREADEX (IN)
                         net (fo=0)                   0.000     0.000    MEMREADEX_ibuf/I
    L39                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.794     0.794 r  MEMREADEX_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.794    MEMREADEX_ibuf/OUT
    L39                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.794 r  MEMREADEX_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        5.355     6.149    dut_inst/exmem1/MEMREADEX
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         r  dut_inst/exmem1/memread_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                   78.500    78.500    
    SLICE_X358Y288       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    78.527    dut_inst/exmem1/memread_out
  -------------------------------------------------------------------
                         required time                         78.527    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 72.378    

Slack (MET) :             72.378ns  (required time - arrival time)
  Source:                 MEMREADEX
                            (input port)
  Destination:            dut_inst/exmem1/memread_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            78.500ns  (MaxDelay Path 78.500ns)
  Data Path Delay:        6.149ns  (logic 0.794ns (12.910%)  route 5.355ns (87.090%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Timing Exception:       MaxDelay Path -high_priority 78.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L39                                               0.000     0.000 f  MEMREADEX (IN)
                         net (fo=0)                   0.000     0.000    MEMREADEX_ibuf/I
    L39                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.794     0.794 f  MEMREADEX_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.794    MEMREADEX_ibuf/OUT
    L39                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.794 f  MEMREADEX_ibuf/IBUFCTRL_INST/O
                         net (fo=1, estimated)        5.355     6.149    dut_inst/exmem1/MEMREADEX
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         f  dut_inst/exmem1/memread_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                   78.500    78.500    
    SLICE_X358Y288       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    78.527    dut_inst/exmem1/memread_out
  -------------------------------------------------------------------
                         required time                         78.527    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 72.378    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      229.236ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             229.236ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/exmem1/memwrite_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.600ns  (MaxDelay Path 237.600ns)
  Data Path Delay:        8.391ns  (logic 0.093ns (1.108%)  route 8.298ns (98.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1023                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
    SLICE_X1Y1023        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/Q
                         net (fo=1, estimated)        8.298     8.391    dut_inst/exmem1/MEMWRITEEX
    SLR Crossing[3->0]   
    SLICE_X79Y289        FDCE                                         r  dut_inst/exmem1/memwrite_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.600   237.600    
    SLICE_X79Y289        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027   237.627    dut_inst/exmem1/memwrite_out
  -------------------------------------------------------------------
                         required time                        237.627    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                229.236    

Slack (MET) :             229.236ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/exmem1/memwrite_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.600ns  (MaxDelay Path 237.600ns)
  Data Path Delay:        8.391ns  (logic 0.093ns (1.108%)  route 8.298ns (98.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1023                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/C
    SLICE_X1Y1023        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 f  cpm_rcv_HSTDM_4_FB1_B2_A_11/rx_core.data_out.data_out[3]/Q
                         net (fo=1, estimated)        8.298     8.391    dut_inst/exmem1/MEMWRITEEX
    SLR Crossing[3->0]   
    SLICE_X79Y289        FDCE                                         f  dut_inst/exmem1/memwrite_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.600   237.600    
    SLICE_X79Y289        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027   237.627    dut_inst/exmem1/memwrite_out
  -------------------------------------------------------------------
                         required time                        237.627    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                229.236    

Slack (MET) :             231.602ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/exmem1/regwrite_out/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            235.200ns  (MaxDelay Path 235.200ns)
  Data Path Delay:        3.625ns  (logic 0.095ns (2.621%)  route 3.530ns (97.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 235.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1052                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1052        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, estimated)        3.530     3.625    dut_inst/exmem1/REGWRITEEX
    SLR Crossing[3->2]   
    SLICE_X30Y769        FDCE                                         r  dut_inst/exmem1/regwrite_out/D
  -------------------------------------------------------------------    -------------------

                         max delay                  235.200   235.200    
    SLICE_X30Y769        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.027   235.227    dut_inst/exmem1/regwrite_out
  -------------------------------------------------------------------
                         required time                        235.227    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                231.602    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div4
  To Clock:  hstdm_rxclk_1200_bank36_block6_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.087ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.097ns (12.500%)  route 0.679ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 5.709 - 3.334 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.000ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.710ns (routing 0.001ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.930     3.844    hstdm_trainer_6/rxclkdiv4
    SLICE_X9Y1032        FDRE                                         r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1032        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     3.941 r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=42, estimated)       0.679     4.620    cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_in
    SLICE_X5Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     0.710     5.709    cpm_rcv_HSTDM_4_FB1_B2_D_3/rxclkdiv2
    SLICE_X5Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_local/C
                         clock pessimism              1.006     6.715    
                         clock uncertainty           -0.035     6.680    
    SLICE_X5Y1053        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.707    cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.097ns (12.500%)  route 0.679ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 5.709 - 3.334 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.000ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.710ns (routing 0.001ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.930     3.844    hstdm_trainer_6/rxclkdiv4
    SLICE_X9Y1032        FDRE                                         r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1032        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     3.941 f  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=42, estimated)       0.679     4.620    cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_in
    SLICE_X5Y1053        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     0.710     5.709    cpm_rcv_HSTDM_4_FB1_B2_D_3/rxclkdiv2
    SLICE_X5Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_local/C
                         clock pessimism              1.006     6.715    
                         clock uncertainty           -0.035     6.680    
    SLICE_X5Y1053        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.707    cpm_rcv_HSTDM_4_FB1_B2_D_3/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_D_6/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.097ns (12.125%)  route 0.703ns (87.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 5.735 - 3.334 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.000ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.930     3.844    hstdm_trainer_6/rxclkdiv4
    SLICE_X9Y1032        FDRE                                         r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1032        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     3.941 r  hstdm_trainer_6/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=42, estimated)       0.703     4.644    cpm_rcv_HSTDM_4_FB1_B2_D_6/train_pulse_in
    SLICE_X6Y1065        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_6/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 f  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     3.826    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     4.114    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.478     4.975    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.999 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     0.736     5.735    cpm_rcv_HSTDM_4_FB1_B2_D_6/rxclkdiv2
    SLICE_X6Y1065        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_D_6/train_pulse_local/C
                         clock pessimism              1.006     6.741    
                         clock uncertainty           -0.035     6.706    
    SLICE_X6Y1065        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     6.733    cpm_rcv_HSTDM_4_FB1_B2_D_6/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  2.089    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  hstdm_rxclk_1200_bank36_block6_div4

Setup :            0  Failing Endpoints,  Worst Slack        2.647ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_B_9/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_6/channel_rdy_local[32]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns)
  Data Path Delay:        0.532ns  (logic 0.097ns (18.233%)  route 0.435ns (81.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 9.179 - 6.668 ) 
    Source Clock Delay      (SCD):    3.664ns = ( 6.998 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.874ns (routing 0.001ns, distribution 0.873ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.000ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.922    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.713    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.096    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.124 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     0.874     6.998    cpm_rcv_HSTDM_4_FB1_B2_B_9/rxclkdiv2
    SLICE_X3Y1038        FDCE                                         r  cpm_rcv_HSTDM_4_FB1_B2_B_9/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1038        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     7.095 r  cpm_rcv_HSTDM_4_FB1_B2_B_9/rx_core.set_fifo.rd_en/Q
                         net (fo=2, estimated)        0.435     7.530    hstdm_trainer_6/channel_rdy_in[32]
    SLICE_X3Y1053        FDRE                                         r  hstdm_trainer_6/channel_rdy_local[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.737     9.179    hstdm_trainer_6/rxclkdiv4
    SLICE_X3Y1053        FDRE                                         r  hstdm_trainer_6/channel_rdy_local[32]/C
                         clock pessimism              1.006    10.185    
                         clock uncertainty           -0.035    10.150    
    SLICE_X3Y1053        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.177    hstdm_trainer_6/channel_rdy_local[32]
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_B_9/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_6/channel_rdy_local[32]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns)
  Data Path Delay:        0.532ns  (logic 0.097ns (18.233%)  route 0.435ns (81.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 9.179 - 6.668 ) 
    Source Clock Delay      (SCD):    3.664ns = ( 6.998 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.874ns (routing 0.001ns, distribution 0.873ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.000ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.922    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.713    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.096    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.124 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     0.874     6.998    cpm_rcv_HSTDM_4_FB1_B2_B_9/rxclkdiv2
    SLICE_X3Y1038        FDCE                                         r  cpm_rcv_HSTDM_4_FB1_B2_B_9/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1038        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     7.095 f  cpm_rcv_HSTDM_4_FB1_B2_B_9/rx_core.set_fifo.rd_en/Q
                         net (fo=2, estimated)        0.435     7.530    hstdm_trainer_6/channel_rdy_in[32]
    SLICE_X3Y1053        FDRE                                         f  hstdm_trainer_6/channel_rdy_local[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.737     9.179    hstdm_trainer_6/rxclkdiv4
    SLICE_X3Y1053        FDRE                                         r  hstdm_trainer_6/channel_rdy_local[32]/C
                         clock pessimism              1.006    10.185    
                         clock uncertainty           -0.035    10.150    
    SLICE_X3Y1053        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.177    hstdm_trainer_6/channel_rdy_local[32]
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_8/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block6_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div2 rise@3.334ns)
  Data Path Delay:        0.519ns  (logic 0.097ns (18.690%)  route 0.422ns (81.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 9.223 - 6.668 ) 
    Source Clock Delay      (SCD):    3.683ns = ( 7.017 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.001ns, distribution 0.892ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.000ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 f  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     3.922    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     4.713    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.593     6.096    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.124 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=2688, estimated)     0.893     7.017    cpm_rcv_HSTDM_4_FB1_B2_A_8/rxclkdiv2
    SLICE_X13Y1034       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_8/training_bit_pattern_rebuild.BASE4.rdatap[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1034       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     7.114 r  cpm_rcv_HSTDM_4_FB1_B2_A_8/training_bit_pattern_rebuild.BASE4.rdatap[2]/Q
                         net (fo=2, estimated)        0.422     7.536    cpm_rcv_HSTDM_4_FB1_B2_A_8/training_bit_pattern_rebuild.BASE4.rdatap[2]
    SLICE_X12Y1040       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.781     9.223    cpm_rcv_HSTDM_4_FB1_B2_A_8/rxclkdiv4
    SLICE_X12Y1040       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]/C
                         clock pessimism              1.006    10.229    
                         clock uncertainty           -0.035    10.194    
    SLICE_X12Y1040       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.221    cpm_rcv_HSTDM_4_FB1_B2_A_8/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[2]
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  2.685    





---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.144ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.193ns (routing 0.885ns, distribution 2.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.193     0.459    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     0.901 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, estimated)        0.270     1.171    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.254 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.254    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.193ns (routing 0.885ns, distribution 2.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.193     0.459    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     0.901 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, estimated)        0.270     1.171    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.254 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.254    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Fast Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.953ns (84.867%)  route 0.170ns (15.133%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.859ns (routing 0.506ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.048     1.486    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.617    -3.131 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.163    -2.968    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.949 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     1.859    -1.090    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.245    -0.845 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, estimated)        0.170    -0.675    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.708     0.034 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     0.034    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  7.364    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.643ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.580ns (routing 0.456ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        0.939    11.206    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.256     6.950 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.144     7.094    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.111 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     1.580     8.691    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.691    
                         clock uncertainty           -0.172     8.519    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.478    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.580ns (routing 0.456ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        0.939    11.206    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.256     6.950 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.144     7.094    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.111 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     1.580     8.691    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.691    
                         clock uncertainty           -0.172     8.519    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.478    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.688ns (67.440%)  route 0.332ns (32.560%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.022ns = ( 9.978 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.764ns (routing 0.801ns, distribution 1.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.688     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.838    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.332     4.170    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     6.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     2.764     9.978    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     9.978    
                         clock uncertainty           -0.172     9.806    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.113     9.693    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  5.524    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        5.946ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.096ns (17.112%)  route 0.465ns (82.888%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 5.099 - 3.333 ) 
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.000ns, distribution 0.865ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, estimated)      0.865     2.036    cpm_snd_HSTDM_4_FB1_B2_A_0/txclkdiv2
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1029        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.132 r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/Q
                         net (fo=1, estimated)        0.465     2.597    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X0Y892
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.943     7.824    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     8.068 f  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
                         net (fo=8, estimated)        0.104     8.172    hstdm_bitslice_ctrl_bank36/PLL_CLK
    BITSLICE_CONTROL_X0Y137
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     8.432 f  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, estimated)        0.000     8.432    cpm_snd_HSTDM_4_FB1_B2_A_0/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X0Y892
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.476     8.908    
                         clock uncertainty           -0.178     8.730    
    BITSLICE_RX_TX_X0Y892
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.187     8.543    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.096ns (17.112%)  route 0.465ns (82.888%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 5.099 - 3.333 ) 
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.000ns, distribution 0.865ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, estimated)      0.865     2.036    cpm_snd_HSTDM_4_FB1_B2_A_0/txclkdiv2
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1029        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.132 f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/Q
                         net (fo=1, estimated)        0.465     2.597    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X0Y892
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.943     7.824    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     8.068 f  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
                         net (fo=8, estimated)        0.104     8.172    hstdm_bitslice_ctrl_bank36/PLL_CLK
    BITSLICE_CONTROL_X0Y137
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     8.432 f  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, estimated)        0.000     8.432    cpm_snd_HSTDM_4_FB1_B2_A_0/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X0Y892
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.476     8.908    
                         clock uncertainty           -0.178     8.730    
    BITSLICE_RX_TX_X0Y892
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.187     8.543    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.096ns (17.266%)  route 0.460ns (82.734%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 5.099 - 3.333 ) 
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.000ns, distribution 0.865ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     4.367     1.633    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779     0.854 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289     1.143    hstdm_clkgen_1200_bank36/hstdm_txclkdiv2_local
    BUFGCE_X0Y416        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.171 r  hstdm_clkgen_1200_bank36/TXCLKDIV2.txclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=136, estimated)      0.865     2.036    cpm_snd_HSTDM_4_FB1_B2_A_1/txclkdiv2
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1030        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.132 r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/Q
                         net (fo=1, estimated)        0.460     2.592    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
    BITSLICE_RX_TX_X0Y893
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.943     7.824    hstdm_clkgen_1200_bank36/clk_in
    SLR Crossing[1->3]   
    PLL_X0Y34            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     8.068 r  hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
                         net (fo=8, estimated)        0.104     8.172    hstdm_bitslice_ctrl_bank36/PLL_CLK
    BITSLICE_CONTROL_X0Y137
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[25])
                                                      0.260     8.432 f  hstdm_bitslice_ctrl_bank36/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25]
                         net (fo=1, estimated)        0.000     8.432    cpm_snd_HSTDM_4_FB1_B2_A_1/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X0Y893
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.476     8.908    
                         clock uncertainty           -0.178     8.730    
    BITSLICE_RX_TX_X0Y893
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.154     8.576    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                  5.984    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_1
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        5.937ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.096ns (17.143%)  route 0.464ns (82.857%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 3.922 - 3.333 ) 
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.860ns (routing 0.000ns, distribution 0.860ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, estimated)      0.860     0.741    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y77        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.837 r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[0]/Q
                         net (fo=1, estimated)        0.464     1.301    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[0]
    BITSLICE_RX_TX_X1Y67 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.764     6.645    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.889 f  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=3, estimated)        0.102     6.991    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.264     7.255 f  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, estimated)        0.000     7.255    cpm_snd_HSTDM_4_FB1_C2_C_6/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y67 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.365     7.620    
                         clock uncertainty           -0.178     7.442    
    BITSLICE_RX_TX_X1Y67 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.204     7.238    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data/D[0]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.096ns (17.143%)  route 0.464ns (82.857%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 3.922 - 3.333 ) 
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.860ns (routing 0.000ns, distribution 0.860ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, estimated)      0.860     0.741    cpm_snd_HSTDM_4_FB1_C2_C_6/txclkdiv2
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y77        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.837 f  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[0]/Q
                         net (fo=1, estimated)        0.464     1.301    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[0]
    BITSLICE_RX_TX_X1Y67 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.764     6.645    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.889 f  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=3, estimated)        0.102     6.991    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.264     7.255 f  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, estimated)        0.000     7.255    cpm_snd_HSTDM_4_FB1_C2_C_6/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y67 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.365     7.620    
                         clock uncertainty           -0.178     7.442    
    BITSLICE_RX_TX_X1Y67 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[0])
                                                     -0.204     7.238    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.238    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.096ns (17.112%)  route 0.465ns (82.888%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns = ( 3.920 - 3.333 ) 
    Source Clock Delay      (SCD):    0.746ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.000ns, distribution 0.865ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.077     0.343    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.436 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.147    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.119 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=340, estimated)      0.865     0.746    cpm_snd_HSTDM_4_FB1_C2_D_2/txclkdiv2
    SLICE_X349Y69        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y69        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.842 r  cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.FF.data_in[1]/Q
                         net (fo=1, estimated)        0.465     1.307    cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.764     6.645    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.889 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=3, estimated)        0.104     6.993    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     7.253 f  hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, estimated)        0.000     7.253    cpm_snd_HSTDM_4_FB1_C2_D_2/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.365     7.618    
                         clock uncertainty           -0.178     7.440    
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.187     7.253    cpm_snd_HSTDM_4_FB1_C2_D_2/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  5.946    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_2
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        5.965ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.096ns (17.112%)  route 0.465ns (82.888%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.849 - 3.333 ) 
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.846ns (routing 0.000ns, distribution 0.846ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, estimated)      0.846     0.634    cpm_snd_HSTDM_4_FB1_CI1_P_17/txclkdiv2
    SLICE_X349Y639       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y639       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.730 r  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[1]/Q
                         net (fo=1, estimated)        0.465     1.195    cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X1Y554
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.693     6.574    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.818 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
                         net (fo=2, estimated)        0.104     6.922    hstdm_bitslice_ctrl_bank69/PLL_CLK
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     7.182 f  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, estimated)        0.000     7.182    cpm_snd_HSTDM_4_FB1_CI1_P_17/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y554
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.343     7.525    
                         clock uncertainty           -0.178     7.347    
    BITSLICE_RX_TX_X1Y554
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.187     7.160    cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.160    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.096ns (17.112%)  route 0.465ns (82.888%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.849 - 3.333 ) 
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.846ns (routing 0.000ns, distribution 0.846ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, estimated)      0.846     0.634    cpm_snd_HSTDM_4_FB1_CI1_P_17/txclkdiv2
    SLICE_X349Y639       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y639       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.730 f  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[1]/Q
                         net (fo=1, estimated)        0.465     1.195    cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X1Y554
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.693     6.574    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.818 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
                         net (fo=2, estimated)        0.104     6.922    hstdm_bitslice_ctrl_bank69/PLL_CLK
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     7.182 f  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, estimated)        0.000     7.182    cpm_snd_HSTDM_4_FB1_CI1_P_17/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y554
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.343     7.525    
                         clock uncertainty           -0.178     7.347    
    BITSLICE_RX_TX_X1Y554
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.187     7.160    cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.160    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.FF.data_in[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.bitslice_tx_data/D[2]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_2 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.097ns (17.446%)  route 0.459ns (82.554%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 3.849 - 3.333 ) 
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.848ns (routing 0.000ns, distribution 0.848ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.984     0.250    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.529 r  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.240    hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local
    BUFGCE_X1Y254        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.212 r  hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=272, estimated)      0.848     0.636    cpm_snd_HSTDM_4_FB1_CI1_P_18/txclkdiv2
    SLICE_X349Y641       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.FF.data_in[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y641       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.733 r  cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.FF.data_in[2]/Q
                         net (fo=1, estimated)        0.459     1.192    cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.FF.data_in[2]
    BITSLICE_RX_TX_X1Y556
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.bitslice_tx_data/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.693     6.574    hstdm_clkgen_1200_bank69/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y20            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.818 f  hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
                         net (fo=2, estimated)        0.104     6.922    hstdm_bitslice_ctrl_bank69/PLL_CLK
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[25])
                                                      0.260     7.182 f  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25]
                         net (fo=1, estimated)        0.000     7.182    cpm_snd_HSTDM_4_FB1_CI1_P_18/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y556
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.343     7.525    
                         clock uncertainty           -0.178     7.347    
    BITSLICE_RX_TX_X1Y556
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[2])
                                                     -0.180     7.167    cpm_snd_HSTDM_4_FB1_CI1_P_18/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.167    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  5.975    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local_3
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        5.961ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.096ns (17.112%)  route 0.465ns (82.888%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 3.887 - 3.333 ) 
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.850ns (routing 0.000ns, distribution 0.850ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, estimated)      0.850     0.684    cpm_snd_HSTDM_4_FB1_DI3_P_8/txclkdiv2
    SLICE_X349Y759       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y759       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.780 r  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[1]/Q
                         net (fo=1, estimated)        0.465     1.245    cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.731     6.612    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.856 f  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
                         net (fo=2, estimated)        0.104     6.960    hstdm_bitslice_ctrl_bank71/PLL_CLK
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     7.220 f  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, estimated)        0.000     7.220    cpm_snd_HSTDM_4_FB1_DI3_P_8/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.351     7.571    
                         clock uncertainty           -0.178     7.393    
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.187     7.206    cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.096ns (17.112%)  route 0.465ns (82.888%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 3.887 - 3.333 ) 
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.850ns (routing 0.000ns, distribution 0.850ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, estimated)      0.850     0.684    cpm_snd_HSTDM_4_FB1_DI3_P_8/txclkdiv2
    SLICE_X349Y759       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y759       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.780 f  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[1]/Q
                         net (fo=1, estimated)        0.465     1.245    cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 f  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 f  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.731     6.612    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.856 f  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
                         net (fo=2, estimated)        0.104     6.960    hstdm_bitslice_ctrl_bank71/PLL_CLK
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     7.220 f  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, estimated)        0.000     7.220    cpm_snd_HSTDM_4_FB1_DI3_P_8/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.351     7.571    
                         clock uncertainty           -0.178     7.393    
    BITSLICE_RX_TX_X1Y658
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.187     7.206    cpm_snd_HSTDM_4_FB1_DI3_P_8/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local_3 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.096ns (17.204%)  route 0.462ns (82.796%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 3.887 - 3.333 ) 
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.852ns (routing 0.000ns, distribution 0.852ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     3.030     0.296    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.483 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1
                         net (fo=1, estimated)        0.289    -0.194    hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local
    BUFGCE_X1Y296        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.166 r  hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=272, estimated)      0.852     0.686    cpm_snd_HSTDM_4_FB1_DI3_P_7/txclkdiv2
    SLICE_X349Y761       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y761       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.782 r  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[1]/Q
                         net (fo=1, estimated)        0.462     1.244    cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X1Y660
                         RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634     8.668    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     3.628 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     3.857    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.881 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=4638, estimated)     2.731     6.612    hstdm_clkgen_1200_bank71/clk_in
    SLR Crossing[1->2]   
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     6.856 r  hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
                         net (fo=2, estimated)        0.104     6.960    hstdm_bitslice_ctrl_bank71/PLL_CLK
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[25])
                                                      0.260     7.220 f  hstdm_bitslice_ctrl_bank71/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25]
                         net (fo=1, estimated)        0.000     7.220    cpm_snd_HSTDM_4_FB1_DI3_P_7/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y660
                         RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.351     7.571    
                         clock uncertainty           -0.178     7.393    
    BITSLICE_RX_TX_X1Y660
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.178     7.215    cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  5.971    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack      183.015ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.015ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            195.400ns  (MaxDelay Path 195.400ns)
  Data Path Delay:        12.412ns  (logic 1.455ns (11.723%)  route 10.957ns (88.277%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 195.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BC13                                              0.000     0.000 r  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    BC13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.129     1.129 r  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.129    REGWRITEWB_0_ibuf/OUT
    BC13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.129 r  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=2, estimated)        6.937     8.066    dut_inst/forward1/REGWRITEWB
    SLR Crossing[1->2]   
    SLICE_X33Y758        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     8.180 r  dut_inst/forward1/forwardB_1_5[1]/O
                         net (fo=14, estimated)       0.087     8.267    dut_inst/forward1/forwardB_1_5_0
    SLICE_X33Y758        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.305 r  dut_inst/forward1/forwardB_1[1]/O
                         net (fo=111, estimated)      3.233    11.538    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[3]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136    11.674 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.249    11.923    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[3]
    SLICE_X4Y1025        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038    11.961 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.451    12.412    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[3]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  195.400   195.400    
    SLICE_X0Y1029        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   195.427    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        195.427    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                183.015    

Slack (MET) :             183.015ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            195.400ns  (MaxDelay Path 195.400ns)
  Data Path Delay:        12.412ns  (logic 1.455ns (11.723%)  route 10.957ns (88.277%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 195.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BC13                                              0.000     0.000 r  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    BC13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.129     1.129 r  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.129    REGWRITEWB_0_ibuf/OUT
    BC13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.129 r  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=2, estimated)        6.937     8.066    dut_inst/forward1/REGWRITEWB
    SLR Crossing[1->2]   
    SLICE_X33Y758        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     8.180 r  dut_inst/forward1/forwardB_1_5[1]/O
                         net (fo=14, estimated)       0.087     8.267    dut_inst/forward1/forwardB_1_5_0
    SLICE_X33Y758        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.305 r  dut_inst/forward1/forwardB_1[1]/O
                         net (fo=111, estimated)      3.233    11.538    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[3]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136    11.674 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.249    11.923    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[3]
    SLICE_X4Y1025        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038    11.961 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.451    12.412    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[3]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  195.400   195.400    
    SLICE_X0Y1029        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   195.427    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        195.427    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                183.015    

Slack (MET) :             183.015ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            195.400ns  (MaxDelay Path 195.400ns)
  Data Path Delay:        12.412ns  (logic 1.455ns (11.723%)  route 10.957ns (88.277%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 195.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BC13                                              0.000     0.000 f  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    BC13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.129     1.129 f  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.129    REGWRITEWB_0_ibuf/OUT
    BC13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.129 f  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=2, estimated)        6.937     8.066    dut_inst/forward1/REGWRITEWB
    SLR Crossing[1->2]   
    SLICE_X33Y758        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     8.180 f  dut_inst/forward1/forwardB_1_5[1]/O
                         net (fo=14, estimated)       0.087     8.267    dut_inst/forward1/forwardB_1_5_0
    SLICE_X33Y758        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.305 f  dut_inst/forward1/forwardB_1[1]/O
                         net (fo=111, estimated)      3.233    11.538    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[3]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136    11.674 f  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.249    11.923    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[3]
    SLICE_X4Y1025        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038    11.961 f  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.451    12.412    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[3]
    SLICE_X0Y1029        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  195.400   195.400    
    SLICE_X0Y1029        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   195.427    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        195.427    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                183.015    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack      130.592ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             130.592ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[60]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.100ns  (MaxDelay Path 139.100ns)
  Data Path Delay:        8.535ns  (logic 0.234ns (2.742%)  route 8.301ns (97.258%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 139.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y294                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[60]/C
    SLICE_X37Y294        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/exmem1/aluout_out[60]/Q
                         net (fo=6, estimated)        7.720     7.816    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in[0]
    SLR Crossing[0->3]   
    SLICE_X6Y1027        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.914 r  cpm_snd_HSTDM_4_FB1_B2_A_1/un3_data_in_mux[0]/O
                         net (fo=1, estimated)        0.163     8.077    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in_mux[0]
    SLICE_X5Y1027        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     8.117 r  cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, estimated)        0.418     8.535    cpm_snd_HSTDM_4_FB1_B2_A_1/data_to_serdes[0]
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  139.100   139.100    
    SLICE_X0Y1030        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027   139.127    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                        139.127    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                130.592    

Slack (MET) :             130.592ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[60]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.100ns  (MaxDelay Path 139.100ns)
  Data Path Delay:        8.535ns  (logic 0.234ns (2.742%)  route 8.301ns (97.258%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 139.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y294                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[60]/C
    SLICE_X37Y294        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/exmem1/aluout_out[60]/Q
                         net (fo=6, estimated)        7.720     7.816    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in[0]
    SLR Crossing[0->3]   
    SLICE_X6Y1027        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.914 f  cpm_snd_HSTDM_4_FB1_B2_A_1/un3_data_in_mux[0]/O
                         net (fo=1, estimated)        0.163     8.077    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in_mux[0]
    SLICE_X5Y1027        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     8.117 f  cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, estimated)        0.418     8.535    cpm_snd_HSTDM_4_FB1_B2_A_1/data_to_serdes[0]
    SLICE_X0Y1030        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  139.100   139.100    
    SLICE_X0Y1030        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027   139.127    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                        139.127    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                130.592    

Slack (MET) :             133.076ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[60]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            139.100ns  (MaxDelay Path 139.100ns)
  Data Path Delay:        5.258ns  (logic 0.126ns (2.396%)  route 5.132ns (97.604%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Inter-SLR Compensation: 0.789ns  (DPD * DF)
    Data Path Delay         (DPD):    5.258ns
    Derating Factor          (DF):    0.150
  Timing Exception:       MaxDelay Path -high_priority 139.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y294                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[60]/C
    SLICE_X37Y294        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     0.052 r  dut_inst/exmem1/aluout_out[60]/Q
                         net (fo=6, estimated)        4.800     4.852    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in[0]
    SLR Crossing[0->3]   
    SLICE_X6Y1027        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.052     4.904 r  cpm_snd_HSTDM_4_FB1_B2_A_1/un3_data_in_mux[0]/O
                         net (fo=1, estimated)        0.096     5.000    cpm_snd_HSTDM_4_FB1_B2_A_1/data_in_mux[0]
    SLICE_X5Y1027        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.022     5.022 r  cpm_snd_HSTDM_4_FB1_B2_A_1/training_bit_gen_inst.data_to_serdes[0]/O
                         net (fo=1, estimated)        0.236     5.258    cpm_snd_HSTDM_4_FB1_B2_A_1/data_to_serdes[0]
    SLICE_X0Y1030        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  139.100   139.100    
                         inter-SLR compensation      -0.789   138.311    
    SLICE_X0Y1030        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023   138.334    cpm_snd_HSTDM_4_FB1_B2_A_1/tx_core.FF.data_in[0]
  -------------------------------------------------------------------
                         required time                        138.334    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                133.076    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block6_div2
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack      152.369ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             152.369ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.700ns  (MaxDelay Path 160.700ns)
  Data Path Delay:        8.358ns  (logic 0.404ns (4.834%)  route 7.954ns (95.166%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 160.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1054                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1054        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[2]/Q
                         net (fo=2, estimated)        3.553     3.648    dut_inst/forward1/REGRS1_EX[2]
    SLR Crossing[3->2]   
    SLICE_X34Y758        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.712 f  dut_inst/forward1/un1_regwrite_mem_2/O
                         net (fo=2, estimated)        0.110     3.822    dut_inst/forward1/un1_regwrite_mem_2_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.886 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, estimated)      0.301     4.187    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.227 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, estimated)        0.133     4.360    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.400 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, estimated)      3.286     7.686    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[1]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     7.749 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[1]/O
                         net (fo=1, estimated)        0.110     7.859    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[1]
    SLICE_X4Y1024        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     7.897 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, estimated)        0.461     8.358    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[1]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  160.700   160.700    
    SLICE_X0Y1029        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   160.727    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        160.727    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                152.369    

Slack (MET) :             152.369ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.700ns  (MaxDelay Path 160.700ns)
  Data Path Delay:        8.358ns  (logic 0.404ns (4.834%)  route 7.954ns (95.166%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 160.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1054                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1054        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 f  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[2]/Q
                         net (fo=2, estimated)        3.553     3.648    dut_inst/forward1/REGRS1_EX[2]
    SLR Crossing[3->2]   
    SLICE_X34Y758        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.712 f  dut_inst/forward1/un1_regwrite_mem_2/O
                         net (fo=2, estimated)        0.110     3.822    dut_inst/forward1/un1_regwrite_mem_2_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.886 f  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, estimated)      0.301     4.187    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.227 r  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, estimated)        0.133     4.360    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.400 r  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, estimated)      3.286     7.686    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[1]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     7.749 r  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[1]/O
                         net (fo=1, estimated)        0.110     7.859    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[1]
    SLICE_X4Y1024        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     7.897 r  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, estimated)        0.461     8.358    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[1]
    SLICE_X0Y1029        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  160.700   160.700    
    SLICE_X0Y1029        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   160.727    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        160.727    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                152.369    

Slack (MET) :             152.369ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block6_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.700ns  (MaxDelay Path 160.700ns)
  Data Path Delay:        8.358ns  (logic 0.404ns (4.834%)  route 7.954ns (95.166%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 160.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1054                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1054        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_C_0/rx_core.data_out.data_out[2]/Q
                         net (fo=2, estimated)        3.553     3.648    dut_inst/forward1/REGRS1_EX[2]
    SLR Crossing[3->2]   
    SLICE_X34Y758        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.712 r  dut_inst/forward1/un1_regwrite_mem_2/O
                         net (fo=2, estimated)        0.110     3.822    dut_inst/forward1/un1_regwrite_mem_2_1z
    SLICE_X34Y758        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     3.886 r  dut_inst/forward1/un1_regwrite_mem/O
                         net (fo=113, estimated)      0.301     4.187    dut_inst/forward1/forwardA[0]
    SLICE_X33Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.227 f  dut_inst/forward1/forwardA_1_5[1]/O
                         net (fo=7, estimated)        0.133     4.360    dut_inst/forward1/forwardA_1_5_0
    SLICE_X34Y758        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.400 f  dut_inst/forward1/forwardA_1[1]/O
                         net (fo=116, estimated)      3.286     7.686    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in[1]
    SLR Crossing[2->3]   
    SLICE_X4Y1023        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     7.749 f  cpm_snd_HSTDM_4_FB1_B2_A_0/un3_data_in_mux[1]/O
                         net (fo=1, estimated)        0.110     7.859    cpm_snd_HSTDM_4_FB1_B2_A_0/data_in_mux[1]
    SLICE_X4Y1024        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     7.897 f  cpm_snd_HSTDM_4_FB1_B2_A_0/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, estimated)        0.461     8.358    cpm_snd_HSTDM_4_FB1_B2_A_0/data_to_serdes[1]
    SLICE_X0Y1029        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  160.700   160.700    
    SLICE_X0Y1029        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   160.727    cpm_snd_HSTDM_4_FB1_B2_A_0/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        160.727    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                152.369    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local_1

Setup :            0  Failing Endpoints,  Worst Slack      228.954ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             228.954ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[42]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.800ns  (MaxDelay Path 239.800ns)
  Data Path Delay:        10.873ns  (logic 0.275ns (2.529%)  route 10.598ns (97.471%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y759                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[42]/C
    SLICE_X32Y759        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/exmem1/readdata2_out[42]/Q
                         net (fo=1, estimated)       10.001    10.100    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in[2]
    SLR Crossing[2->0]   
    SLICE_X352Y76        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136    10.236 r  cpm_snd_HSTDM_4_FB1_C2_C_6/un3_data_in_mux[2]/O
                         net (fo=1, estimated)        0.198    10.434    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in_mux[2]
    SLICE_X352Y77        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040    10.474 r  cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, estimated)        0.399    10.873    cpm_snd_HSTDM_4_FB1_C2_C_6/data_to_serdes[2]
    SLICE_X349Y77        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.800   239.800    
    SLICE_X349Y77        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027   239.827    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                        239.827    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                228.954    

Slack (MET) :             228.954ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[42]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.800ns  (MaxDelay Path 239.800ns)
  Data Path Delay:        10.873ns  (logic 0.275ns (2.529%)  route 10.598ns (97.471%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y759                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[42]/C
    SLICE_X32Y759        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 f  dut_inst/exmem1/readdata2_out[42]/Q
                         net (fo=1, estimated)       10.001    10.100    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in[2]
    SLR Crossing[2->0]   
    SLICE_X352Y76        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136    10.236 f  cpm_snd_HSTDM_4_FB1_C2_C_6/un3_data_in_mux[2]/O
                         net (fo=1, estimated)        0.198    10.434    cpm_snd_HSTDM_4_FB1_C2_C_6/data_in_mux[2]
    SLICE_X352Y77        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040    10.474 f  cpm_snd_HSTDM_4_FB1_C2_C_6/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, estimated)        0.399    10.873    cpm_snd_HSTDM_4_FB1_C2_C_6/data_to_serdes[2]
    SLICE_X349Y77        FDRE                                         f  cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.800   239.800    
    SLICE_X349Y77        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027   239.827    cpm_snd_HSTDM_4_FB1_C2_C_6/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                        239.827    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                228.954    

Slack (MET) :             228.962ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[46]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.800ns  (MaxDelay Path 239.800ns)
  Data Path Delay:        10.865ns  (logic 0.272ns (2.503%)  route 10.593ns (97.497%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y753                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[46]/C
    SLICE_X31Y753        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/exmem1/readdata2_out[46]/Q
                         net (fo=1, estimated)       10.052    10.148    cpm_snd_HSTDM_4_FB1_C2_C_1/data_in[2]
    SLR Crossing[2->0]   
    SLICE_X352Y87        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136    10.284 r  cpm_snd_HSTDM_4_FB1_C2_C_1/un3_data_in_mux[2]/O
                         net (fo=1, estimated)        0.182    10.466    cpm_snd_HSTDM_4_FB1_C2_C_1/data_in_mux[2]
    SLICE_X352Y87        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040    10.506 r  cpm_snd_HSTDM_4_FB1_C2_C_1/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, estimated)        0.359    10.865    cpm_snd_HSTDM_4_FB1_C2_C_1/data_to_serdes[2]
    SLICE_X349Y87        FDRE                                         r  cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.800   239.800    
    SLICE_X349Y87        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027   239.827    cpm_snd_HSTDM_4_FB1_C2_C_1/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                        239.827    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                228.962    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local_2

Setup :            0  Failing Endpoints,  Worst Slack      234.921ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             234.921ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.400ns  (MaxDelay Path 240.400ns)
  Data Path Delay:        5.506ns  (logic 0.282ns (5.122%)  route 5.224ns (94.878%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 240.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y752                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[23]/C
    SLICE_X31Y752        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/exmem1/readdata2_out[23]/Q
                         net (fo=1, estimated)        4.375     4.474    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in[3]
    SLICE_X355Y659       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     4.616 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.209     4.825    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in_mux[3]
    SLICE_X355Y659       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.866 r  cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.640     5.506    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_to_serdes[3]
    SLICE_X349Y640       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  240.400   240.400    
    SLICE_X349Y640       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   240.427    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        240.427    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                234.921    

Slack (MET) :             234.921ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.400ns  (MaxDelay Path 240.400ns)
  Data Path Delay:        5.506ns  (logic 0.282ns (5.122%)  route 5.224ns (94.878%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 240.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y752                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[23]/C
    SLICE_X31Y752        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 f  dut_inst/exmem1/readdata2_out[23]/Q
                         net (fo=1, estimated)        4.375     4.474    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in[3]
    SLICE_X355Y659       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     4.616 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.209     4.825    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_in_mux[3]
    SLICE_X355Y659       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     4.866 f  cpm_snd_HSTDM_4_FB1_CI1_N_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.640     5.506    cpm_snd_HSTDM_4_FB1_CI1_N_17/data_to_serdes[3]
    SLICE_X349Y640       FDRE                                         f  cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  240.400   240.400    
    SLICE_X349Y640       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   240.427    cpm_snd_HSTDM_4_FB1_CI1_N_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        240.427    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                234.921    

Slack (MET) :             234.972ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.400ns  (MaxDelay Path 240.400ns)
  Data Path Delay:        5.455ns  (logic 0.277ns (5.078%)  route 5.178ns (94.922%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 240.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y756                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[29]/C
    SLICE_X33Y756        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/exmem1/readdata2_out[29]/Q
                         net (fo=1, estimated)        4.422     4.518    cpm_snd_HSTDM_4_FB1_CI1_P_17/data_in[3]
    SLICE_X353Y657       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     4.660 r  cpm_snd_HSTDM_4_FB1_CI1_P_17/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.210     4.870    cpm_snd_HSTDM_4_FB1_CI1_P_17/data_in_mux[3]
    SLICE_X353Y657       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     4.909 r  cpm_snd_HSTDM_4_FB1_CI1_P_17/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.546     5.455    cpm_snd_HSTDM_4_FB1_CI1_P_17/data_to_serdes[3]
    SLICE_X349Y639       FDRE                                         r  cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  240.400   240.400    
    SLICE_X349Y639       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   240.427    cpm_snd_HSTDM_4_FB1_CI1_P_17/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        240.427    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                234.972    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local_3

Setup :            0  Failing Endpoints,  Worst Slack      235.376ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             235.376ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.900ns  (MaxDelay Path 239.900ns)
  Data Path Delay:        4.551ns  (logic 0.270ns (5.933%)  route 4.281ns (94.067%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y757                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[19]/C
    SLICE_X33Y757        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/exmem1/readdata2_out[19]/Q
                         net (fo=1, estimated)        3.648     3.744    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in[3]
    SLICE_X354Y761       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     3.879 r  cpm_snd_HSTDM_4_FB1_DI3_P_7/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.203     4.082    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in_mux[3]
    SLICE_X354Y761       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     4.121 r  cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.430     4.551    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_to_serdes[3]
    SLICE_X349Y761       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.900   239.900    
    SLICE_X349Y761       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   239.927    cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        239.927    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                235.376    

Slack (MET) :             235.376ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.900ns  (MaxDelay Path 239.900ns)
  Data Path Delay:        4.551ns  (logic 0.270ns (5.933%)  route 4.281ns (94.067%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y757                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[19]/C
    SLICE_X33Y757        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/exmem1/readdata2_out[19]/Q
                         net (fo=1, estimated)        3.648     3.744    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in[3]
    SLICE_X354Y761       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     3.879 f  cpm_snd_HSTDM_4_FB1_DI3_P_7/un3_data_in_mux[3]/O
                         net (fo=1, estimated)        0.203     4.082    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in_mux[3]
    SLICE_X354Y761       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     4.121 f  cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, estimated)        0.430     4.551    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_to_serdes[3]
    SLICE_X349Y761       FDRE                                         f  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.900   239.900    
    SLICE_X349Y761       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027   239.927    cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                        239.927    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                235.376    

Slack (MET) :             235.434ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/readdata2_out[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            239.900ns  (MaxDelay Path 239.900ns)
  Data Path Delay:        4.493ns  (logic 0.274ns (6.098%)  route 4.219ns (93.902%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 239.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y756                                     0.000     0.000 r  dut_inst/exmem1/readdata2_out[17]/C
    SLICE_X31Y756        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/exmem1/readdata2_out[17]/Q
                         net (fo=1, estimated)        3.687     3.786    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in[1]
    SLICE_X354Y762       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     3.921 r  cpm_snd_HSTDM_4_FB1_DI3_P_7/un3_data_in_mux[1]/O
                         net (fo=1, estimated)        0.139     4.060    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_in_mux[1]
    SLICE_X354Y761       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     4.100 r  cpm_snd_HSTDM_4_FB1_DI3_P_7/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, estimated)        0.393     4.493    cpm_snd_HSTDM_4_FB1_DI3_P_7/data_to_serdes[1]
    SLICE_X349Y761       FDRE                                         r  cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  239.900   239.900    
    SLICE_X349Y761       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027   239.927    cpm_snd_HSTDM_4_FB1_DI3_P_7/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                        239.927    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                235.434    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      488.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             488.625ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/exmem1/writeregister_out[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        10.637ns  (logic 0.096ns (0.903%)  route 10.541ns (99.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 504.696 - 500.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.345ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.696ns
    Common Clock Delay      (CCD):    2.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.048ns (routing 1.461ns, distribution 2.587ns)
  Clock Net Delay (Destination): 3.635ns (routing 1.333ns, distribution 2.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334     1.173    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, estimated)      4.048     5.249    dut_inst/clk
    SLICE_X11Y870        FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y870        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.345 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=136, estimated)     10.541    15.886    dut_inst/exmem1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         f  dut_inst/exmem1/writeregister_out[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295   501.037    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.061 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, estimated)      3.635   504.696    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y268       FDCE                                         r  dut_inst/exmem1/writeregister_out[3]/C
                         clock pessimism              0.269   504.964    
                         inter-SLR compensation      -0.345   504.619    
                         clock uncertainty           -0.035   504.584    
    SLICE_X419Y268       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072   504.512    dut_inst/exmem1/writeregister_out[3]
  -------------------------------------------------------------------
                         required time                        504.512    
                         arrival time                         -15.886    
  -------------------------------------------------------------------
                         slack                                488.625    

Slack (MET) :             488.702ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/exmem1/writeregister_out[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        10.556ns  (logic 0.096ns (0.909%)  route 10.460ns (99.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 504.691 - 500.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.345ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.691ns
    Common Clock Delay      (CCD):    2.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.048ns (routing 1.461ns, distribution 2.587ns)
  Clock Net Delay (Destination): 3.630ns (routing 1.333ns, distribution 2.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334     1.173    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, estimated)      4.048     5.249    dut_inst/clk
    SLICE_X11Y870        FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y870        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.345 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=136, estimated)     10.460    15.805    dut_inst/exmem1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X419Y271       FDCE                                         f  dut_inst/exmem1/writeregister_out[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295   501.037    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.061 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, estimated)      3.630   504.691    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X419Y271       FDCE                                         r  dut_inst/exmem1/writeregister_out[2]/C
                         clock pessimism              0.269   504.959    
                         inter-SLR compensation      -0.345   504.615    
                         clock uncertainty           -0.035   504.579    
    SLICE_X419Y271       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072   504.508    dut_inst/exmem1/writeregister_out[2]
  -------------------------------------------------------------------
                         required time                        504.507    
                         arrival time                         -15.805    
  -------------------------------------------------------------------
                         slack                                488.702    

Slack (MET) :             489.134ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/exmem1/memread_out/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 0.096ns (0.960%)  route 9.907ns (99.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 504.549 - 500.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.323ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.549ns
    Common Clock Delay      (CCD):    2.394ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      4.048ns (routing 1.461ns, distribution 2.587ns)
  Clock Net Delay (Destination): 3.488ns (routing 1.333ns, distribution 2.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.334     1.173    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.201 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, estimated)      4.048     5.249    dut_inst/clk
    SLICE_X11Y870        FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y870        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.345 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=136, estimated)      9.907    15.252    dut_inst/exmem1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         f  dut_inst/exmem1/memread_out/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295   501.037    clk_bufg
    BUFGCE_X1Y255        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.061 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=140, estimated)      3.488   504.549    dut_inst/exmem1/clk
    SLR Crossing[2->0]   
    SLICE_X358Y288       FDCE                                         r  dut_inst/exmem1/memread_out/C
                         clock pessimism              0.269   504.817    
                         inter-SLR compensation      -0.323   504.494    
                         clock uncertainty           -0.035   504.459    
    SLICE_X358Y288       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072   504.387    dut_inst/exmem1/memread_out
  -------------------------------------------------------------------
                         required time                        504.387    
                         arrival time                         -15.252    
  -------------------------------------------------------------------
                         slack                                489.134    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       99.175ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99.175ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.098ns (18.596%)  route 0.429ns (81.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 99.003 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 1.106ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.002ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.057    -0.661    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X419Y564       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y564       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.563 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, estimated)       0.429    -0.134    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X418Y561       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.040    96.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.201    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.225 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.778    99.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X418Y561       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.216    99.220    
                         clock uncertainty           -0.106    99.114    
    SLICE_X418Y561       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    99.042    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         99.042    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                 99.175    

Slack (MET) :             99.175ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.098ns (18.596%)  route 0.429ns (81.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 99.003 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 1.106ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.002ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.057    -0.661    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X419Y564       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y564       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.563 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, estimated)       0.429    -0.134    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X418Y561       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.040    96.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.201    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.225 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.778    99.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X418Y561       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.216    99.220    
                         clock uncertainty           -0.106    99.114    
    SLICE_X418Y561       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    99.042    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         99.042    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                 99.175    

Slack (MET) :             99.175ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.098ns (18.596%)  route 0.429ns (81.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 99.003 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 1.106ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.002ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.274    -2.746    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.718 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     2.057    -0.661    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X419Y564       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X419Y564       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098    -0.563 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, estimated)       0.429    -0.134    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X418Y561       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634   102.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.040    96.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, estimated)        0.240    97.201    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y149        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.225 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, estimated)     1.778    99.003    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X418Y561       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.216    99.220    
                         clock uncertainty           -0.106    99.114    
    SLICE_X418Y561       FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.072    99.042    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         99.042    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                 99.175    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[1]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.093ns (4.276%)  route 2.082ns (95.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.016ns = ( 9.984 - 10.000 ) 
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.182ns (routing 0.885ns, distribution 2.297ns)
  Clock Net Delay (Destination): 2.770ns (routing 0.801ns, distribution 1.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.182     0.448    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y397       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y397       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.541 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, estimated)     2.082     2.623    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_reset_o
    SLICE_X379Y531       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     6.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     2.770     9.984    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/sys_clk
    SLICE_X379Y531       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[1]/C
                         clock pessimism              0.136    10.120    
                         clock uncertainty           -0.074    10.047    
    SLICE_X379Y531       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     9.975    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/I_gpiolink_txphy/txDataRegister_reg[1]
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[0]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.093ns (4.310%)  route 2.065ns (95.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.021ns = ( 9.979 - 10.000 ) 
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.182ns (routing 0.885ns, distribution 2.297ns)
  Clock Net Delay (Destination): 2.765ns (routing 0.801ns, distribution 1.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.182     0.448    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y397       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y397       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.541 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, estimated)     2.065     2.606    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X380Y531       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     6.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     2.765     9.979    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X380Y531       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[0]/C
                         clock pessimism              0.136    10.115    
                         clock uncertainty           -0.074    10.042    
    SLICE_X380Y531       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     9.970    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[0]
  -------------------------------------------------------------------
                         required time                          9.970    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[32]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.093ns (4.310%)  route 2.065ns (95.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.021ns = ( 9.979 - 10.000 ) 
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.182ns (routing 0.885ns, distribution 2.297ns)
  Clock Net Delay (Destination): 2.765ns (routing 0.801ns, distribution 1.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.258    -2.762    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.734 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     3.182     0.448    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y397       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y397       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.541 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, estimated)     2.065     2.606    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X380Y531       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    12.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.040     6.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.229     7.190    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.214 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4638, estimated)     2.765     9.979    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X380Y531       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[32]/C
                         clock pessimism              0.136    10.115    
                         clock uncertainty           -0.074    10.042    
    SLICE_X380Y531       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     9.970    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[32]
  -------------------------------------------------------------------
                         required time                          9.970    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                  7.363    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.911ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.911ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.096ns (6.061%)  route 1.488ns (93.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 19.077 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.138ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.923ns
    Common Clock Delay      (CCD):   -1.842ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.163ns (routing 0.974ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.883ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.163    -0.558    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X356Y600       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y600       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.462 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, estimated)      1.488     1.026    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X352Y549       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.040    16.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.854    19.077    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y549       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[2]/C
                         clock pessimism              0.151    19.228    
                         inter-SLR compensation      -0.138    19.091    
                         clock uncertainty           -0.082    19.009    
    SLICE_X352Y549       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    18.937    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 17.911    

Slack (MET) :             17.911ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.096ns (6.061%)  route 1.488ns (93.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 19.077 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.138ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.923ns
    Common Clock Delay      (CCD):   -1.842ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.163ns (routing 0.974ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.883ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.163    -0.558    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X356Y600       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y600       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.462 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, estimated)      1.488     1.026    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X352Y549       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.040    16.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.854    19.077    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y549       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[3]/C
                         clock pessimism              0.151    19.228    
                         inter-SLR compensation      -0.138    19.091    
                         clock uncertainty           -0.082    19.009    
    SLICE_X352Y549       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    18.937    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 17.911    

Slack (MET) :             17.911ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.096ns (6.061%)  route 1.488ns (93.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 19.077 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.138ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -0.923ns
    Common Clock Delay      (CCD):   -1.842ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.163ns (routing 0.974ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.883ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.271    -2.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.721 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      2.163    -0.558    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X356Y600       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y600       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.462 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, estimated)      1.488     1.026    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLR Crossing[2->1]   
    SLICE_X352Y549       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    22.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.040    16.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, estimated)        0.238    17.199    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.223 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, estimated)      1.854    19.077    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X352Y549       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[4]/C
                         clock pessimism              0.151    19.228    
                         inter-SLR compensation      -0.138    19.091    
                         clock uncertainty           -0.082    19.009    
    SLICE_X352Y549       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    18.937    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                 17.911    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        4.947ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/SIB_Header_reg[33]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.121ns (4.324%)  route 2.677ns (95.676%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 7.007 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.780ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.707ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.261    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.975    -0.756    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y410       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y410       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.663 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, estimated)        0.851     0.188    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.216 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, estimated)    1.826     2.043    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/umr3_sib_reset_o
    SLICE_X419Y566       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/SIB_Header_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.040     4.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.232     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.790     7.007    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/haps_infra_clk2
    SLICE_X419Y566       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/SIB_Header_reg[33]/C
                         clock pessimism              0.125     7.132    
                         clock uncertainty           -0.071     7.061    
    SLICE_X419Y566       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072     6.989    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/SIB_Header_reg[33]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[167]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.121ns (4.341%)  route 2.666ns (95.659%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 6.997 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.780ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.707ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.261    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.975    -0.756    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y410       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y410       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.663 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, estimated)        0.851     0.188    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.216 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, estimated)    1.815     2.032    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/umr3_sib_reset_o
    SLICE_X414Y551       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[167]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.040     4.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.232     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.780     6.997    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/haps_infra_clk2
    SLICE_X414Y551       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[167]/C
                         clock pessimism              0.125     7.122    
                         clock uncertainty           -0.071     7.051    
    SLICE_X414Y551       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.979    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[167]
  -------------------------------------------------------------------
                         required time                          6.979    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[190]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.121ns (4.341%)  route 2.666ns (95.659%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 6.997 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.780ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.707ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.834     2.541    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.561    -3.020 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.261    -2.759    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.731 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.975    -0.756    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y410       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y410       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.663 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, estimated)        0.851     0.188    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y185        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.216 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, estimated)    1.815     2.032    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/umr3_sib_reset_o
    SLICE_X414Y551       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[190]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, estimated)        0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y205       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, estimated)        1.634    10.001    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.040     4.961 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, estimated)        0.232     5.193    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, estimated)    1.780     6.997    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/haps_infra_clk2
    SLICE_X414Y551       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[190]/C
                         clock pessimism              0.125     7.122    
                         clock uncertainty           -0.071     7.051    
    SLICE_X414Y551       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     6.979    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg_reg[190]
  -------------------------------------------------------------------
                         required time                          6.979    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                  4.948    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank36_block6_div4
  To Clock:  hstdm_rxclk_1200_bank36_block6_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.125ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/bitslip_pulse[36]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.138ns (10.542%)  route 1.171ns (89.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.528ns = ( 9.196 - 6.668 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.000ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.000ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.930     3.844    hstdm_trainer_6/rxclkdiv4
    SLICE_X17Y1055       FDCE                                         r  hstdm_trainer_6/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1055       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     3.943 r  hstdm_trainer_6/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.389     4.332    hstdm_trainer_6/train_latched
    SLICE_X10Y1050       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.371 f  hstdm_trainer_6/ar_train_latched.train_latched_i.O/O
                         net (fo=449, estimated)      0.782     5.153    hstdm_trainer_6/train_latched_i
    SLICE_X3Y1029        FDCE                                         f  hstdm_trainer_6/bitslip_pulse[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.754     9.196    hstdm_trainer_6/rxclkdiv4
    SLICE_X3Y1029        FDCE                                         r  hstdm_trainer_6/bitslip_pulse[36]/C
                         clock pessimism              1.190    10.386    
                         clock uncertainty           -0.035    10.351    
    SLICE_X3Y1029        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    10.279    hstdm_trainer_6/bitslip_pulse[36]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/idelay_pulse[36]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.138ns (10.542%)  route 1.171ns (89.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.528ns = ( 9.196 - 6.668 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.000ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.000ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.930     3.844    hstdm_trainer_6/rxclkdiv4
    SLICE_X17Y1055       FDCE                                         r  hstdm_trainer_6/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1055       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     3.943 r  hstdm_trainer_6/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.389     4.332    hstdm_trainer_6/train_latched
    SLICE_X10Y1050       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.371 f  hstdm_trainer_6/ar_train_latched.train_latched_i.O/O
                         net (fo=449, estimated)      0.782     5.153    hstdm_trainer_6/train_latched_i
    SLICE_X3Y1029        FDCE                                         f  hstdm_trainer_6/idelay_pulse[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.754     9.196    hstdm_trainer_6/rxclkdiv4
    SLICE_X3Y1029        FDCE                                         r  hstdm_trainer_6/idelay_pulse[36]/C
                         clock pessimism              1.190    10.386    
                         clock uncertainty           -0.035    10.351    
    SLICE_X3Y1029        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    10.279    hstdm_trainer_6/idelay_pulse[36]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 hstdm_trainer_6/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_6/idelay_reset[36]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block6_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block6_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block6_div4 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.138ns (10.542%)  route 1.171ns (89.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.528ns = ( 9.196 - 6.668 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.000ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.000ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 f  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.003     0.588    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.013     1.379    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.594     2.763    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.930     3.844    hstdm_trainer_6/rxclkdiv4
    SLICE_X17Y1055       FDCE                                         r  hstdm_trainer_6/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1055       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     3.943 r  hstdm_trainer_6/ar_train_latched.R1/Q
                         net (fo=4, estimated)        0.389     4.332    hstdm_trainer_6/train_latched
    SLICE_X10Y1050       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.371 f  hstdm_trainer_6/ar_train_latched.train_latched_i.O/O
                         net (fo=449, estimated)      0.782     5.153    hstdm_trainer_6/train_latched_i
    SLICE_X3Y1029        FDCE                                         f  hstdm_trainer_6/idelay_reset[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block6_div4 rise edge)
                                                      6.668     6.668 f  
    M48                                               0.000     6.668 f  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 f  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 f  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.002     7.160    hstdm_clkgen_1200_rx_bank36_block6/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, estimated)        0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, estimated)        0.006     7.448    hstdm_clkgen_1200_rx_bank36_block6/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block6/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, estimated)        0.480     8.311    hstdm_clkgen_1200_rx_bank36_block6/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block6/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=959, estimated)      0.754     9.196    hstdm_trainer_6/rxclkdiv4
    SLICE_X3Y1029        FDCE                                         r  hstdm_trainer_6/idelay_reset[36]/C
                         clock pessimism              1.190    10.386    
                         clock uncertainty           -0.035    10.351    
    SLICE_X3Y1029        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    10.279    hstdm_trainer_6/idelay_reset[36]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  5.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.375ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.093ns (13.717%)  route 0.585ns (86.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 6.860 - 5.333 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.532ns (routing 0.401ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.354ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.532     1.761    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X428Y495       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y495       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.854 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, estimated)        0.585     2.439    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X429Y475       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.322     6.860    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X429Y475       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism              0.072     6.932    
                         clock uncertainty           -0.046     6.886    
    SLICE_X429Y475       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072     6.814    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.814    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.093ns (13.717%)  route 0.585ns (86.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 6.860 - 5.333 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.532ns (routing 0.401ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.354ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.532     1.761    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X428Y495       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y495       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.854 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, estimated)        0.585     2.439    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X429Y475       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.322     6.860    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X429Y475       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.072     6.932    
                         clock uncertainty           -0.046     6.886    
    SLICE_X429Y475       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.814    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.814    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.093ns (13.717%)  route 0.585ns (86.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 6.860 - 5.333 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.532ns (routing 0.401ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.354ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.532     1.761    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X428Y495       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y495       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.854 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, estimated)        0.585     2.439    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X429Y475       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, estimated)        0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y201       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, estimated)     1.322     6.860    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X429Y475       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.072     6.932    
                         clock uncertainty           -0.046     6.886    
    SLICE_X429Y475       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     6.814    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.814    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  4.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        3.433ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[155]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.158ns (9.283%)  route 1.544ns (90.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 6.727 - 5.333 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.258ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.234ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.363     1.592    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X421Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y526       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.687 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, estimated)       0.508     2.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X423Y537       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     2.258 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, estimated)      1.036     3.294    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X415Y523       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[155]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.190     6.727    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X415Y523       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[155]/C
                         clock pessimism              0.118     6.846    
                         clock uncertainty           -0.046     6.799    
    SLICE_X415Y523       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072     6.727    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[155]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[156]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.158ns (9.283%)  route 1.544ns (90.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 6.727 - 5.333 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.258ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.234ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.363     1.592    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X421Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y526       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.687 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, estimated)       0.508     2.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X423Y537       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     2.258 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, estimated)      1.036     3.294    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X415Y523       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[156]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.190     6.727    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X415Y523       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[156]/C
                         clock pessimism              0.118     6.846    
                         clock uncertainty           -0.046     6.799    
    SLICE_X415Y523       FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.072     6.727    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[156]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[157]/CLR
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.158ns (9.283%)  route 1.544ns (90.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 6.727 - 5.333 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.363ns (routing 0.258ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.234ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.363     1.592    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X421Y526       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y526       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     1.687 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, estimated)       0.508     2.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X423Y537       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     2.258 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, estimated)      1.036     3.294    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X415Y523       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[157]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, estimated)        0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y213       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, estimated)     1.190     6.727    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X415Y523       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[157]/C
                         clock pessimism              0.118     6.846    
                         clock uncertainty           -0.046     6.799    
    SLICE_X415Y523       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     6.727    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[157]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  3.433    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       52.412ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.412ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTMEM[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            62.000ns  (MaxDelay Path 62.000ns)
  Data Path Delay:        9.588ns  (logic 2.640ns (27.535%)  route 6.948ns (72.465%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 62.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y750                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[6]/C
    SLICE_X32Y750        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dut_inst/exmem1/aluout_out[6]/Q
                         net (fo=3, estimated)        6.948     7.044    ALUOUTMEM_c[6]
    SLR Crossing[2->1]   
    BC15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.544     9.588 r  ALUOUTMEM_obuf[6]/O
                         net (fo=0)                   0.000     9.588    ALUOUTMEM[6]
    BC15                                                              r  ALUOUTMEM[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   62.000    62.000    
                         output delay                -0.000    62.000    
  -------------------------------------------------------------------
                         required time                         62.000    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                 52.412    

Slack (MET) :             52.412ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTMEM[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            62.000ns  (MaxDelay Path 62.000ns)
  Data Path Delay:        9.588ns  (logic 2.640ns (27.535%)  route 6.948ns (72.465%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 62.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y750                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[6]/C
    SLICE_X32Y750        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 f  dut_inst/exmem1/aluout_out[6]/Q
                         net (fo=3, estimated)        6.948     7.044    ALUOUTMEM_c[6]
    SLR Crossing[2->1]   
    BC15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.544     9.588 f  ALUOUTMEM_obuf[6]/O
                         net (fo=0)                   0.000     9.588    ALUOUTMEM[6]
    BC15                                                              f  ALUOUTMEM[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   62.000    62.000    
                         output delay                -0.000    62.000    
  -------------------------------------------------------------------
                         required time                         62.000    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                 52.412    

Slack (MET) :             52.484ns  (required time - arrival time)
  Source:                 dut_inst/exmem1/aluout_out[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ALUOUTMEM[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            62.000ns  (MaxDelay Path 62.000ns)
  Data Path Delay:        9.516ns  (logic 2.654ns (27.893%)  route 6.862ns (72.107%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 62.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y750                                     0.000     0.000 r  dut_inst/exmem1/aluout_out[8]/C
    SLICE_X28Y750        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/exmem1/aluout_out[8]/Q
                         net (fo=3, estimated)        6.862     6.961    ALUOUTMEM_c[8]
    SLR Crossing[2->1]   
    BA14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.555     9.516 r  ALUOUTMEM_obuf[8]/O
                         net (fo=0)                   0.000     9.516    ALUOUTMEM[8]
    BA14                                                              r  ALUOUTMEM[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   62.000    62.000    
                         output delay                -0.000    62.000    
  -------------------------------------------------------------------
                         required time                         62.000    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 52.484    





