\makeglossaries

\newacronym{pf-sfe}{PF-SFE}{Private-Function SFE}
\newacronym{sfe}{SFE}{Secure Function Evaluation}

\newacronym{bmr}{BMR}{Beaver-Micali-Rogoway}
\newacronym{gmw}{GMW}{Goldreich-Micali-Wigderson}
\newacronym{gc}{GC}{Garbled Circuit}
\newacronym{mips}{MIPS}{Microprocessor without Interlocked Pipeline Stages}
\newacronym{is}{IS}{Instruction Set}
\newacronym{cisc}{CISC}{Complex Instruction Set Computing}
\newacronym{risc}{RISC}{Reduced Instruction Set Computing}
\newacronym{oram}{ORAM}{Oblivious Random-Access Machine}
\newacronym{mux}{MUX}{Multiplexer}
\newacronym{ff}{FF}{Flip-Flop}
\newacronym{alu}{ALU}{Arithmetic Logic Unit}
\newacronym{utm}{UTM}{Universal Turing Machine}
\newacronym{uc}{UC}{Universal Circuit}
\newacronym{pcf}{PCF}{Portable Circuit Format}
\newacronym{hdl}{HDL}{Hardware Description Language}
\newacronym{ip}{IP}{intellectual property}
\newacronym{arm}{ARM}{Advanced RISC Machine}
\newacronym{fpga}{FPGA}{Field-Programmable Gate Array}
\newacronym{aes}{AES}{Advanced Encryption Standard}
\newacronym{aes-ni}{AES-ni}{AES New Instructions}
\newacronym{psi}{PSI}{Private Set Intersection}
\newacronym{cpu}{CPU}{Central Processing Uni}
\newacronym{rsa}{RSA}{Rivest-Shamir-Adleman}
\newacronym{sha}{SHA}{Secure Hash Algorithm}
\newacronym{hbc}{HBC}{Honest-But-Curious}
\newacronym{ot}{OT}{Oblivious Transfer}
\newacronym{cl}{CL}{Combinational Logic}
\newacronym{d-ff}{D-ff}{Data Flip-Flop}
\newacronym{hls}{HLS}{High-Level Synthesis}
\newacronym{pal}{PAL}{Programmable Array Logic}
\newacronym{asic}{ASIC}{Application-Specific Integrated Circuits}
\newacronym{vhdl}{VHDL}{VHSIC Hardware Description Language}
\newacronym{vhsic}{VHSIC}{Very High Speed Integrated Circuit}
\newacronym{ha}{HA}{Half Adder}
\newacronym{fa}{FA}{Full Adder}
\newacronym{isa}{ISA}{Instruction Set Architecture}
\newacronym{dm}{DM}{Data Memory}
\newacronym{im}{IM}{Instruction Memory}
\newacronym{ram}{RAM}{Random Access Memory}
\newacronym{rom}{ROM}{Read-Only Memory}
\newacronym{pc}{PC}{Program Counter}
\newacronym{sscd}{SSCD}{Sequential Simple Circuit Description}
\newacronym{scd}{SCD}{Simple Circuit Description}
\newacronym{gt}{GT}{Garbled Tables}
\newacronym{gtd}{GTD}{Garbled Tables Difference}
\newacronym{mfe}{MFE}{Memory Footprint Efficiency}
\newacronym{cbmc}{CBMC}{ANSI-C Bounded Model Checking}
\newacronym{gpu}{GPU}{Graphics Processing Unit}
\newacronym{dc}{DC}{Design Compiler}
\newacronym{tg}{TG}{TinyGarble}
\newacronym{ansi}{ANSI}{American National Standards Institute}
\newacronym{cordic}{CORDIC}{Coordinate Rotation Digital Computer}
\newacronym{lsb}{LSB}{Least Significant Bit}
\newacronym{msb}{MSB}{Most Significant Bit}
\newacronym{knn}{KNN}{K-Nearest Neighbors}
