<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p122" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_122{left:666px;bottom:1140px;letter-spacing:-0.12px;}
#t2_122{left:692px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t3_122{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t4_122{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t5_122{left:197px;bottom:1083px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t6_122{left:277px;bottom:1083px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t7_122{left:731px;bottom:1090px;}
#t8_122{left:180px;bottom:953px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t9_122{left:260px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.01px;}
#ta_122{left:748px;bottom:961px;}
#tb_122{left:126px;bottom:823px;letter-spacing:0.13px;word-spacing:0.05px;}
#tc_122{left:214px;bottom:823px;letter-spacing:0.13px;}
#td_122{left:802px;bottom:831px;}
#te_122{left:114px;bottom:1064px;letter-spacing:-0.16px;}
#tf_122{left:223px;bottom:1064px;letter-spacing:-0.16px;}
#tg_122{left:248px;bottom:1064px;letter-spacing:-0.25px;}
#th_122{left:339px;bottom:1064px;letter-spacing:-0.25px;}
#ti_122{left:361px;bottom:1064px;letter-spacing:-0.16px;}
#tj_122{left:448px;bottom:1064px;letter-spacing:-0.16px;}
#tk_122{left:471px;bottom:1064px;letter-spacing:-0.25px;}
#tl_122{left:561px;bottom:1064px;letter-spacing:-0.16px;}
#tm_122{left:583px;bottom:1064px;letter-spacing:-0.16px;}
#tn_122{left:676px;bottom:1064px;}
#to_122{left:699px;bottom:1064px;}
#tp_122{left:811px;bottom:1064px;}
#tq_122{left:153px;bottom:1036px;letter-spacing:-0.17px;}
#tr_122{left:286px;bottom:1036px;letter-spacing:-0.11px;}
#ts_122{left:396px;bottom:1036px;letter-spacing:-0.19px;}
#tt_122{left:518px;bottom:1036px;}
#tu_122{left:628px;bottom:1036px;letter-spacing:-0.11px;}
#tv_122{left:735px;bottom:1036px;letter-spacing:-0.11px;}
#tw_122{left:172px;bottom:1016px;}
#tx_122{left:295px;bottom:1016px;}
#ty_122{left:408px;bottom:1016px;}
#tz_122{left:519px;bottom:1016px;}
#t10_122{left:631px;bottom:1016px;}
#t11_122{left:755px;bottom:1016px;}
#t12_122{left:284px;bottom:993px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_122{left:110px;bottom:620px;letter-spacing:-0.1px;}
#t14_122{left:137px;bottom:620px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t15_122{left:138px;bottom:603px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t16_122{left:114px;bottom:934px;letter-spacing:-0.16px;}
#t17_122{left:223px;bottom:934px;letter-spacing:-0.16px;}
#t18_122{left:248px;bottom:934px;letter-spacing:-0.25px;}
#t19_122{left:339px;bottom:934px;letter-spacing:-0.25px;}
#t1a_122{left:361px;bottom:934px;letter-spacing:-0.16px;}
#t1b_122{left:448px;bottom:934px;letter-spacing:-0.16px;}
#t1c_122{left:471px;bottom:934px;letter-spacing:-0.25px;}
#t1d_122{left:561px;bottom:934px;letter-spacing:-0.16px;}
#t1e_122{left:583px;bottom:934px;letter-spacing:-0.16px;}
#t1f_122{left:676px;bottom:934px;}
#t1g_122{left:699px;bottom:934px;}
#t1h_122{left:811px;bottom:934px;}
#t1i_122{left:153px;bottom:906px;letter-spacing:-0.18px;}
#t1j_122{left:286px;bottom:906px;letter-spacing:-0.12px;}
#t1k_122{left:396px;bottom:906px;letter-spacing:-0.19px;}
#t1l_122{left:511px;bottom:906px;letter-spacing:-0.11px;}
#t1m_122{left:631px;bottom:906px;}
#t1n_122{left:736px;bottom:906px;letter-spacing:-0.17px;}
#t1o_122{left:172px;bottom:886px;}
#t1p_122{left:295px;bottom:886px;}
#t1q_122{left:408px;bottom:886px;}
#t1r_122{left:519px;bottom:886px;}
#t1s_122{left:631px;bottom:886px;}
#t1t_122{left:755px;bottom:886px;}
#t1u_122{left:289px;bottom:863px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_122{left:110px;bottom:587px;letter-spacing:-0.1px;}
#t1w_122{left:137px;bottom:587px;letter-spacing:-0.13px;}
#t1x_122{left:114px;bottom:804px;letter-spacing:-0.16px;}
#t1y_122{left:223px;bottom:804px;letter-spacing:-0.16px;}
#t1z_122{left:248px;bottom:804px;letter-spacing:-0.25px;}
#t20_122{left:339px;bottom:804px;letter-spacing:-0.25px;}
#t21_122{left:361px;bottom:804px;letter-spacing:-0.16px;}
#t22_122{left:405px;bottom:804px;letter-spacing:-0.16px;}
#t23_122{left:427px;bottom:804px;letter-spacing:-0.16px;}
#t24_122{left:448px;bottom:804px;letter-spacing:-0.16px;}
#t25_122{left:471px;bottom:804px;letter-spacing:-0.25px;}
#t26_122{left:561px;bottom:804px;letter-spacing:-0.16px;}
#t27_122{left:583px;bottom:804px;letter-spacing:-0.16px;}
#t28_122{left:676px;bottom:804px;}
#t29_122{left:699px;bottom:804px;}
#t2a_122{left:811px;bottom:804px;}
#t2b_122{left:147px;bottom:776px;letter-spacing:-0.15px;}
#t2c_122{left:293px;bottom:776px;letter-spacing:-0.09px;}
#t2d_122{left:383px;bottom:776px;letter-spacing:-0.17px;}
#t2e_122{left:429px;bottom:776px;}
#t2f_122{left:450px;bottom:776px;letter-spacing:-0.08px;}
#t2g_122{left:516px;bottom:776px;letter-spacing:-0.11px;}
#t2h_122{left:631px;bottom:776px;}
#t2i_122{left:735px;bottom:776px;letter-spacing:-0.35px;}
#t2j_122{left:172px;bottom:757px;}
#t2k_122{left:295px;bottom:757px;}
#t2l_122{left:386px;bottom:757px;}
#t2m_122{left:430px;bottom:757px;}
#t2n_122{left:451px;bottom:757px;}
#t2o_122{left:519px;bottom:757px;}
#t2p_122{left:631px;bottom:757px;}
#t2q_122{left:755px;bottom:757px;}
#t2r_122{left:261px;bottom:733px;letter-spacing:-0.15px;word-spacing:0.05px;}

.s1_122{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_122{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_122{font-size:15px;font-family:Helvetica-Bold_7mg;color:#000;}
.s4_122{font-size:12px;font-family:Helvetica-Bold_7mg;color:#000;}
.s5_122{font-size:11px;font-family:Helvetica_av;color:#000;}
.s6_122{font-size:14px;font-family:Times-Roman_au;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts122" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg122Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg122" style="-webkit-user-select: none;"><object width="935" height="1210" data="122/122.svg" type="image/svg+xml" id="pdf122" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_122" class="t s1_122">7.4 </span><span id="t2_122" class="t s1_122">FPU Instruction Formats </span>
<span id="t3_122" class="t s2_122">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_122" class="t s2_122">122 </span>
<span id="t5_122" class="t s3_122">Figure 7.8 </span><span id="t6_122" class="t s3_122">Register Index FPU Instruction Format (Removed in Release 6) </span>
<span id="t7_122" class="t s4_122">3 </span>
<span id="t8_122" class="t s3_122">Figure 7.9 </span><span id="t9_122" class="t s3_122">Register Index Hint FPU Instruction Format (Removed in Release 6) </span>
<span id="ta_122" class="t s4_122">4 </span>
<span id="tb_122" class="t s3_122">Figure 7.10 </span><span id="tc_122" class="t s3_122">Condition Code, Register Integer FPU Instruction Format (Removed in Release 6) </span>
<span id="td_122" class="t s4_122">3 </span>
<span id="te_122" class="t s5_122">31 </span><span id="tf_122" class="t s5_122">26 </span><span id="tg_122" class="t s5_122">25 </span><span id="th_122" class="t s5_122">21 </span><span id="ti_122" class="t s5_122">20 </span><span id="tj_122" class="t s5_122">16 </span><span id="tk_122" class="t s5_122">15 </span><span id="tl_122" class="t s5_122">11 </span><span id="tm_122" class="t s5_122">10 </span><span id="tn_122" class="t s5_122">6 </span><span id="to_122" class="t s5_122">5 </span><span id="tp_122" class="t s5_122">0 </span>
<span id="tq_122" class="t s6_122">COP1X </span><span id="tr_122" class="t s6_122">base </span><span id="ts_122" class="t s6_122">index </span><span id="tt_122" class="t s6_122">0 </span><span id="tu_122" class="t s6_122">fd </span><span id="tv_122" class="t s6_122">function </span>
<span id="tw_122" class="t s5_122">6 </span><span id="tx_122" class="t s5_122">5 </span><span id="ty_122" class="t s5_122">5 </span><span id="tz_122" class="t s5_122">5 </span><span id="t10_122" class="t s5_122">5 </span><span id="t11_122" class="t s5_122">6 </span>
<span id="t12_122" class="t s6_122">Register Index: Load and Store using register + register addressing </span>
<span id="t13_122" class="t s6_122">3. </span><span id="t14_122" class="t s6_122">MIPS Release 6 removes uses FPU R-type instruction encodings for its FPU compare instruction (CMP.condn.fmt), its con- </span>
<span id="t15_122" class="t s6_122">ditional move/select instructions (e.g., SEL.fmt), and its fused multiply add instructions (e.g., MADDF.fmt). </span>
<span id="t16_122" class="t s5_122">31 </span><span id="t17_122" class="t s5_122">26 </span><span id="t18_122" class="t s5_122">25 </span><span id="t19_122" class="t s5_122">21 </span><span id="t1a_122" class="t s5_122">20 </span><span id="t1b_122" class="t s5_122">16 </span><span id="t1c_122" class="t s5_122">15 </span><span id="t1d_122" class="t s5_122">11 </span><span id="t1e_122" class="t s5_122">10 </span><span id="t1f_122" class="t s5_122">6 </span><span id="t1g_122" class="t s5_122">5 </span><span id="t1h_122" class="t s5_122">0 </span>
<span id="t1i_122" class="t s6_122">COP1X </span><span id="t1j_122" class="t s6_122">base </span><span id="t1k_122" class="t s6_122">index </span><span id="t1l_122" class="t s6_122">hint </span><span id="t1m_122" class="t s6_122">0 </span><span id="t1n_122" class="t s6_122">PREFX </span>
<span id="t1o_122" class="t s5_122">6 </span><span id="t1p_122" class="t s5_122">5 </span><span id="t1q_122" class="t s5_122">5 </span><span id="t1r_122" class="t s5_122">5 </span><span id="t1s_122" class="t s5_122">5 </span><span id="t1t_122" class="t s5_122">6 </span>
<span id="t1u_122" class="t s6_122">Register Index Hint: Prefetch using register + register addressing </span>
<span id="t1v_122" class="t s6_122">4. </span><span id="t1w_122" class="t s6_122">MIPS Release 6 removes FPU Register Index addressing mode instructions. </span>
<span id="t1x_122" class="t s5_122">31 </span><span id="t1y_122" class="t s5_122">26 </span><span id="t1z_122" class="t s5_122">25 </span><span id="t20_122" class="t s5_122">21 </span><span id="t21_122" class="t s5_122">20 </span><span id="t22_122" class="t s5_122">18 </span><span id="t23_122" class="t s5_122">17 </span><span id="t24_122" class="t s5_122">16 </span><span id="t25_122" class="t s5_122">15 </span><span id="t26_122" class="t s5_122">11 </span><span id="t27_122" class="t s5_122">10 </span><span id="t28_122" class="t s5_122">6 </span><span id="t29_122" class="t s5_122">5 </span><span id="t2a_122" class="t s5_122">0 </span>
<span id="t2b_122" class="t s6_122">SPECIAL </span><span id="t2c_122" class="t s6_122">rs </span><span id="t2d_122" class="t s6_122">cc </span><span id="t2e_122" class="t s6_122">0 </span><span id="t2f_122" class="t s6_122">tf </span><span id="t2g_122" class="t s6_122">rd </span><span id="t2h_122" class="t s6_122">0 </span><span id="t2i_122" class="t s6_122">MOVCI </span>
<span id="t2j_122" class="t s5_122">6 </span><span id="t2k_122" class="t s5_122">5 </span><span id="t2l_122" class="t s5_122">3 </span><span id="t2m_122" class="t s5_122">1 </span><span id="t2n_122" class="t s5_122">1 </span><span id="t2o_122" class="t s5_122">5 </span><span id="t2p_122" class="t s5_122">5 </span><span id="t2q_122" class="t s5_122">6 </span>
<span id="t2r_122" class="t s6_122">Condition Code, Register Integer: CPU register move-conditional on FP, cc </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
