{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2009 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 22 01:29:29 2014 " "Info: Processing started: Tue Jul 22 01:29:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit kirsch --effort=fast --part=EP2C35F672C7 " "Info: Command: quartus_fit kirsch --effort=fast --part=EP2C35F672C7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "kirsch EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"kirsch\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "209 209 " "Warning: No exact pin location assignment(s) for 209 pins of 209 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_valid " "Info: Pin o_valid not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_valid } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9310 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_valid } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_edge " "Info: Pin o_edge not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_edge } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9526 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_edge } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_dir\[0\] " "Info: Pin o_dir\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_dir[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9550 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_dir[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_dir\[1\] " "Info: Pin o_dir\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_dir[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9542 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_dir[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_dir\[2\] " "Info: Pin o_dir\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_dir[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9534 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_dir[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_mode\[0\] " "Info: Pin o_mode\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_mode[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9326 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_mode[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_mode\[1\] " "Info: Pin o_mode\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_mode[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9318 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_mode[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[0\] " "Info: Pin o_row\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9686 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[1\] " "Info: Pin o_row\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9678 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[2\] " "Info: Pin o_row\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9670 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[3\] " "Info: Pin o_row\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9662 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[4\] " "Info: Pin o_row\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9654 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[5\] " "Info: Pin o_row\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9646 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[6\] " "Info: Pin o_row\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9638 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_row\[7\] " "Info: Pin o_row\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_row[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9630 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_row[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_0_\[0\] " "Info: Pin o_image0_0_\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_0_[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9750 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_0_[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_0_\[1\] " "Info: Pin o_image0_0_\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_0_[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9742 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_0_[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_0_\[2\] " "Info: Pin o_image0_0_\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_0_[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9734 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_0_[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_0_\[3\] " "Info: Pin o_image0_0_\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_0_[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9726 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_0_[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_0_\[4\] " "Info: Pin o_image0_0_\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_0_[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9718 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_0_[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_0_\[5\] " "Info: Pin o_image0_0_\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_0_[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9710 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_0_[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_0_\[6\] " "Info: Pin o_image0_0_\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_0_[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9702 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_0_[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_0_\[7\] " "Info: Pin o_image0_0_\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_0_[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9694 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_0_[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_1_\[0\] " "Info: Pin o_image0_1_\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_1_[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9814 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_1_[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_1_\[1\] " "Info: Pin o_image0_1_\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_1_[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9806 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_1_[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_1_\[2\] " "Info: Pin o_image0_1_\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_1_[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9798 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_1_[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_1_\[3\] " "Info: Pin o_image0_1_\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_1_[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9790 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_1_[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_1_\[4\] " "Info: Pin o_image0_1_\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_1_[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9782 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_1_[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_1_\[5\] " "Info: Pin o_image0_1_\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_1_[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9774 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_1_[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_1_\[6\] " "Info: Pin o_image0_1_\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_1_[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9766 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_1_[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_1_\[7\] " "Info: Pin o_image0_1_\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_1_[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9758 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_1_[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_2_\[0\] " "Info: Pin o_image0_2_\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_2_[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9878 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_2_[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_2_\[1\] " "Info: Pin o_image0_2_\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_2_[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9870 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_2_[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_2_\[2\] " "Info: Pin o_image0_2_\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_2_[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9862 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_2_[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_2_\[3\] " "Info: Pin o_image0_2_\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_2_[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9854 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_2_[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_2_\[4\] " "Info: Pin o_image0_2_\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_2_[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9846 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_2_[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_2_\[5\] " "Info: Pin o_image0_2_\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_2_[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9838 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_2_[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_2_\[6\] " "Info: Pin o_image0_2_\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_2_[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9830 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_2_[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image0_2_\[7\] " "Info: Pin o_image0_2_\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image0_2_[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9822 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image0_2_[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_0_\[0\] " "Info: Pin o_image1_0_\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_0_[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9942 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_0_[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_0_\[1\] " "Info: Pin o_image1_0_\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_0_[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9934 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_0_[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_0_\[2\] " "Info: Pin o_image1_0_\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_0_[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9926 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_0_[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_0_\[3\] " "Info: Pin o_image1_0_\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_0_[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9918 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_0_[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_0_\[4\] " "Info: Pin o_image1_0_\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_0_[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9910 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_0_[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_0_\[5\] " "Info: Pin o_image1_0_\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_0_[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9902 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_0_[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_0_\[6\] " "Info: Pin o_image1_0_\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_0_[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9894 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_0_[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_0_\[7\] " "Info: Pin o_image1_0_\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_0_[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9886 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_0_[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_1_\[0\] " "Info: Pin o_image1_1_\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_1_[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10006 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_1_[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_1_\[1\] " "Info: Pin o_image1_1_\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_1_[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9998 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_1_[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_1_\[2\] " "Info: Pin o_image1_1_\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_1_[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9990 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_1_[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_1_\[3\] " "Info: Pin o_image1_1_\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_1_[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9982 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_1_[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_1_\[4\] " "Info: Pin o_image1_1_\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_1_[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9974 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_1_[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_1_\[5\] " "Info: Pin o_image1_1_\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_1_[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9966 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_1_[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_1_\[6\] " "Info: Pin o_image1_1_\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_1_[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9958 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_1_[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_1_\[7\] " "Info: Pin o_image1_1_\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_1_[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9950 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_1_[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_2_\[0\] " "Info: Pin o_image1_2_\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_2_[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10070 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_2_[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_2_\[1\] " "Info: Pin o_image1_2_\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_2_[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10062 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_2_[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_2_\[2\] " "Info: Pin o_image1_2_\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_2_[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10054 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_2_[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_2_\[3\] " "Info: Pin o_image1_2_\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_2_[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10046 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_2_[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_2_\[4\] " "Info: Pin o_image1_2_\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_2_[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10038 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_2_[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_2_\[5\] " "Info: Pin o_image1_2_\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_2_[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10030 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_2_[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_2_\[6\] " "Info: Pin o_image1_2_\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_2_[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10022 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_2_[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image1_2_\[7\] " "Info: Pin o_image1_2_\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image1_2_[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10014 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image1_2_[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_0_\[0\] " "Info: Pin o_image2_0_\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_0_[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9518 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_0_[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_0_\[1\] " "Info: Pin o_image2_0_\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_0_[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9510 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_0_[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_0_\[2\] " "Info: Pin o_image2_0_\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_0_[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9502 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_0_[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_0_\[3\] " "Info: Pin o_image2_0_\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_0_[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9494 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_0_[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_0_\[4\] " "Info: Pin o_image2_0_\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_0_[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9486 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_0_[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_0_\[5\] " "Info: Pin o_image2_0_\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_0_[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9478 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_0_[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_0_\[6\] " "Info: Pin o_image2_0_\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_0_[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9470 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_0_[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_0_\[7\] " "Info: Pin o_image2_0_\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_0_[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9462 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_0_[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_1_\[0\] " "Info: Pin o_image2_1_\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_1_[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9454 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_1_[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_1_\[1\] " "Info: Pin o_image2_1_\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_1_[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9446 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_1_[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_1_\[2\] " "Info: Pin o_image2_1_\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_1_[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9438 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_1_[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_1_\[3\] " "Info: Pin o_image2_1_\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_1_[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9430 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_1_[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_1_\[4\] " "Info: Pin o_image2_1_\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_1_[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9422 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_1_[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_1_\[5\] " "Info: Pin o_image2_1_\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_1_[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9414 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_1_[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_1_\[6\] " "Info: Pin o_image2_1_\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_1_[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9406 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_1_[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_1_\[7\] " "Info: Pin o_image2_1_\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_1_[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9398 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_1_[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_2_\[0\] " "Info: Pin o_image2_2_\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_2_[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9390 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_2_[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_2_\[1\] " "Info: Pin o_image2_2_\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_2_[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9382 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_2_[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_2_\[2\] " "Info: Pin o_image2_2_\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_2_[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9374 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_2_[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_2_\[3\] " "Info: Pin o_image2_2_\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_2_[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9366 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_2_[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_2_\[4\] " "Info: Pin o_image2_2_\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_2_[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9358 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_2_[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_2_\[5\] " "Info: Pin o_image2_2_\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_2_[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9350 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_2_[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_2_\[6\] " "Info: Pin o_image2_2_\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_2_[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9342 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_2_[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_image2_2_\[7\] " "Info: Pin o_image2_2_\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { o_image2_2_[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9334 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { o_image2_2_[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_column\[0\] " "Info: Pin debug_column\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_column[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10078 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_column[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_column\[1\] " "Info: Pin debug_column\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_column[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10462 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_column[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_column\[2\] " "Info: Pin debug_column\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_column[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10454 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_column[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_column\[3\] " "Info: Pin debug_column\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_column[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10446 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_column[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_column\[4\] " "Info: Pin debug_column\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_column[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10438 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_column[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_column\[5\] " "Info: Pin debug_column\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_column[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10430 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_column[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_column\[6\] " "Info: Pin debug_column\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_column[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10422 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_column[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_column\[7\] " "Info: Pin debug_column\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_column[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10414 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_column[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[0\] " "Info: Pin debug_led_red\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10358 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[1\] " "Info: Pin debug_led_red\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10350 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[2\] " "Info: Pin debug_led_red\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10278 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[3\] " "Info: Pin debug_led_red\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10270 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[4\] " "Info: Pin debug_led_red\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10262 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[5\] " "Info: Pin debug_led_red\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10254 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[6\] " "Info: Pin debug_led_red\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10246 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[7\] " "Info: Pin debug_led_red\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10238 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[8\] " "Info: Pin debug_led_red\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[8] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10230 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[9\] " "Info: Pin debug_led_red\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[9] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10222 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[10\] " "Info: Pin debug_led_red\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[10] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10342 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[11\] " "Info: Pin debug_led_red\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[11] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10334 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[12\] " "Info: Pin debug_led_red\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[12] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10326 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[13\] " "Info: Pin debug_led_red\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[13] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10318 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[14\] " "Info: Pin debug_led_red\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[14] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10310 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[15\] " "Info: Pin debug_led_red\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[15] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10302 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[16\] " "Info: Pin debug_led_red\[16\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[16] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10294 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_red\[17\] " "Info: Pin debug_led_red\[17\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[17] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10286 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[0\] " "Info: Pin debug_led_grn\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10406 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[1\] " "Info: Pin debug_led_grn\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10398 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[2\] " "Info: Pin debug_led_grn\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10390 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[3\] " "Info: Pin debug_led_grn\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10382 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[4\] " "Info: Pin debug_led_grn\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10374 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_led_grn\[5\] " "Info: Pin debug_led_grn\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10366 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_valid " "Info: Pin debug_valid not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_valid } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10102 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_valid } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[0\] " "Info: Pin debug_num_0\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10214 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[1\] " "Info: Pin debug_num_0\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10206 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_0\[2\] " "Info: Pin debug_num_0\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_0[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10198 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[0\] " "Info: Pin debug_num_1\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10190 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[1\] " "Info: Pin debug_num_1\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10182 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_1\[2\] " "Info: Pin debug_num_1\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_1[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10174 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[0\] " "Info: Pin debug_num_2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10166 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[1\] " "Info: Pin debug_num_2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10158 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[2\] " "Info: Pin debug_num_2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10150 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[3\] " "Info: Pin debug_num_2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10142 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[4\] " "Info: Pin debug_num_2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10134 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[5\] " "Info: Pin debug_num_2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10126 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[6\] " "Info: Pin debug_num_2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10118 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_2\[7\] " "Info: Pin debug_num_2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_2[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10110 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[0\] " "Info: Pin debug_num_3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9158 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[1\] " "Info: Pin debug_num_3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9150 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[2\] " "Info: Pin debug_num_3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9118 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[3\] " "Info: Pin debug_num_3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9110 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[4\] " "Info: Pin debug_num_3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9102 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[5\] " "Info: Pin debug_num_3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9094 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[6\] " "Info: Pin debug_num_3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9086 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[7\] " "Info: Pin debug_num_3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9078 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[8\] " "Info: Pin debug_num_3\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[8] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9070 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[9\] " "Info: Pin debug_num_3\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[9] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9062 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[10\] " "Info: Pin debug_num_3\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[10] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9142 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[11\] " "Info: Pin debug_num_3\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[11] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9134 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_3\[12\] " "Info: Pin debug_num_3\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[12] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9126 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[0\] " "Info: Pin debug_num_4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9054 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[1\] " "Info: Pin debug_num_4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9046 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[2\] " "Info: Pin debug_num_4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9014 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[3\] " "Info: Pin debug_num_4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9006 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[4\] " "Info: Pin debug_num_4\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8998 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[5\] " "Info: Pin debug_num_4\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8990 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[6\] " "Info: Pin debug_num_4\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8982 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[7\] " "Info: Pin debug_num_4\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8974 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[8\] " "Info: Pin debug_num_4\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[8] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8966 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[9\] " "Info: Pin debug_num_4\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[9] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8958 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[10\] " "Info: Pin debug_num_4\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[10] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9038 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[11\] " "Info: Pin debug_num_4\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[11] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9030 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_4\[12\] " "Info: Pin debug_num_4\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[12] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9022 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[0\] " "Info: Pin debug_num_5\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8950 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[1\] " "Info: Pin debug_num_5\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8942 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[2\] " "Info: Pin debug_num_5\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8902 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[3\] " "Info: Pin debug_num_5\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8894 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[4\] " "Info: Pin debug_num_5\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8886 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[5\] " "Info: Pin debug_num_5\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8878 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[6\] " "Info: Pin debug_num_5\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8870 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[7\] " "Info: Pin debug_num_5\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8862 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[8\] " "Info: Pin debug_num_5\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[8] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8854 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[9\] " "Info: Pin debug_num_5\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[9] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8846 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[10\] " "Info: Pin debug_num_5\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[10] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8934 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[11\] " "Info: Pin debug_num_5\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[11] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8926 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[12\] " "Info: Pin debug_num_5\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[12] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8918 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_5\[13\] " "Info: Pin debug_num_5\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[13] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8910 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_6 " "Info: Pin debug_num_6 not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_6 } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8838 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_7 " "Info: Pin debug_num_7 not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_7 } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8830 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_num_8 " "Info: Pin debug_num_8 not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_8 } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8822 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_valid " "Info: Pin i_valid not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_valid } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9558 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_valid } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_reset " "Info: Pin i_reset not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_reset } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10086 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_clock " "Info: Pin i_clock not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_clock } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10094 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[0\] " "Info: Pin i_pixel\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9622 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[1\] " "Info: Pin i_pixel\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9614 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[2\] " "Info: Pin i_pixel\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9606 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[3\] " "Info: Pin i_pixel\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9598 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[4\] " "Info: Pin i_pixel\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9590 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[5\] " "Info: Pin i_pixel\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9582 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[6\] " "Info: Pin i_pixel\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9574 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_pixel\[7\] " "Info: Pin i_pixel\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_pixel[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9566 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_pixel[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_key\[1\] " "Info: Pin debug_key\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_key[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8798 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_key[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_key\[2\] " "Info: Pin debug_key\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_key[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8798 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_key[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_key\[3\] " "Info: Pin debug_key\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_key[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8798 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_key[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[0\] " "Info: Pin debug_switch\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[1\] " "Info: Pin debug_switch\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[2\] " "Info: Pin debug_switch\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[3\] " "Info: Pin debug_switch\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[4\] " "Info: Pin debug_switch\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[5\] " "Info: Pin debug_switch\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[6\] " "Info: Pin debug_switch\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[7\] " "Info: Pin debug_switch\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[8\] " "Info: Pin debug_switch\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[8] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[9\] " "Info: Pin debug_switch\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[9] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[10\] " "Info: Pin debug_switch\[10\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[10] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[11\] " "Info: Pin debug_switch\[11\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[11] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[12\] " "Info: Pin debug_switch\[12\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[12] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[13\] " "Info: Pin debug_switch\[13\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[13] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[14\] " "Info: Pin debug_switch\[14\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[14] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[15\] " "Info: Pin debug_switch\[15\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[15] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[16\] " "Info: Pin debug_switch\[16\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[16] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_switch\[17\] " "Info: Pin debug_switch\[17\] not assigned to an exact location on the device" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_switch[17] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8799 27 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_switch[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { i_clock } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10094 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "208 unused 3.3V 31 177 0 " "Info: Number of I/O pins in group: 208 (unused VREF, 3.3V VCCIO, 31 input, 177 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register f_state_1_ register flow:u_flow\|p21_12_ -10.076 ns " "Info: Slack time is -10.076 ns between source register \"f_state_1_\" and destination register \"flow:u_flow\|p21_12_\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.761 ns + Largest register register " "Info: + Largest register to register requirement is 0.761 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clock destination 2.672 ns   Shortest register " "Info:   Shortest clock path from clock \"i_clock\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns i_clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns i_clock~clkctrl 2 COMB Unassigned 651 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 651; COMB Node = 'i_clock~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { i_clock i_clock~clkctrl } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns flow:u_flow\|p21_12_ 3 REG Unassigned 2 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'flow:u_flow\|p21_12_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { i_clock~clkctrl flow:u_flow|p21_12_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 5702 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clock destination 2.672 ns   Longest register " "Info:   Longest clock path from clock \"i_clock\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns i_clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns i_clock~clkctrl 2 COMB Unassigned 651 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 651; COMB Node = 'i_clock~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { i_clock i_clock~clkctrl } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns flow:u_flow\|p21_12_ 3 REG Unassigned 2 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'flow:u_flow\|p21_12_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { i_clock~clkctrl flow:u_flow|p21_12_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 5702 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clock source 2.672 ns   Shortest register " "Info:   Shortest clock path from clock \"i_clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns i_clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns i_clock~clkctrl 2 COMB Unassigned 651 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 651; COMB Node = 'i_clock~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { i_clock i_clock~clkctrl } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns f_state_1_ 3 REG Unassigned 2 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'f_state_1_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { i_clock~clkctrl f_state_1_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 11105 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "i_clock source 2.672 ns   Longest register " "Info:   Longest clock path from clock \"i_clock\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns i_clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'i_clock'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.000 ns) 0.959 ns i_clock~clkctrl 2 COMB Unassigned 651 " "Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 651; COMB Node = 'i_clock~clkctrl'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.176 ns" { i_clock i_clock~clkctrl } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.672 ns f_state_1_ 3 REG Unassigned 2 " "Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'f_state_1_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.713 ns" { i_clock~clkctrl f_state_1_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 11105 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 51.83 % ) " "Info: Total cell delay = 1.385 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.287 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8775 12 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 11105 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 5702 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.837 ns - Longest register register " "Info: - Longest register to register delay is 10.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns f_state_1_ 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'f_state_1_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { f_state_1_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 11105 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.322 ns) 1.293 ns nx57127z2 2 COMB Unassigned 142 " "Info: 2: + IC(0.971 ns) + CELL(0.322 ns) = 1.293 ns; Loc. = Unassigned; Fanout = 142; COMB Node = 'nx57127z2'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { f_state_1_ nx57127z2 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 13189 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.521 ns) 2.522 ns f_b2_2_ 3 COMB Unassigned 2 " "Info: 3: + IC(0.708 ns) + CELL(0.521 ns) = 2.522 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'f_b2_2_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.229 ns" { nx57127z2 f_b2_2_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 12844 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.517 ns) 4.068 ns flow:u_flow\|add_8_1:p12_add8_0i2\|nx44952z16 4 COMB Unassigned 2 " "Info: 4: + IC(1.029 ns) + CELL(0.517 ns) = 4.068 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|add_8_1:p12_add8_0i2\|nx44952z16'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.546 ns" { f_b2_2_ flow:u_flow|add_8_1:p12_add8_0i2|nx44952z16 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1971 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.526 ns flow:u_flow\|add_8_1:p12_add8_0i2\|nx40964z1 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 4.526 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|add_8_1:p12_add8_0i2\|nx40964z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { flow:u_flow|add_8_1:p12_add8_0i2|nx44952z16 flow:u_flow|add_8_1:p12_add8_0i2|nx40964z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1975 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.495 ns) 5.754 ns flow:u_flow\|add_9_1:p12_add9_2\|nx45949z15 6 COMB Unassigned 2 " "Info: 6: + IC(0.733 ns) + CELL(0.495 ns) = 5.754 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|add_9_1:p12_add9_2\|nx45949z15'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.228 ns" { flow:u_flow|add_8_1:p12_add8_0i2|nx40964z1 flow:u_flow|add_9_1:p12_add9_2|nx45949z15 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 2189 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.212 ns flow:u_flow\|add_9_1:p12_add9_2\|nx41961z1 7 COMB Unassigned 8 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.212 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'flow:u_flow\|add_9_1:p12_add9_2\|nx41961z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { flow:u_flow|add_9_1:p12_add9_2|nx45949z15 flow:u_flow|add_9_1:p12_add9_2|nx41961z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 2193 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.517 ns) 7.778 ns flow:u_flow\|sub_10_0:p21_sub10_4i3\|nx46946z16 8 COMB Unassigned 2 " "Info: 8: + IC(1.049 ns) + CELL(0.517 ns) = 7.778 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|sub_10_0:p21_sub10_4i3\|nx46946z16'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { flow:u_flow|add_9_1:p12_add9_2|nx41961z1 flow:u_flow|sub_10_0:p21_sub10_4i3|nx46946z16 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 2433 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.236 ns flow:u_flow\|sub_10_0:p21_sub10_4i3\|nx42958z1 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 8.236 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|sub_10_0:p21_sub10_4i3\|nx42958z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { flow:u_flow|sub_10_0:p21_sub10_4i3|nx46946z16 flow:u_flow|sub_10_0:p21_sub10_4i3|nx42958z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 2437 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.495 ns) 9.803 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z20 10 COMB Unassigned 2 " "Info: 10: + IC(1.072 ns) + CELL(0.495 ns) = 9.803 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z20'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.567 ns" { flow:u_flow|sub_10_0:p21_sub10_4i3|nx42958z1 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z20 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1058 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.883 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z17 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.883 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z17'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z20 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z17 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1066 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.963 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z14 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.963 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z14'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z17 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z14 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1074 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.043 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z11 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 10.043 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z11'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z14 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z11 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1082 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.123 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z8 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 10.123 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z8'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z11 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z8 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1090 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.203 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z6 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.203 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z6'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z8 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z6 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1098 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.283 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z4 16 COMB Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 10.283 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z6 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z4 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1106 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.741 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z1 17 COMB Unassigned 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 10.741 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z4 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1110 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.837 ns flow:u_flow\|p21_12_ 18 REG Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 10.837 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'flow:u_flow\|p21_12_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z1 flow:u_flow|p21_12_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 5702 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.275 ns ( 48.68 % ) " "Info: Total cell delay = 5.275 ns ( 48.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.562 ns ( 51.32 % ) " "Info: Total interconnect delay = 5.562 ns ( 51.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.837 ns" { f_state_1_ nx57127z2 f_b2_2_ flow:u_flow|add_8_1:p12_add8_0i2|nx44952z16 flow:u_flow|add_8_1:p12_add8_0i2|nx40964z1 flow:u_flow|add_9_1:p12_add9_2|nx45949z15 flow:u_flow|add_9_1:p12_add9_2|nx41961z1 flow:u_flow|sub_10_0:p21_sub10_4i3|nx46946z16 flow:u_flow|sub_10_0:p21_sub10_4i3|nx42958z1 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z20 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z17 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z14 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z11 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z8 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z6 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z4 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z1 flow:u_flow|p21_12_ } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.837 ns" { f_state_1_ nx57127z2 f_b2_2_ flow:u_flow|add_8_1:p12_add8_0i2|nx44952z16 flow:u_flow|add_8_1:p12_add8_0i2|nx40964z1 flow:u_flow|add_9_1:p12_add9_2|nx45949z15 flow:u_flow|add_9_1:p12_add9_2|nx41961z1 flow:u_flow|sub_10_0:p21_sub10_4i3|nx46946z16 flow:u_flow|sub_10_0:p21_sub10_4i3|nx42958z1 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z20 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z17 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z14 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z11 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z8 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z6 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z4 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z1 flow:u_flow|p21_12_ } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.837 ns register register " "Info: Estimated most critical path is register to register delay of 10.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns f_state_1_ 1 REG LAB_X53_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X53_Y20; Fanout = 2; REG Node = 'f_state_1_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { f_state_1_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 11105 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.322 ns) 1.293 ns nx57127z2 2 COMB LAB_X56_Y20 142 " "Info: 2: + IC(0.971 ns) + CELL(0.322 ns) = 1.293 ns; Loc. = LAB_X56_Y20; Fanout = 142; COMB Node = 'nx57127z2'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { f_state_1_ nx57127z2 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 13189 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.521 ns) 2.522 ns f_b2_2_ 3 COMB LAB_X54_Y20 2 " "Info: 3: + IC(0.708 ns) + CELL(0.521 ns) = 2.522 ns; Loc. = LAB_X54_Y20; Fanout = 2; COMB Node = 'f_b2_2_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.229 ns" { nx57127z2 f_b2_2_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 12844 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.517 ns) 4.068 ns flow:u_flow\|add_8_1:p12_add8_0i2\|nx44952z16 4 COMB LAB_X56_Y20 2 " "Info: 4: + IC(1.029 ns) + CELL(0.517 ns) = 4.068 ns; Loc. = LAB_X56_Y20; Fanout = 2; COMB Node = 'flow:u_flow\|add_8_1:p12_add8_0i2\|nx44952z16'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.546 ns" { f_b2_2_ flow:u_flow|add_8_1:p12_add8_0i2|nx44952z16 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1971 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.526 ns flow:u_flow\|add_8_1:p12_add8_0i2\|nx40964z1 5 COMB LAB_X56_Y20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 4.526 ns; Loc. = LAB_X56_Y20; Fanout = 2; COMB Node = 'flow:u_flow\|add_8_1:p12_add8_0i2\|nx40964z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { flow:u_flow|add_8_1:p12_add8_0i2|nx44952z16 flow:u_flow|add_8_1:p12_add8_0i2|nx40964z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1975 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.495 ns) 5.754 ns flow:u_flow\|add_9_1:p12_add9_2\|nx45949z15 6 COMB LAB_X57_Y20 2 " "Info: 6: + IC(0.733 ns) + CELL(0.495 ns) = 5.754 ns; Loc. = LAB_X57_Y20; Fanout = 2; COMB Node = 'flow:u_flow\|add_9_1:p12_add9_2\|nx45949z15'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.228 ns" { flow:u_flow|add_8_1:p12_add8_0i2|nx40964z1 flow:u_flow|add_9_1:p12_add9_2|nx45949z15 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 2189 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.212 ns flow:u_flow\|add_9_1:p12_add9_2\|nx41961z1 7 COMB LAB_X57_Y20 8 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.212 ns; Loc. = LAB_X57_Y20; Fanout = 8; COMB Node = 'flow:u_flow\|add_9_1:p12_add9_2\|nx41961z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { flow:u_flow|add_9_1:p12_add9_2|nx45949z15 flow:u_flow|add_9_1:p12_add9_2|nx41961z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 2193 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.517 ns) 7.778 ns flow:u_flow\|sub_10_0:p21_sub10_4i3\|nx46946z16 8 COMB LAB_X58_Y21 2 " "Info: 8: + IC(1.049 ns) + CELL(0.517 ns) = 7.778 ns; Loc. = LAB_X58_Y21; Fanout = 2; COMB Node = 'flow:u_flow\|sub_10_0:p21_sub10_4i3\|nx46946z16'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { flow:u_flow|add_9_1:p12_add9_2|nx41961z1 flow:u_flow|sub_10_0:p21_sub10_4i3|nx46946z16 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 2433 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.236 ns flow:u_flow\|sub_10_0:p21_sub10_4i3\|nx42958z1 9 COMB LAB_X58_Y21 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 8.236 ns; Loc. = LAB_X58_Y21; Fanout = 2; COMB Node = 'flow:u_flow\|sub_10_0:p21_sub10_4i3\|nx42958z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { flow:u_flow|sub_10_0:p21_sub10_4i3|nx46946z16 flow:u_flow|sub_10_0:p21_sub10_4i3|nx42958z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 2437 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.495 ns) 9.803 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z20 10 COMB LAB_X59_Y20 2 " "Info: 10: + IC(1.072 ns) + CELL(0.495 ns) = 9.803 ns; Loc. = LAB_X59_Y20; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z20'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.567 ns" { flow:u_flow|sub_10_0:p21_sub10_4i3|nx42958z1 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z20 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1058 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.883 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z17 11 COMB LAB_X59_Y20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.883 ns; Loc. = LAB_X59_Y20; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z17'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z20 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z17 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1066 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.963 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z14 12 COMB LAB_X59_Y20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.963 ns; Loc. = LAB_X59_Y20; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z14'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z17 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z14 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1074 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.043 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z11 13 COMB LAB_X59_Y20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 10.043 ns; Loc. = LAB_X59_Y20; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z11'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z14 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z11 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1082 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.123 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z8 14 COMB LAB_X59_Y20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 10.123 ns; Loc. = LAB_X59_Y20; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z8'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z11 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z8 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1090 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.203 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z6 15 COMB LAB_X59_Y20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.203 ns; Loc. = LAB_X59_Y20; Fanout = 2; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z6'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z8 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z6 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1098 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.283 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z4 16 COMB LAB_X59_Y20 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 10.283 ns; Loc. = LAB_X59_Y20; Fanout = 1; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z4'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.080 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z6 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z4 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1106 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.741 ns flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z1 17 COMB LAB_X59_Y20 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 10.741 ns; Loc. = LAB_X59_Y20; Fanout = 1; COMB Node = 'flow:u_flow\|add_12_0:p21_add12_4i1\|nx63795z1'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z4 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z1 } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 1110 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.837 ns flow:u_flow\|p21_12_ 18 REG LAB_X59_Y20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 10.837 ns; Loc. = LAB_X59_Y20; Fanout = 2; REG Node = 'flow:u_flow\|p21_12_'" {  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { flow:u_flow|add_12_0:p21_add12_4i1|nx63795z1 flow:u_flow|p21_12_ } "NODE_NAME" } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 5702 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.275 ns ( 48.68 % ) " "Info: Total cell delay = 5.275 ns ( 48.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.562 ns ( 51.32 % ) " "Info: Total interconnect delay = 5.562 ns ( 51.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.837 ns" { f_state_1_ nx57127z2 f_b2_2_ flow:u_flow|add_8_1:p12_add8_0i2|nx44952z16 flow:u_flow|add_8_1:p12_add8_0i2|nx40964z1 flow:u_flow|add_9_1:p12_add9_2|nx45949z15 flow:u_flow|add_9_1:p12_add9_2|nx41961z1 flow:u_flow|sub_10_0:p21_sub10_4i3|nx46946z16 flow:u_flow|sub_10_0:p21_sub10_4i3|nx42958z1 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z20 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z17 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z14 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z11 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z8 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z6 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z4 flow:u_flow|add_12_0:p21_add12_4i1|nx63795z1 flow:u_flow|p21_12_ } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "177 " "Warning: Found 177 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_valid 0 " "Info: Pin \"o_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_edge 0 " "Info: Pin \"o_edge\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_dir\[0\] 0 " "Info: Pin \"o_dir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_dir\[1\] 0 " "Info: Pin \"o_dir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_dir\[2\] 0 " "Info: Pin \"o_dir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_mode\[0\] 0 " "Info: Pin \"o_mode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_mode\[1\] 0 " "Info: Pin \"o_mode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[0\] 0 " "Info: Pin \"o_row\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[1\] 0 " "Info: Pin \"o_row\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[2\] 0 " "Info: Pin \"o_row\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[3\] 0 " "Info: Pin \"o_row\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[4\] 0 " "Info: Pin \"o_row\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[5\] 0 " "Info: Pin \"o_row\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[6\] 0 " "Info: Pin \"o_row\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_row\[7\] 0 " "Info: Pin \"o_row\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_0_\[0\] 0 " "Info: Pin \"o_image0_0_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_0_\[1\] 0 " "Info: Pin \"o_image0_0_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_0_\[2\] 0 " "Info: Pin \"o_image0_0_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_0_\[3\] 0 " "Info: Pin \"o_image0_0_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_0_\[4\] 0 " "Info: Pin \"o_image0_0_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_0_\[5\] 0 " "Info: Pin \"o_image0_0_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_0_\[6\] 0 " "Info: Pin \"o_image0_0_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_0_\[7\] 0 " "Info: Pin \"o_image0_0_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_1_\[0\] 0 " "Info: Pin \"o_image0_1_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_1_\[1\] 0 " "Info: Pin \"o_image0_1_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_1_\[2\] 0 " "Info: Pin \"o_image0_1_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_1_\[3\] 0 " "Info: Pin \"o_image0_1_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_1_\[4\] 0 " "Info: Pin \"o_image0_1_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_1_\[5\] 0 " "Info: Pin \"o_image0_1_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_1_\[6\] 0 " "Info: Pin \"o_image0_1_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_1_\[7\] 0 " "Info: Pin \"o_image0_1_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_2_\[0\] 0 " "Info: Pin \"o_image0_2_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_2_\[1\] 0 " "Info: Pin \"o_image0_2_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_2_\[2\] 0 " "Info: Pin \"o_image0_2_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_2_\[3\] 0 " "Info: Pin \"o_image0_2_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_2_\[4\] 0 " "Info: Pin \"o_image0_2_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_2_\[5\] 0 " "Info: Pin \"o_image0_2_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_2_\[6\] 0 " "Info: Pin \"o_image0_2_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image0_2_\[7\] 0 " "Info: Pin \"o_image0_2_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_0_\[0\] 0 " "Info: Pin \"o_image1_0_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_0_\[1\] 0 " "Info: Pin \"o_image1_0_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_0_\[2\] 0 " "Info: Pin \"o_image1_0_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_0_\[3\] 0 " "Info: Pin \"o_image1_0_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_0_\[4\] 0 " "Info: Pin \"o_image1_0_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_0_\[5\] 0 " "Info: Pin \"o_image1_0_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_0_\[6\] 0 " "Info: Pin \"o_image1_0_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_0_\[7\] 0 " "Info: Pin \"o_image1_0_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_1_\[0\] 0 " "Info: Pin \"o_image1_1_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_1_\[1\] 0 " "Info: Pin \"o_image1_1_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_1_\[2\] 0 " "Info: Pin \"o_image1_1_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_1_\[3\] 0 " "Info: Pin \"o_image1_1_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_1_\[4\] 0 " "Info: Pin \"o_image1_1_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_1_\[5\] 0 " "Info: Pin \"o_image1_1_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_1_\[6\] 0 " "Info: Pin \"o_image1_1_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_1_\[7\] 0 " "Info: Pin \"o_image1_1_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_2_\[0\] 0 " "Info: Pin \"o_image1_2_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_2_\[1\] 0 " "Info: Pin \"o_image1_2_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_2_\[2\] 0 " "Info: Pin \"o_image1_2_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_2_\[3\] 0 " "Info: Pin \"o_image1_2_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_2_\[4\] 0 " "Info: Pin \"o_image1_2_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_2_\[5\] 0 " "Info: Pin \"o_image1_2_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_2_\[6\] 0 " "Info: Pin \"o_image1_2_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image1_2_\[7\] 0 " "Info: Pin \"o_image1_2_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_0_\[0\] 0 " "Info: Pin \"o_image2_0_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_0_\[1\] 0 " "Info: Pin \"o_image2_0_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_0_\[2\] 0 " "Info: Pin \"o_image2_0_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_0_\[3\] 0 " "Info: Pin \"o_image2_0_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_0_\[4\] 0 " "Info: Pin \"o_image2_0_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_0_\[5\] 0 " "Info: Pin \"o_image2_0_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_0_\[6\] 0 " "Info: Pin \"o_image2_0_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_0_\[7\] 0 " "Info: Pin \"o_image2_0_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_1_\[0\] 0 " "Info: Pin \"o_image2_1_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_1_\[1\] 0 " "Info: Pin \"o_image2_1_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_1_\[2\] 0 " "Info: Pin \"o_image2_1_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_1_\[3\] 0 " "Info: Pin \"o_image2_1_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_1_\[4\] 0 " "Info: Pin \"o_image2_1_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_1_\[5\] 0 " "Info: Pin \"o_image2_1_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_1_\[6\] 0 " "Info: Pin \"o_image2_1_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_1_\[7\] 0 " "Info: Pin \"o_image2_1_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_2_\[0\] 0 " "Info: Pin \"o_image2_2_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_2_\[1\] 0 " "Info: Pin \"o_image2_2_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_2_\[2\] 0 " "Info: Pin \"o_image2_2_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_2_\[3\] 0 " "Info: Pin \"o_image2_2_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_2_\[4\] 0 " "Info: Pin \"o_image2_2_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_2_\[5\] 0 " "Info: Pin \"o_image2_2_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_2_\[6\] 0 " "Info: Pin \"o_image2_2_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_image2_2_\[7\] 0 " "Info: Pin \"o_image2_2_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_column\[0\] 0 " "Info: Pin \"debug_column\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_column\[1\] 0 " "Info: Pin \"debug_column\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_column\[2\] 0 " "Info: Pin \"debug_column\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_column\[3\] 0 " "Info: Pin \"debug_column\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_column\[4\] 0 " "Info: Pin \"debug_column\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_column\[5\] 0 " "Info: Pin \"debug_column\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_column\[6\] 0 " "Info: Pin \"debug_column\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_column\[7\] 0 " "Info: Pin \"debug_column\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[0\] 0 " "Info: Pin \"debug_led_red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[1\] 0 " "Info: Pin \"debug_led_red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[2\] 0 " "Info: Pin \"debug_led_red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[3\] 0 " "Info: Pin \"debug_led_red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[4\] 0 " "Info: Pin \"debug_led_red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[5\] 0 " "Info: Pin \"debug_led_red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[6\] 0 " "Info: Pin \"debug_led_red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[7\] 0 " "Info: Pin \"debug_led_red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[8\] 0 " "Info: Pin \"debug_led_red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[9\] 0 " "Info: Pin \"debug_led_red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[10\] 0 " "Info: Pin \"debug_led_red\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[11\] 0 " "Info: Pin \"debug_led_red\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[12\] 0 " "Info: Pin \"debug_led_red\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[13\] 0 " "Info: Pin \"debug_led_red\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[14\] 0 " "Info: Pin \"debug_led_red\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[15\] 0 " "Info: Pin \"debug_led_red\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[16\] 0 " "Info: Pin \"debug_led_red\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_red\[17\] 0 " "Info: Pin \"debug_led_red\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[0\] 0 " "Info: Pin \"debug_led_grn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[1\] 0 " "Info: Pin \"debug_led_grn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[2\] 0 " "Info: Pin \"debug_led_grn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[3\] 0 " "Info: Pin \"debug_led_grn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[4\] 0 " "Info: Pin \"debug_led_grn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_led_grn\[5\] 0 " "Info: Pin \"debug_led_grn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_valid 0 " "Info: Pin \"debug_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[0\] 0 " "Info: Pin \"debug_num_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[1\] 0 " "Info: Pin \"debug_num_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_0\[2\] 0 " "Info: Pin \"debug_num_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[0\] 0 " "Info: Pin \"debug_num_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[1\] 0 " "Info: Pin \"debug_num_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_1\[2\] 0 " "Info: Pin \"debug_num_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[0\] 0 " "Info: Pin \"debug_num_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[1\] 0 " "Info: Pin \"debug_num_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[2\] 0 " "Info: Pin \"debug_num_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[3\] 0 " "Info: Pin \"debug_num_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[4\] 0 " "Info: Pin \"debug_num_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[5\] 0 " "Info: Pin \"debug_num_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[6\] 0 " "Info: Pin \"debug_num_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_2\[7\] 0 " "Info: Pin \"debug_num_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[0\] 0 " "Info: Pin \"debug_num_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[1\] 0 " "Info: Pin \"debug_num_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[2\] 0 " "Info: Pin \"debug_num_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[3\] 0 " "Info: Pin \"debug_num_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[4\] 0 " "Info: Pin \"debug_num_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[5\] 0 " "Info: Pin \"debug_num_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[6\] 0 " "Info: Pin \"debug_num_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[7\] 0 " "Info: Pin \"debug_num_3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[8\] 0 " "Info: Pin \"debug_num_3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[9\] 0 " "Info: Pin \"debug_num_3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[10\] 0 " "Info: Pin \"debug_num_3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[11\] 0 " "Info: Pin \"debug_num_3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_3\[12\] 0 " "Info: Pin \"debug_num_3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[0\] 0 " "Info: Pin \"debug_num_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[1\] 0 " "Info: Pin \"debug_num_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[2\] 0 " "Info: Pin \"debug_num_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[3\] 0 " "Info: Pin \"debug_num_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[4\] 0 " "Info: Pin \"debug_num_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[5\] 0 " "Info: Pin \"debug_num_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[6\] 0 " "Info: Pin \"debug_num_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[7\] 0 " "Info: Pin \"debug_num_4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[8\] 0 " "Info: Pin \"debug_num_4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[9\] 0 " "Info: Pin \"debug_num_4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[10\] 0 " "Info: Pin \"debug_num_4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[11\] 0 " "Info: Pin \"debug_num_4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_4\[12\] 0 " "Info: Pin \"debug_num_4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[0\] 0 " "Info: Pin \"debug_num_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[1\] 0 " "Info: Pin \"debug_num_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[2\] 0 " "Info: Pin \"debug_num_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[3\] 0 " "Info: Pin \"debug_num_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[4\] 0 " "Info: Pin \"debug_num_5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[5\] 0 " "Info: Pin \"debug_num_5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[6\] 0 " "Info: Pin \"debug_num_5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[7\] 0 " "Info: Pin \"debug_num_5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[8\] 0 " "Info: Pin \"debug_num_5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[9\] 0 " "Info: Pin \"debug_num_5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[10\] 0 " "Info: Pin \"debug_num_5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[11\] 0 " "Info: Pin \"debug_num_5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[12\] 0 " "Info: Pin \"debug_num_5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_5\[13\] 0 " "Info: Pin \"debug_num_5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_6 0 " "Info: Pin \"debug_num_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_7 0 " "Info: Pin \"debug_num_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_num_8 0 " "Info: Pin \"debug_num_8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "67 " "Warning: Following 67 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[0\] GND " "Info: Pin debug_led_red\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10358 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[1\] GND " "Info: Pin debug_led_red\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10350 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[2\] GND " "Info: Pin debug_led_red\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10278 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[3\] GND " "Info: Pin debug_led_red\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10270 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[4\] GND " "Info: Pin debug_led_red\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10262 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[5\] GND " "Info: Pin debug_led_red\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10254 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[6\] GND " "Info: Pin debug_led_red\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10246 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[7\] GND " "Info: Pin debug_led_red\[7\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10238 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[8\] GND " "Info: Pin debug_led_red\[8\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[8] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10230 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[9\] GND " "Info: Pin debug_led_red\[9\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[9] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10222 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[10\] GND " "Info: Pin debug_led_red\[10\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[10] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10342 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[11\] GND " "Info: Pin debug_led_red\[11\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[11] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10334 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[12\] GND " "Info: Pin debug_led_red\[12\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[12] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10326 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[13\] GND " "Info: Pin debug_led_red\[13\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[13] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10318 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[14\] GND " "Info: Pin debug_led_red\[14\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[14] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10310 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[15\] GND " "Info: Pin debug_led_red\[15\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[15] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10302 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[16\] GND " "Info: Pin debug_led_red\[16\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[16] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10294 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_red\[17\] GND " "Info: Pin debug_led_red\[17\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_red[17] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10286 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_red[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[0\] GND " "Info: Pin debug_led_grn\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10406 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[1\] GND " "Info: Pin debug_led_grn\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10398 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[2\] GND " "Info: Pin debug_led_grn\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10390 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[3\] GND " "Info: Pin debug_led_grn\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10382 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[4\] GND " "Info: Pin debug_led_grn\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10374 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_led_grn\[5\] GND " "Info: Pin debug_led_grn\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_led_grn[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 10366 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_led_grn[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[0\] GND " "Info: Pin debug_num_3\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9158 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[1\] GND " "Info: Pin debug_num_3\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9150 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[2\] GND " "Info: Pin debug_num_3\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9118 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[3\] GND " "Info: Pin debug_num_3\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9110 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[4\] GND " "Info: Pin debug_num_3\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9102 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[5\] GND " "Info: Pin debug_num_3\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9094 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[6\] GND " "Info: Pin debug_num_3\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9086 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[7\] GND " "Info: Pin debug_num_3\[7\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9078 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[8\] GND " "Info: Pin debug_num_3\[8\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[8] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9070 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[9\] GND " "Info: Pin debug_num_3\[9\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[9] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9062 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[10\] GND " "Info: Pin debug_num_3\[10\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[10] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9142 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[11\] GND " "Info: Pin debug_num_3\[11\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[11] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9134 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_3\[12\] GND " "Info: Pin debug_num_3\[12\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_3[12] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9126 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_3[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[0\] GND " "Info: Pin debug_num_4\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9054 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[1\] GND " "Info: Pin debug_num_4\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9046 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[2\] GND " "Info: Pin debug_num_4\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9014 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[3\] GND " "Info: Pin debug_num_4\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9006 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[4\] GND " "Info: Pin debug_num_4\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8998 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[5\] GND " "Info: Pin debug_num_4\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8990 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[6\] GND " "Info: Pin debug_num_4\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8982 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[7\] GND " "Info: Pin debug_num_4\[7\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8974 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[8\] GND " "Info: Pin debug_num_4\[8\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[8] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8966 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[9\] GND " "Info: Pin debug_num_4\[9\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[9] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8958 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[10\] GND " "Info: Pin debug_num_4\[10\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[10] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9038 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[11\] GND " "Info: Pin debug_num_4\[11\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[11] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9030 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_4\[12\] GND " "Info: Pin debug_num_4\[12\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_4[12] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 9022 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_4[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[0\] GND " "Info: Pin debug_num_5\[0\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[0] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8950 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[1\] GND " "Info: Pin debug_num_5\[1\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[1] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8942 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[2\] GND " "Info: Pin debug_num_5\[2\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[2] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8902 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[3\] GND " "Info: Pin debug_num_5\[3\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[3] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8894 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[4\] GND " "Info: Pin debug_num_5\[4\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[4] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8886 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[5\] GND " "Info: Pin debug_num_5\[5\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[5] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8878 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[6\] GND " "Info: Pin debug_num_5\[6\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[6] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8870 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[7\] GND " "Info: Pin debug_num_5\[7\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[7] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8862 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[8\] GND " "Info: Pin debug_num_5\[8\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[8] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8854 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[9\] GND " "Info: Pin debug_num_5\[9\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[9] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8846 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[10\] GND " "Info: Pin debug_num_5\[10\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[10] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8934 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[11\] GND " "Info: Pin debug_num_5\[11\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[11] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8926 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[12\] GND " "Info: Pin debug_num_5\[12\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[12] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8918 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_5\[13\] GND " "Info: Pin debug_num_5\[13\] has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_5[13] } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8910 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_5[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_6 GND " "Info: Pin debug_num_6 has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_6 } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8838 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_7 GND " "Info: Pin debug_num_7 has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_7 } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8830 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "debug_num_8 GND " "Info: Pin debug_num_8 has GND driving its datain port" {  } { { "/opt/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera9.0/quartus/linux/pin_planner.ppl" { debug_num_8 } } } { "kirsch_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/kirsch_logic.edf" 8822 16 0 } } { "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debug_num_8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Info: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 22 01:29:38 2014 " "Info: Processing ended: Tue Jul 22 01:29:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
