// Seed: 707372355
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign module_2.type_21 = 0;
  id_3 :
  assert property (@(1) 1) id_1 = id_3;
endmodule
module module_1 (
    input tri id_0
);
  wire id_2;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input tri id_0,
    input wire id_1,
    input uwire id_2,
    output wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wand id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri0 id_11,
    output wor id_12,
    input wand id_13,
    input tri0 id_14,
    input wire id_15,
    output wor id_16,
    output wor id_17,
    input wand id_18,
    output tri1 id_19
);
  wand id_21 = 1;
  module_0 modCall_1 (id_21);
endmodule
