Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Dec 10 14:11:44 2022
| Host         : SSD-UBUNTU running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
| Design       : main_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   374 |
|    Minimum number of control sets                        |   374 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1131 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   374 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    85 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |    43 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |     4 |
| >= 16              |   156 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             526 |          255 |
| No           | No                    | Yes                    |             294 |           97 |
| No           | Yes                   | No                     |             346 |          163 |
| Yes          | No                    | No                     |            5032 |         1663 |
| Yes          | No                    | Yes                    |             420 |           96 |
| Yes          | Yes                   | No                     |            4011 |         1196 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                                                           Enable Signal                                                                                                                                                           |                                                                                                                                                                  Set/Reset Signal                                                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87/crypto_aes_rcon_V_U/crypto_aes_rcon_V_ce0                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                   |                1 |              3 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_5                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                                                                                     | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_5                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_5                                                                                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_5                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                                                              | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                                                                 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/ciphertext_c_U/mOutPtr[3]_i_1__11_n_5                                                                                                                                                                                           | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_5                                                                                                                                                                                                                           | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_5                                                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                                                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_5                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_5                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94/tmp_7_reg_2150                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87/ap_CS_fsm_state5                                                                                                                                                                 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/aes_encrypt_block_U0/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_117/flow_control_loop_pipe_sequential_init_U/i_fu_112                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                              | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3]_0[0]                                                                                                                                                                                                     | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_1[0]                                                                                                                                                                                                      | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                    | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                   | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_U0/ap_sync_reg_entry_proc_U0_ap_ready                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_id_reg[0][0]                                                                                                                        | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_id_reg[1][0]                                                                                                                       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_id_reg[0][0]                                                                                                                       | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[4][0]                                                                                                                                         | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_5                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_5                                                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                                                             | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_id_reg[1][0]                                                                                                                        | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/aes_encrypt_block_U0/grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_125/i_fu_44[4]_i_2_n_5                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/aes_encrypt_block_U0/grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_125/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                     |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_5                                                                                                                                                                                                                                    | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_5                                                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_5                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_5                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                                                               | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                               | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                                           | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_ready_i_reg_0[0]                                                                                                                                                                                                                                     | main_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                             | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9][0]                                                                                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                    | main_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |              6 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94/i_2_fu_440                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_i1                                                                                                                                                  |                3 |              6 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/s_axi_bready_0[0]                                                                                                                                                                                                                                      | main_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                            | main_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                                                      | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9][0]                                                                                                                                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                             | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87/crypto_aes_rcon_V_U/crypto_aes_rcon_V_ce0                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94/ap_CS_fsm_pp0_stage0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                               | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                | main_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |              9 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |              9 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_5                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                4 |              9 |         2.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             10 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                5 |             12 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             12 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                5 |             12 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                5 |             12 |         2.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             12 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             13 |         1.62 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                7 |             13 |         1.86 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2]_1[0]                                                                                                                                             | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                6 |             13 |         2.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                5 |             13 |         2.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                8 |             14 |         1.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                7 |             15 |         2.14 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                7 |             17 |         2.43 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             19 |         2.38 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             19 |         2.38 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                7 |             19 |         2.71 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                7 |             19 |         2.71 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                    |                9 |             20 |         2.22 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             21 |         2.62 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             21 |         2.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             25 |         3.12 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               12 |             25 |         2.08 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               13 |             25 |         1.92 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             25 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               15 |             27 |         1.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                6 |             28 |         4.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                9 |             28 |         3.11 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                8 |             28 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |               10 |             28 |         2.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                9 |             29 |         3.22 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                5 |             29 |         5.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                9 |             29 |         3.22 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                5 |             29 |         5.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                7 |             29 |         4.14 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                5 |             29 |         5.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             30 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             30 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             30 |         3.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/rdata[31]_i_1_n_5                                                                                                                                                                                                                                                                            |               11 |             30 |         2.73 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             30 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                               | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             31 |         3.10 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               11 |             31 |         2.82 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_key[31]_i_1_n_5                                                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_plaintext[31]_i_1_n_5                                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_plaintext_length[31]_i_1_n_5                                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_plaintext_length[63]_i_1_n_5                                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_key[95]_i_1_n_5                                                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_key[127]_i_1_n_5                                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_nonce[95]_i_1_n_5                                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_nonce[31]_i_1_n_5                                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87/reg_162[31]_i_1_n_5                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_key[63]_i_1_n_5                                                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2]_2[0]                                                                                                                                                              |               13 |             32 |         2.46 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2]_2[0]                                                                                                                                                              |               12 |             32 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2]_2[0]                                                                                                                                                              |               14 |             32 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2]_2[0]                                                                                                                                                              |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_nonce[63]_i_1_n_5                                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_ciphertext[63]_i_1_n_5                                                                                                                                                                                                                                                  | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_ciphertext[31]_i_1_n_5                                                                                                                                                                                                                                                  | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_plaintext[63]_i_1_n_5                                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87/ap_CS_fsm_state4                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |               28 |             32 |         1.14 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                            | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               13 |             36 |         2.77 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                            | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                9 |             36 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |               11 |             36 |         3.27 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |               10 |             36 |         3.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |               12 |             36 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |               12 |             36 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                9 |             36 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |               20 |             36 |         1.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                5 |             40 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                5 |             40 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                5 |             40 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                5 |             40 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87/ap_CS_fsm_state2                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |               17 |             40 |         2.35 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                5 |             40 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                5 |             40 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | main_design_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               11 |             40 |         3.64 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               14 |             41 |         2.93 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               19 |             41 |         2.16 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                9 |             41 |         4.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |               11 |             45 |         4.09 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |               10 |             45 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               10 |             52 |         5.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               12 |             52 |         4.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_U0/loop_dataflow_input_count0                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_U0/ap_rst_n_0                                                                                                                                                                                                             |               15 |             60 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_U0/push_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                8 |             60 |         7.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_U0/ap_CS_fsm_state1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               16 |             60 |         3.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_1_U0/loop_dataflow_output_count0                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_U0/ap_CS_fsm_reg[3]_2                                                                                                                                                                                                     |               15 |             60 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               19 |             60 |         3.16 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_1_U0/Q[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |               16 |             60 |         3.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                9 |             61 |         6.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_U0/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                    |                9 |             61 |         6.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/ciphertext_c_U/U_pynqrypt_encrypt_fifo_w64_d5_S_ShiftReg/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                8 |             61 |         7.62 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               11 |             61 |         5.55 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               14 |             61 |         4.36 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                9 |             61 |         6.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                9 |             61 |         6.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               20 |             62 |         3.10 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |               17 |             62 |         3.65 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               11 |             62 |         5.64 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               19 |             62 |         3.26 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               14 |             62 |         4.43 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |               16 |             62 |         3.88 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               24 |             63 |         2.62 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | main_design_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               25 |             63 |         2.52 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               21 |             64 |         3.05 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               21 |             64 |         3.05 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94/i_2_fu_440                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |               36 |             64 |         1.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_108/ap_CS_fsm_state1                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               28 |             64 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               19 |             64 |         3.37 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               22 |             64 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               24 |             64 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               21 |             64 |         3.05 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               23 |             64 |         2.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                                                              | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               21 |             64 |         3.05 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | main_design_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               21 |             64 |         3.05 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/ar.ar_pipe/mr_axi_arvalid                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               21 |             69 |         3.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |               16 |             69 |         4.31 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               29 |            122 |         4.21 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                                                                                 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               26 |            122 |         4.69 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_1_U0/Q[1]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |               40 |            128 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/aes_encrypt_block_U0/ap_CS_fsm_state2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |               44 |            128 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/ctr_compute_nonce_U0/ap_return_preg[127]_i_1__1_n_5                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               43 |            128 |         2.98 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/aes_encrypt_block_U0/ap_CS_fsm_state3                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |               52 |            128 |         2.46 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/aes_encrypt_block_U0/grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_125/p_Result_s_reg_2100                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                    |               70 |            128 |         1.83 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/aes_encrypt_block_U0/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_117/ap_CS_fsm_pp0_stage0                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                    |               51 |            128 |         2.51 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/block_nonce_V_U/U_pynqrypt_encrypt_fifo_w128_d2_S_ShiftReg/empty_n_reg                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               49 |            128 |         2.61 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_U0/ap_CS_fsm_reg[8]_0                                                                                                                                                                                    | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               32 |            128 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/assign_swap_endianness_U0/push_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |               16 |            128 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               42 |            129 |         3.07 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               43 |            129 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               54 |            130 |         2.41 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |               44 |            130 |         2.95 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               36 |            130 |         3.61 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               40 |            130 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               38 |            130 |         3.42 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               35 |            130 |         3.71 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |               19 |            145 |         7.63 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                               | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               19 |            145 |         7.63 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                              |               75 |            175 |         2.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/aes_encrypt_block_U0/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               65 |            256 |         3.94 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/aes_encrypt_block_U0/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_117/this_round_keys_load_reg_16870                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |              150 |            256 |         1.71 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/block_V_U/U_pynqrypt_encrypt_fifo_w128_d2_S_ShiftReg/push                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               74 |            256 |         3.46 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_118/dataflow_in_loop_loop_ctr_encrypt_U0/tmp_U/U_pynqrypt_encrypt_fifo_w128_d2_S_ShiftReg/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |               98 |            256 |         2.61 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |              113 |            406 |         3.59 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |              256 |            527 |         2.06 |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


