# Verilog homeworks
Digital Systems Design verilog modules and testbenches

## Compiling with iverilog
```bash
$ iverilog -o filename filename.v

$ vvp filename
```
