{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509395394877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509395394882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 15:29:54 2017 " "Processing started: Mon Oct 30 15:29:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509395394882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395394882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_test -c fsm_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_test -c fsm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395394882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509395395418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509395395419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-arq " "Found design unit 1: clk_div-arq" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411509 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-arq " "Found design unit 1: MAC-arq" {  } { { "../MAC.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411511 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../MAC.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/sieteseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/sieteseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteseg-arq " "Found design unit 1: sieteseg-arq" {  } { { "../sieteseg.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/sieteseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411513 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteseg " "Found entity 1: sieteseg" {  } { { "../sieteseg.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/sieteseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-arq " "Found design unit 1: REG-arq" {  } { { "../REG.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/REG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411515 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../REG.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arq " "Found design unit 1: FSM-arq" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411517 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/fir_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/daniela/desktop/fir_10/fir_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_package " "Found design unit 1: FIR_package" {  } { { "../FIR_package.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/fir_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/fir_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_10-arq " "Found design unit 1: FIR_10-arq" {  } { { "../FIR_10.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411520 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_10 " "Found entity 1: FIR_10" {  } { { "../FIR_10.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/data_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/data_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Gen-arq " "Found design unit 1: Data_Gen-arq" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/Data_Gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411522 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Gen " "Found entity 1: Data_Gen" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/Data_Gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/clk_div_mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/clk_div_mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_mac-arq " "Found design unit 1: clk_div_mac-arq" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div_mac.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411524 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_mac " "Found entity 1: clk_div_mac" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div_mac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/clk_div_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/clk_div_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_data-arq " "Found design unit 1: clk_div_data-arq" {  } { { "../clk_div_data.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div_data.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411526 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_data " "Found entity 1: clk_div_data" {  } { { "../clk_div_data.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/desktop/fir_10/bcd27seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/desktop/fir_10/bcd27seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd27seg-arq " "Found design unit 1: bcd27seg-arq" {  } { { "../bcd27seg.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/bcd27seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411555 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd27seg " "Found entity 1: bcd27seg" {  } { { "../bcd27seg.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/bcd27seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_test-arq " "Found design unit 1: fsm_test-arq" {  } { { "fsm_test.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM_test/fsm_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411557 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_test " "Found entity 1: fsm_test" {  } { { "fsm_test.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM_test/fsm_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395411557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395411557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_test " "Elaborating entity \"fsm_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509395411802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_mac clk_div_mac:CLOCK_MAC " "Elaborating entity \"clk_div_mac\" for hierarchy \"clk_div_mac:CLOCK_MAC\"" {  } { { "fsm_test.vhd" "CLOCK_MAC" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM_test/fsm_test.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395411839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Gen Data_Gen:U0 " "Elaborating entity \"Data_Gen\" for hierarchy \"Data_Gen:U0\"" {  } { { "fsm_test.vhd" "U0" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM_test/fsm_test.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395411868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_10 FIR_10:U1 " "Elaborating entity \"FIR_10\" for hierarchy \"FIR_10:U1\"" {  } { { "fsm_test.vhd" "U1" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM_test/fsm_test.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395411896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div FIR_10:U1\|clk_div:CLK_D " "Elaborating entity \"clk_div\" for hierarchy \"FIR_10:U1\|clk_div:CLK_D\"" {  } { { "../FIR_10.vhd" "CLK_D" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395411913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG FIR_10:U1\|REG:REG0 " "Elaborating entity \"REG\" for hierarchy \"FIR_10:U1\|REG:REG0\"" {  } { { "../FIR_10.vhd" "REG0" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395411948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC FIR_10:U1\|MAC:MAC_PROCESS " "Elaborating entity \"MAC\" for hierarchy \"FIR_10:U1\|MAC:MAC_PROCESS\"" {  } { { "../FIR_10.vhd" "MAC_PROCESS" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395411990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FIR_10:U1\|FSM:FSM_PROCESS " "Elaborating entity \"FSM\" for hierarchy \"FIR_10:U1\|FSM:FSM_PROCESS\"" {  } { { "../FIR_10.vhd" "FSM_PROCESS" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395412013 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509395412019 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] FSM.vhd(34) " "Inferred latch for \"data_out\[0\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412026 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] FSM.vhd(34) " "Inferred latch for \"data_out\[1\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412026 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] FSM.vhd(34) " "Inferred latch for \"data_out\[2\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412026 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] FSM.vhd(34) " "Inferred latch for \"data_out\[3\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412027 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] FSM.vhd(34) " "Inferred latch for \"data_out\[4\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412027 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] FSM.vhd(34) " "Inferred latch for \"data_out\[5\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412027 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] FSM.vhd(34) " "Inferred latch for \"data_out\[6\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412028 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] FSM.vhd(34) " "Inferred latch for \"data_out\[7\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412028 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] FSM.vhd(34) " "Inferred latch for \"data_out\[8\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412028 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] FSM.vhd(34) " "Inferred latch for \"data_out\[9\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412028 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] FSM.vhd(34) " "Inferred latch for \"data_out\[10\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412029 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] FSM.vhd(34) " "Inferred latch for \"data_out\[11\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412029 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] FSM.vhd(34) " "Inferred latch for \"data_out\[12\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412029 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] FSM.vhd(34) " "Inferred latch for \"data_out\[13\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412029 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] FSM.vhd(34) " "Inferred latch for \"data_out\[14\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412030 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] FSM.vhd(34) " "Inferred latch for \"data_out\[15\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412030 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] FSM.vhd(34) " "Inferred latch for \"data_out\[16\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412030 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] FSM.vhd(34) " "Inferred latch for \"data_out\[17\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412030 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] FSM.vhd(34) " "Inferred latch for \"data_out\[18\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412031 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] FSM.vhd(34) " "Inferred latch for \"data_out\[19\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412031 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] FSM.vhd(34) " "Inferred latch for \"data_out\[20\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412031 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] FSM.vhd(34) " "Inferred latch for \"data_out\[21\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412031 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] FSM.vhd(34) " "Inferred latch for \"data_out\[22\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412032 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] FSM.vhd(34) " "Inferred latch for \"data_out\[23\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412032 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] FSM.vhd(34) " "Inferred latch for \"data_out\[24\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412032 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] FSM.vhd(34) " "Inferred latch for \"data_out\[25\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412032 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] FSM.vhd(34) " "Inferred latch for \"data_out\[26\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412033 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] FSM.vhd(34) " "Inferred latch for \"data_out\[27\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412033 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] FSM.vhd(34) " "Inferred latch for \"data_out\[28\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412033 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] FSM.vhd(34) " "Inferred latch for \"data_out\[29\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412033 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] FSM.vhd(34) " "Inferred latch for \"data_out\[30\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412034 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] FSM.vhd(34) " "Inferred latch for \"data_out\[31\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412034 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteseg sieteseg:HEX " "Elaborating entity \"sieteseg\" for hierarchy \"sieteseg:HEX\"" {  } { { "fsm_test.vhd" "HEX" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM_test/fsm_test.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395412092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd27seg sieteseg:HEX\|bcd27seg:D0 " "Elaborating entity \"bcd27seg\" for hierarchy \"sieteseg:HEX\|bcd27seg:D0\"" {  } { { "../sieteseg.vhd" "D0" { Text "C:/Users/Daniela/Desktop/FIR_10/sieteseg.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395412131 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_10:U1\|MAC:MAC_PROCESS\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_10:U1\|MAC:MAC_PROCESS\|Mult0\"" {  } { { "../MAC.vhd" "Mult0" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509395412814 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509395412814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_10:U1\|MAC:MAC_PROCESS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_10:U1\|MAC:MAC_PROCESS\|lpm_mult:Mult0\"" {  } { { "../MAC.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395412884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_10:U1\|MAC:MAC_PROCESS\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_10:U1\|MAC:MAC_PROCESS\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509395412884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509395412884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509395412884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509395412884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509395412884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509395412884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509395412884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509395412884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509395412884 ""}  } { { "../MAC.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509395412884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e4t " "Found entity 1: mult_e4t" {  } { { "db/mult_e4t.tdf" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM_test/db/mult_e4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509395412959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395412959 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div_mac.vhd" 9 -1 0 } } { "../clk_div.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div.vhd" 9 -1 0 } } { "../Data_Gen.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509395413504 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509395413504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509395413729 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:U0\|counter\[0\] High " "Register Data_Gen:U0\|counter\[0\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509395413928 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:U0\|counter\[1\] High " "Register Data_Gen:U0\|counter\[1\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509395413928 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:U0\|counter\[2\] High " "Register Data_Gen:U0\|counter\[2\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509395413928 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:U0\|counter\[3\] High " "Register Data_Gen:U0\|counter\[3\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509395413928 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1509395413928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509395414623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509395414623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "359 " "Implemented 359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509395414709 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509395414709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509395414709 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509395414709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509395414709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509395414732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 15:30:14 2017 " "Processing ended: Mon Oct 30 15:30:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509395414732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509395414732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509395414732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509395414732 ""}
