
*** Running vivado
    with args -log design_1_util_ds_buf_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_util_ds_buf_0.tcl


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_util_ds_buf_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/benes_ip_maker'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_util_ds_buf_0 -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9683
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.285 ; gain = 175.684 ; free physical = 19949 ; free virtual = 43238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/synth/design_1_util_ds_buf_0.vhd:65]
	Parameter C_BUF_TYPE bound to: ibufdsgte4 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd:72' bound to instance 'U0' of component 'util_ds_buf' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/synth/design_1_util_ds_buf_0.vhd:187]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd:226]
	Parameter C_BUF_TYPE bound to: ibufdsgte4 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'IBUFDS_GTE4_I' to cell 'IBUFDS_GTE4' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd:317]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_0' (2#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/synth/design_1_util_ds_buf_0.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3223.191 ; gain = 220.590 ; free physical = 19166 ; free virtual = 42456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3241.004 ; gain = 238.402 ; free physical = 20499 ; free virtual = 43789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3241.004 ; gain = 238.402 ; free physical = 20498 ; free virtual = 43788
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.941 ; gain = 0.000 ; free physical = 20091 ; free virtual = 43380
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xdc] for cell 'U0'
WARNING: [Constraints 18-619] A clock with name 'IBUF_DS_P[0]' already exists, overwriting the previous clock with the same name. [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xdc:4]
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xdc] for cell 'U0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.598 ; gain = 0.000 ; free physical = 20669 ; free virtual = 43966
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.598 ; gain = 0.000 ; free physical = 20668 ; free virtual = 43965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3352.598 ; gain = 349.996 ; free physical = 20393 ; free virtual = 43691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3352.598 ; gain = 349.996 ; free physical = 20393 ; free virtual = 43690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for IBUF_DS_N[0]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for IBUF_DS_P[0]. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3352.598 ; gain = 349.996 ; free physical = 20391 ; free virtual = 43688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3352.598 ; gain = 349.996 ; free physical = 20366 ; free virtual = 43664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3352.598 ; gain = 349.996 ; free physical = 20273 ; free virtual = 43574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'IBUF_DS_P[0]'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3701.520 ; gain = 698.918 ; free physical = 18433 ; free virtual = 41742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3701.520 ; gain = 698.918 ; free physical = 18433 ; free virtual = 41742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3721.559 ; gain = 718.957 ; free physical = 18430 ; free virtual = 41740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.496 ; gain = 724.895 ; free physical = 18272 ; free virtual = 41581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.496 ; gain = 724.895 ; free physical = 18272 ; free virtual = 41581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.496 ; gain = 724.895 ; free physical = 18272 ; free virtual = 41581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.496 ; gain = 724.895 ; free physical = 18272 ; free virtual = 41581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.496 ; gain = 724.895 ; free physical = 18272 ; free virtual = 41581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.496 ; gain = 724.895 ; free physical = 18272 ; free virtual = 41581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |IBUFDS_GTE4 |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.496 ; gain = 724.895 ; free physical = 18272 ; free virtual = 41581
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3727.496 ; gain = 613.301 ; free physical = 18300 ; free virtual = 41609
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3727.504 ; gain = 724.895 ; free physical = 18300 ; free virtual = 41609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3727.504 ; gain = 0.000 ; free physical = 18292 ; free virtual = 41601
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3797.879 ; gain = 0.000 ; free physical = 18779 ; free virtual = 42120
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3797.879 ; gain = 1433.641 ; free physical = 18902 ; free virtual = 42243
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/design_1_util_ds_buf_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_util_ds_buf_0, cache-ID = 5e4f650d5878b8b3
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_util_ds_buf_0_synth_1/design_1_util_ds_buf_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_util_ds_buf_0_utilization_synth.rpt -pb design_1_util_ds_buf_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 13:48:47 2023...
