question,A,B,C,D,E,answer,explanation
<p>The logic operation that will selectively clear bits in register A in those positions where these are 1 's in the bits of register B is given by</p>,A ← A + B,"A ← <span style=""text-decoration:overline;"">A</span>B","A ← <span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span>",A ← AB,,D,
<p>The 2's complement representation of the decimal number -4 is</p>,0100,1100,1011,1010,,B,
"<p>The following program starts at location 0100H<br/>L X ISP, 00FF - the content if accumulator<br/>LXIH, 0701 - when the program counter<br/>MVI A, 20 H - reaches 0109 H is<br/> S ∪ BM</p>",20 H,02 H,00 H,FFH,,A,
"<p>In 8085 microprocessor, what is the length of PC (program counter)?</p>",6 bits,8 bit,12 bits,16 bits,,D,
<p>In decimal system the base of radix is</p>,0,1,10,e,,C,
<p>7483 is a TTL binary adder. It can add</p>,two 4-bit binary numbers,four 6-bit binary numbers,four 8-bit binary numbers,any number of 4-bit numbers,,A,
<p>A 12 bit ADC is operating with 1 μs clock period. Total conversion time is 14 μs. ADC is</p>,flash type,counting type,integrating type,successive approximation type,,C,
"<p>An 8156 has A<sub>15</sub> connected to its CE input. A<sub>14</sub> to A<sub>8</sub> are unconnected, and AD<sub>7</sub> to AC<sub>0</sub> are connected ignoring shadows, what are the RAM locations?</p>",(4000)<sub>H</sub> - (40FF)<sub>H</sub>,(8000)<sub>H</sub> - (80FF)<sub>H</sub>,(8000)<sub>H</sub> - (40FF)<sub>H</sub>,Any of the above,,B,
<p>D/A converters are generally</p>,weighted resistor network,binary ladder network,either (a) or (b),neither (a) nor (b),,B,
<p>Is the interrupt-enable flag?</p>,Low,High,Never,None,,B,
<p>TTL uses</p>,multi-emitter transistors,multi-collector transistors,multi-base transistors,multi-emitter or multi-collector transistors,,A,
<p>Bit is</p>,smallest piece of electronic hardware,a drilling tool,an abbreviation for binary digit,the smallest number,,C,
<p>Consider the following two<br/><b>Statements 1:</b> stable multivibrator can be used for generating square wave.<br/><b>Statements 2 :</b> stable multivibrator can be used for storing binary information.</p>,only statement 1 is correct,only statement 2 is correct,both statements are correct,both the statements 1 and 2 are not correct,,C,
<p>Which of the following flip flops cannot be converted to D flip flop?</p>,JK,SR,Master slave,None of the above,,D,
"<p>In 8086 microprocessor, if the segment register contains 1 FAB and IP register contains 10AI, the effective memory address is</p>",20B51,304C,FBC0,FDB5,,A,
<p>The recently-introduces CD-ROM PC by Head Start Technologies Co. of New York enables users to view or play __________ .</p>,vast amounts of text,graphics,music,all of the above,,D,
"<p>In 8085 microprocessor, what is the length of A-register?</p>",6 bits,8 bits,12 bits,16 bits,,B,
<p>How is inversion achieved using EX-OR gate?</p>,Giving input signal to the two input lines of the gate tied together,Giving input to one input line and logic one to the other line,Giving input to one input line and logic one to the other line,Inversion cannot be achieved using EX-OR gate,,C,
"<p>For the DAC in the given figure V<sub>O</sub>= <br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/34-470.png""/></p>",10 V,5 V,4 V,8 V,,A,
<p>The difference between sequential and combinational circuits is</p>,Combinational circuits store bits,Combinational circuits have memory,Sequential circuits store bits,Sequential circuits have memory,,D,
<p>A universal shift register can shift left or right.</p>,True,False,,,,A,
"<p>The circuit given below is a<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/53-867.png""/></p>",counter,digital to analog converter,two-bit series-to-parallel converter,analog-to digital converter,,C,
<p>The high voltage level of a digital signal in positive logic is</p>,1,0,either 1 or 0,-1,,A,
<p>A 7477 decoder drives</p>,seven-segment display,nickel tape,relays,diode matrix,,A,
<p>BCD numbers are useful whenever</p>,binary to hexadecimal conversion is desired,binary to BCD conversion is desired,decimal information is transferred into or out of a digital system,none of the above,,C,
"<p>In 8085 microprocessor, what is the length of Data Buffer Register?</p>",6 bits,8 bits,12 bits,16 bits,,B,
<p>In JK flip flop toggle state exists if</p>,"J = 0, K = 1","J = 1, K = 0","J = 0, K = 0","J = 1, K = 1",,D,
<p>The binary number 101100.110 in octal number will be</p>,152.6,154.6,145.6,174.6,,B,
<p>Thu advantage of using a dual stop ADC in a digital voltmeter is that</p>,its conversion time is small,its accuracy high,output is in BCD format,it does not require a comparator,,B,
<p>Which converters uses integrating op-amp?</p>,Parallel A/D converter,Single slope A/D converter,Dual slope A/D converter,Both (b) and (c),,C,
<p>While __________ is the fastest unsaturated logic gate __________ has the excellent noise immunity?</p>,"ECL, TTL","TTL, ECL","ECL, RTL","RTL, DTL",,C,
"<p>In a 4 bit D/A converter, the offset error is the output voltage when input digital voltage is</p>",1111,0000,either 1111 or 0000,none of the above,,B,
<p>To convert SR latch to D latch</p>,connect both S and R to D,connect D to S directly and D to R through inverter,connect D to R directly and D to S through inverter,connect S to D and leave R open,,B,
"<p>If a RAM has 34 bits in its MAR and 16 bits its MAR, then its capacity will be</p>",32 GB,16 GB,32 MB,16 MB,,C,
<p>The output voltage of 5-bit D/A binary ladder that has a digital input of 11010 (Assuming 0 = 0 V and 1 = + 10 V) is</p>,3.4375 V,6.0 V,8.125 V,8.6875 V,,C,
"<p>The inputs to a 4 channel MUX have the following bandwidths. Channel 1-50 Hz, channel 2-200 Hz. Channel 3-75 Hz. Channel 4-90 Hz. The theoretical minimum sampling rate of the MUX is</p>",200 Hz,400 Hz,415 Hz,1600 Hz,,D,
<p>SSI is used in flip flops.</p>,True,False,,,,A,
<p>Two numbers in excess-3 code are added and the result is less than 8. To get equivalent binary</p>,0011 is subtracted,0011 is added,0110 is subtracted,0110 is added,,C,
"<p>Flow charts that contain decision symbol<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/61-1048.png""/></p>",represent straight line programs,do not represent straight line programs,all of the above,none of the above,,B,
<p>The ASCII code is for information interchange by a binary code for</p>,alphabet only,number only,alpha-numeric and other common symbols,none of these,,C,
<p><p><b>Assertion (A):</b>  CMOS devices have very low power consumption </p><p><b>Reason (R):</b> CMOS devices have high noise margin.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,B,
<p>Which is known as flash converter?</p>,Weighted resistor D/A converter,Parallel A/D converter,Stair step A/D converter,Up-down counter type A/D converter,,B,
<p>In a sequential circuit the output at any instant depends on</p>,present inputs only,past inputs only,past outputs only,past output and present input,,D,
"<p>Point out the wrong statement, Sequential logic circuit is</p>",one that requires a clock to change states,one in which past affects the present states,one whose outputs changes immediately when the inputs change,also called clock logic or synchronous logic,,C,
"<p>In 8085 microprocessor, what is the memory address stored on the stack, when the program is interrupted?<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/62-1087.png""/></p>",0210 H,0.211 H,0118 H,020 FH,,B,
<p>The decimal equivalent of ABC<sub>16</sub> is</p>,348,2583,2748,33,,C,
<p>In parallel in-parallel out shift register all bits are loaded and read simultaneously.</p>,True,False,,,,A,
<p>One XOR gate can work as</p>,one bit magnitude comparator,two bit magnitude comparator,either (a) or (b),neither (a) nor (b),,A,
<p>A Charge Couple Device (CCD) is a</p>,RAM,sequential accessed memory,content addressable memory,read only memory,,B,
"<p>In an R-S latch, race condition occurs when</p>",R is low and S is high,R and S are high,R and S are low,R is high and S is low,,B,
