// Seed: 3674410655
module module_0;
  wire module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1
);
  uwire id_3 = 1 == 1;
  module_0();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2
);
  assign id_1 = id_2;
  task id_4;
    $display(1 == id_0);
  endtask
  module_0();
  always_ff @(posedge id_4 or posedge id_0) begin
    id_1 <= 1'b0 == 1 > id_0;
    id_4 <= !id_4;
  end
endmodule
