// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__296(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10358,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48347+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48345,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48236,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+48346,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+10358,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48349+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48345,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48237,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+48346,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+10358,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48351+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48345,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48238,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+48346,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+10358,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48353+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_sink", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48345,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48239,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_sink_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_sink_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+48346,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+10358,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+48355+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48345,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+10191,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+48346,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+10358,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+48357+i*2,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48345,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+48240,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+69912,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+48346,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+10358,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+48361+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48345,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48242,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+48346,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+10358,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+48346,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 value", false,-1);
        vcdp->declBit(c+48345,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 value_1", false,-1);
        vcdp->declBit(c+48363,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 maybe_full", false,-1);
        vcdp->declBit(c+10359,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ptr_match", false,-1);
        vcdp->declBit(c+10360,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 empty", false,-1);
        vcdp->declBit(c+10361,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 full", false,-1);
        vcdp->declBit(c+10362,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 do_enq", false,-1);
        vcdp->declBit(c+10363,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 do_deq", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__297(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper coherent_jbar auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper binder clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper binder reset", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper binder auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper binder auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_reset", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper binder monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper binder monitor clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper binder monitor reset", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_a_bits_param", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__298(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper binder monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+96,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+97,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+6989,"TestHarness chiptop system subsystem_l2_wrapper binder monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+6990,"TestHarness chiptop system subsystem_l2_wrapper binder monitor is_aligned", false,-1);
        vcdp->declBus(c+6991,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+6992,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+6993,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_size", false,-1);
        vcdp->declBit(c+6994,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_bit", false,-1);
        vcdp->declBit(c+6995,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_nbit", false,-1);
        vcdp->declBit(c+10364,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc", false,-1);
        vcdp->declBit(c+10365,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_1", false,-1);
        vcdp->declBit(c+6998,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_size_1", false,-1);
        vcdp->declBit(c+6999,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_bit_1", false,-1);
        vcdp->declBit(c+7000,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+10366,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_2", false,-1);
        vcdp->declBit(c+10367,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_2", false,-1);
        vcdp->declBit(c+10368,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_3", false,-1);
        vcdp->declBit(c+10369,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_3", false,-1);
        vcdp->declBit(c+10370,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_4", false,-1);
        vcdp->declBit(c+10371,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_4", false,-1);
        vcdp->declBit(c+10372,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_5", false,-1);
        vcdp->declBit(c+10373,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_size_2", false,-1);
        vcdp->declBit(c+7009,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_bit_2", false,-1);
        vcdp->declBit(c+7010,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+10374,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_6", false,-1);
        vcdp->declBit(c+10375,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_6", false,-1);
        vcdp->declBit(c+10376,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_7", false,-1);
        vcdp->declBit(c+10377,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_7", false,-1);
        vcdp->declBit(c+10378,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_8", false,-1);
        vcdp->declBit(c+10379,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_8", false,-1);
        vcdp->declBit(c+10380,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_9", false,-1);
        vcdp->declBit(c+10381,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_9", false,-1);
        vcdp->declBit(c+10382,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_10", false,-1);
        vcdp->declBit(c+10383,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_10", false,-1);
        vcdp->declBit(c+10384,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_11", false,-1);
        vcdp->declBit(c+10385,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_11", false,-1);
        vcdp->declBit(c+10386,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_12", false,-1);
        vcdp->declBit(c+10387,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_12", false,-1);
        vcdp->declBit(c+10388,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_eq_13", false,-1);
        vcdp->declBit(c+10389,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask_acc_13", false,-1);
        vcdp->declBus(c+10390,"TestHarness chiptop system subsystem_l2_wrapper binder monitor mask", false,-1, 7,0);
        vcdp->declBus(c+7028,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7029,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48364,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+48365,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+48366,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_first", false,-1);
        vcdp->declBus(c+48367,"TestHarness chiptop system subsystem_l2_wrapper binder monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+48368,"TestHarness chiptop system subsystem_l2_wrapper binder monitor param", false,-1, 2,0);
        vcdp->declBus(c+48369,"TestHarness chiptop system subsystem_l2_wrapper binder monitor size", false,-1, 2,0);
        vcdp->declBus(c+48370,"TestHarness chiptop system subsystem_l2_wrapper binder monitor source", false,-1, 4,0);
        vcdp->declBus(c+48371,"TestHarness chiptop system subsystem_l2_wrapper binder monitor address", false,-1, 31,0);
        vcdp->declBus(c+7082,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+7083,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48372,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+48373,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+48374,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first", false,-1);
        vcdp->declBus(c+48375,"TestHarness chiptop system subsystem_l2_wrapper binder monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+48376,"TestHarness chiptop system subsystem_l2_wrapper binder monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+48377,"TestHarness chiptop system subsystem_l2_wrapper binder monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+48378,"TestHarness chiptop system subsystem_l2_wrapper binder monitor source_1", false,-1, 4,0);
        vcdp->declBit(c+48379,"TestHarness chiptop system subsystem_l2_wrapper binder monitor sink", false,-1);
        vcdp->declBit(c+48380,"TestHarness chiptop system subsystem_l2_wrapper binder monitor denied", false,-1);
        vcdp->declBus(c+48381,"TestHarness chiptop system subsystem_l2_wrapper binder monitor inflight", false,-1, 19,0);
        vcdp->declArray(c+48382,"TestHarness chiptop system subsystem_l2_wrapper binder monitor inflight_opcodes", false,-1, 79,0);
        vcdp->declArray(c+48385,"TestHarness chiptop system subsystem_l2_wrapper binder monitor inflight_sizes", false,-1, 79,0);
        vcdp->declBus(c+48388,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+48389,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+48390,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_first_1", false,-1);
        vcdp->declBus(c+48391,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+48392,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+48393,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_1", false,-1);
        vcdp->declBus(c+10391,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+10392,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+10393,"TestHarness chiptop system subsystem_l2_wrapper binder monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+10394,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+10395,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+10396,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_set_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+10397,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_clr_wo_ready", false,-1, 19,0);
        vcdp->declBus(c+10398,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_set", false,-1, 19,0);
        vcdp->declBus(c+10399,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_clr", false,-1, 19,0);
        vcdp->declArray(c+10400,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_opcodes_set", false,-1, 79,0);
        vcdp->declArray(c+10403,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_opcodes_clr", false,-1, 79,0);
        vcdp->declArray(c+10406,"TestHarness chiptop system subsystem_l2_wrapper binder monitor a_sizes_set", false,-1, 79,0);
        vcdp->declBus(c+48394,"TestHarness chiptop system subsystem_l2_wrapper binder monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+48395,"TestHarness chiptop system subsystem_l2_wrapper binder monitor inflight_1", false,-1, 19,0);
        vcdp->declArray(c+48396,"TestHarness chiptop system subsystem_l2_wrapper binder monitor inflight_sizes_1", false,-1, 79,0);
    }
}

void VTestHarness::traceInitThis__299(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48399,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+48400,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+48401,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_first_2", false,-1);
        vcdp->declBus(c+10409,"TestHarness chiptop system subsystem_l2_wrapper binder monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+10410,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_clr_1", false,-1, 19,0);
        vcdp->declArray(c+10411,"TestHarness chiptop system subsystem_l2_wrapper binder monitor d_opcodes_clr_1", false,-1, 79,0);
        vcdp->declBus(c+48402,"TestHarness chiptop system subsystem_l2_wrapper binder monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+96,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+96,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+97,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+97,"TestHarness chiptop system subsystem_l2_wrapper binder monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_widget_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus auto_bus_xing_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_bits_param", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__300(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1657,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_bits_sink", false,-1);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper coupler_to_bus_named_subsystem_mbus widget auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system tile_prci_domain auto_intsink_in_sync_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain auto_tile_reset_domain_tile_hartid_in", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system tile_prci_domain auto_int_out_clock_xing_out_2_sync_0", false,-1);
        vcdp->declBit(c+68598,"TestHarness chiptop system tile_prci_domain auto_int_out_clock_xing_out_1_sync_0", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system tile_prci_domain auto_int_out_clock_xing_out_0_sync_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain auto_int_in_clock_xing_in_2_sync_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain auto_int_in_clock_xing_in_1_sync_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain auto_int_in_clock_xing_in_0_sync_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain auto_int_in_clock_xing_in_0_sync_1", false,-1);
        vcdp->declBit(c+1409,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_ready", false,-1);
        vcdp->declBit(c+1410,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_valid", false,-1);
        vcdp->declBus(c+1411,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1412,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1413,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1414,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1415,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1416,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1417,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1421,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1430,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1431,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1433,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_ready", false,-1);
        vcdp->declBit(c+1434,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_valid", false,-1);
        vcdp->declBus(c+1435,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1436,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1437,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1438,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1439,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1440,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_bits_denied", false,-1);
        vcdp->declArray(c+1441,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1445,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1448,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_ready", false,-1);
        vcdp->declBit(c+1449,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_valid", false,-1);
        vcdp->declBus(c+1450,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1451,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1452,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1453,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1454,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1455,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1456,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1460,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1461,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_ready", false,-1);
        vcdp->declBit(c+1462,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_valid", false,-1);
        vcdp->declBus(c+1463,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1464,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1465,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1466,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1467,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1468,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_bits_denied", false,-1);
        vcdp->declArray(c+1469,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1473,"TestHarness chiptop system tile_prci_domain auto_tl_master_clock_xing_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain auto_tap_clock_in_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__301(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain auto_tap_clock_in_reset", false,-1);
        vcdp->declBit(c+69559,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_wfi_out_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_int_local_in_3_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_int_local_in_2_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_int_local_in_1_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_int_local_in_1_1", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_int_local_in_0_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_hartid_in", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_tile_tl_other_masters_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_clock_in_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain_auto_clock_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain clockNode_auto_in_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain clockNode_auto_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain clockNode_auto_out_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain clockNode_auto_out_reset", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__302(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_auto_in_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer_auto_in_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_auto_out_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer_auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1_reset", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_a_bits_data", false,-1, 127,0);
    }
}

void VTestHarness::traceInitThis__303(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer_1_auto_in_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1409,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+1410,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+1411,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1412,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1413,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1414,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1415,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1416,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1417,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1421,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1430,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1431,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1433,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+1434,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+1435,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1436,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1437,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1438,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1439,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1440,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_bits_denied", false,-1);
        vcdp->declArray(c+1441,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1445,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1448,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+1449,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+1450,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1451,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1452,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1453,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1454,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1455,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1456,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1460,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1461,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+1462,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+1463,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1464,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1465,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1466,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_bits_source", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__304(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+1467,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1468,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_bits_denied", false,-1);
        vcdp->declArray(c+1469,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1473,"TestHarness chiptop system tile_prci_domain buffer_1_auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsink_clock", false,-1);
        vcdp->declBit(c+69643,"TestHarness chiptop system tile_prci_domain intsink_auto_in_sync_0", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain intsink_auto_out_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain intsink_1_auto_in_sync_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain intsink_1_auto_in_sync_1", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain intsink_1_auto_out_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain intsink_1_auto_out_1", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain intsink_2_auto_in_sync_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain intsink_2_auto_out_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain intsink_3_auto_in_sync_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain intsink_3_auto_out_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_1_reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain intsource_1_auto_in_0", false,-1);
        vcdp->declBit(c+68599,"TestHarness chiptop system tile_prci_domain intsource_1_auto_out_sync_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_2_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_2_reset", false,-1);
        vcdp->declBit(c+69559,"TestHarness chiptop system tile_prci_domain intsource_2_auto_in_0", false,-1);
        vcdp->declBit(c+68598,"TestHarness chiptop system tile_prci_domain intsource_2_auto_out_sync_0", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain intsource_3_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain intsource_3_reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain intsource_3_auto_in_0", false,-1);
        vcdp->declBit(c+68597,"TestHarness chiptop system tile_prci_domain intsource_3_auto_out_sync_0", false,-1);
        vcdp->declBit(c+69559,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_wfi_out_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_int_local_in_3_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_int_local_in_2_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_int_local_in_1_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_int_local_in_1_1", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_int_local_in_0_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_hartid_in", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_tile_tl_other_masters_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_clock_in_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain auto_clock_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_reset", false,-1);
        vcdp->declBit(c+69559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_wfi_out_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_int_local_in_3_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_int_local_in_2_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_int_local_in_1_0", false,-1);
    }
}

void VTestHarness::traceInitThis__305(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_int_local_in_1_1", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_int_local_in_0_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_hartid_in", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile_auto_tl_other_masters_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile reset", false,-1);
        vcdp->declBit(c+69559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_wfi_out_0", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_int_local_in_3_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_int_local_in_2_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_int_local_in_1_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_int_local_in_1_1", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_int_local_in_0_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_hartid_in", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_bits_param", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__306(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile auto_tl_other_masters_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_reset", false,-1);
        vcdp->declBit(c+10472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_1_a_ready", false,-1);
        vcdp->declBit(c+10473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_1_a_valid", false,-1);
        vcdp->declBus(c+48418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_1_a_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_1_d_bits_size", false,-1, 3,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_a_ready", false,-1);
        vcdp->declBit(c+10476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_a_valid", false,-1);
        vcdp->declBus(c+10477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_a_bits_source", false,-1);
        vcdp->declBus(c+10481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_b_ready", false,-1);
        vcdp->declBit(c+10488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_b_valid", false,-1);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_b_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_b_bits_source", false,-1);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_c_bits_size", false,-1, 3,0);
        vcdp->declBit(c+48419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_c_bits_source", false,-1);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_d_ready", false,-1);
        vcdp->declBit(c+10491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_d_bits_source", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_in_0_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__307(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar_auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_in_3_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_in_2_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_in_1_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_in_1_1", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_in_0_0", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_out_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_out_1", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_out_2", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_out_3", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar_auto_int_out_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile broadcast_auto_in", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile broadcast_auto_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_reset", false,-1);
        vcdp->declBit(c+10475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_a_ready", false,-1);
        vcdp->declBit(c+10476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_a_valid", false,-1);
        vcdp->declBus(c+10477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_a_bits_source", false,-1);
        vcdp->declBus(c+10481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_b_ready", false,-1);
        vcdp->declBit(c+10488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_b_valid", false,-1);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_b_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_b_bits_source", false,-1);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_c_bits_size", false,-1, 3,0);
        vcdp->declBit(c+48419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_c_bits_source", false,-1);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_d_ready", false,-1);
        vcdp->declBit(c+10491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_d_bits_source", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_req_ready", false,-1);
        vcdp->declBit(c+10494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_req_valid", false,-1);
        vcdp->declQuad(c+10495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_req_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_req_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+10498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+10499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_req_bits_size", false,-1, 1,0);
        vcdp->declBit(c+10500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_req_bits_signed", false,-1);
        vcdp->declBus(c+10501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_req_bits_dprv", false,-1, 1,0);
        vcdp->declBit(c+10502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_req_bits_phys", false,-1);
        vcdp->declBit(c+10503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s1_kill", false,-1);
        vcdp->declQuad(c+10504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s1_data_data", false,-1, 63,0);
        vcdp->declBus(c+69922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s1_data_mask", false,-1, 7,0);
        vcdp->declBit(c+10506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s2_nack", false,-1);
        vcdp->declBit(c+10507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_valid", false,-1);
        vcdp->declQuad(c+48420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_size", false,-1, 1,0);
        vcdp->declBit(c+48425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_signed", false,-1);
        vcdp->declBus(c+48426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_dprv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_dv", false,-1);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_data", false,-1, 63,0);
        vcdp->declBus(c+69922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+48427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_replay", false,-1);
        vcdp->declBit(c+10510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_has_data", false,-1);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_data_word_bypass", false,-1, 63,0);
        vcdp->declQuad(c+10513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_data_raw", false,-1, 63,0);
        vcdp->declQuad(c+48428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_resp_bits_store_data", false,-1, 63,0);
        vcdp->declBit(c+10515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_replay_next", false,-1);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s2_xcpt_gf_ld", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s2_xcpt_gf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+48430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_ordered", false,-1);
        vcdp->declBit(c+10522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_perf_release", false,-1);
        vcdp->declBit(c+10523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_cpu_perf_grant", false,-1);
    }
}

void VTestHarness::traceInitThis__308(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_req_valid", false,-1);
        vcdp->declBus(c+48432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_status_debug", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_status_sum", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache_io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_reset", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_auto_spad_id_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__309(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_valid", false,-1);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_inst_xd", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_debug", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_cease", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_wfi", false,-1);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_dv", false,-1);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_v", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_sd", false,-1);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_mpv", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_gva", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_mbe", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_sbe", false,-1);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_sd_rv32", false,-1);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_tsr", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_tw", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_tvm", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_mxr", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_sum", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_mprv", false,-1);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_spp", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_mpie", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_ube", false,-1);
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_spie", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_upie", false,-1);
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_mie", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_hie", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_sie", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_cmd_bits_status_uie", false,-1);
        vcdp->declBit(c+10537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_resp_ready", false,-1);
        vcdp->declBit(c+48548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_resp_valid", false,-1);
        vcdp->declBus(c+48549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_resp_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_busy", false,-1);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_interrupt", false,-1);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_3_mask", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__310(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini_io_ptw_0_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_reset", false,-1);
        vcdp->declBit(c+10472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_auto_icache_master_out_a_ready", false,-1);
        vcdp->declBit(c+10473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_auto_icache_master_out_a_valid", false,-1);
        vcdp->declBus(c+48418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_auto_icache_master_out_a_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_auto_icache_master_out_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_auto_icache_master_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_auto_icache_master_out_d_bits_size", false,-1, 3,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_auto_icache_master_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_auto_icache_master_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+48557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_might_request", false,-1);
        vcdp->declBit(c+10541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_req_valid", false,-1);
        vcdp->declQuad(c+10542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_req_bits_pc", false,-1, 39,0);
        vcdp->declBit(c+10544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_req_bits_speculative", false,-1);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+38130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_ready", false,-1);
        vcdp->declBit(c+10546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_valid", false,-1);
        vcdp->declBit(c+10547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_bits_btb_taken", false,-1);
        vcdp->declBit(c+10548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_bits_btb_bridx", false,-1);
        vcdp->declBus(c+10549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+10550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+10551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+10553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_bits_data", false,-1, 31,0);
        vcdp->declBit(c+10554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_bits_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+10555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+10556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_resp_bits_replay", false,-1);
        vcdp->declBit(c+10557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_btb_update_valid", false,-1);
        vcdp->declBus(c+48562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_btb_update_bits_prediction_entry", false,-1, 4,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_btb_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_btb_update_bits_isValid", false,-1);
        vcdp->declQuad(c+10560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_btb_update_bits_br_pc", false,-1, 38,0);
        vcdp->declBus(c+48564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_btb_update_bits_cfiType", false,-1, 1,0);
        vcdp->declBit(c+10562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_bht_update_valid", false,-1);
        vcdp->declBus(c+48565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_bht_update_bits_prediction_history", false,-1, 7,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_bht_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_bht_update_bits_branch", false,-1);
        vcdp->declBit(c+48567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_bht_update_bits_taken", false,-1);
        vcdp->declBit(c+10563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_bht_update_bits_mispredict", false,-1);
        vcdp->declBit(c+10564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_flush_icache", false,-1);
        vcdp->declQuad(c+10565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_cpu_npc", false,-1, 39,0);
        vcdp->declBit(c+10567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_req_valid", false,-1);
        vcdp->declBit(c+48569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_req_bits_valid", false,-1);
        vcdp->declBus(c+48570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_1_cfg_l", false,-1);
    }
}

void VTestHarness::traceInitThis__311(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend_io_ptw_customCSRs_csrs_0_value", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_reset", false,-1);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_inst", false,-1, 31,0);
        vcdp->declQuad(c+10570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_fromint_data", false,-1, 63,0);
        vcdp->declBus(c+48576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_fcsr_rm", false,-1, 2,0);
        vcdp->declBit(c+10572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_fcsr_flags_valid", false,-1);
        vcdp->declBus(c+10573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_fcsr_flags_bits", false,-1, 4,0);
        vcdp->declQuad(c+10574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_store_data", false,-1, 63,0);
        vcdp->declQuad(c+10576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_toint_data", false,-1, 63,0);
        vcdp->declBit(c+10578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_dmem_resp_val", false,-1);
        vcdp->declBus(c+48577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_dmem_resp_type", false,-1, 2,0);
        vcdp->declBus(c+48578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_dmem_resp_tag", false,-1, 4,0);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_dmem_resp_data", false,-1, 63,0);
        vcdp->declBit(c+39041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_valid", false,-1);
        vcdp->declBit(c+10579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_fcsr_rdy", false,-1);
        vcdp->declBit(c+10580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_nack_mem", false,-1);
        vcdp->declBit(c+10581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_illegal_rm", false,-1);
        vcdp->declBit(c+10582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_killx", false,-1);
        vcdp->declBit(c+10583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_killm", false,-1);
        vcdp->declBit(c+10584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_dec_wen", false,-1);
        vcdp->declBit(c+10585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_dec_ren1", false,-1);
        vcdp->declBit(c+10586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_dec_ren2", false,-1);
        vcdp->declBit(c+10587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_dec_ren3", false,-1);
        vcdp->declBit(c+48579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_sboard_set", false,-1);
        vcdp->declBit(c+10588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_sboard_clr", false,-1);
        vcdp->declBus(c+10589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt_io_sboard_clra", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_clock", false,-1);
        vcdp->declBit(c+10493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_0_req_ready", false,-1);
        vcdp->declBit(c+10502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_0_req_valid", false,-1);
        vcdp->declQuad(c+10590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_0_req_bits_addr", false,-1, 39,0);
        vcdp->declBit(c+10592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_0_s1_kill", false,-1);
        vcdp->declBit(c+10593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_0_s2_nack", false,-1);
        vcdp->declBit(c+10594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_0_resp_valid", false,-1);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_0_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_0_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_req_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_req_valid", false,-1);
        vcdp->declBit(c+10597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_s2_nack", false,-1);
        vcdp->declBit(c+10598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_resp_bits_tag", false,-1, 7,0);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_1_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+10599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_req_ready", false,-1);
        vcdp->declBit(c+10600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_req_valid", false,-1);
        vcdp->declQuad(c+10601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_req_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_req_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+48583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_req_bits_size", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__312(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_req_bits_signed", false,-1);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_req_bits_dprv", false,-1, 1,0);
        vcdp->declBit(c+10604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_s1_kill", false,-1);
        vcdp->declQuad(c+10605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_s1_data_data", false,-1, 63,0);
        vcdp->declBit(c+10607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_s2_nack", false,-1);
        vcdp->declBit(c+10608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_resp_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_resp_bits_size", false,-1, 1,0);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_resp_bits_replay", false,-1);
        vcdp->declBit(c+10510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_resp_bits_has_data", false,-1);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_resp_bits_data_word_bypass", false,-1, 63,0);
        vcdp->declBit(c+10515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_replay_next", false,-1);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+48430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_ordered", false,-1);
        vcdp->declBit(c+10522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_perf_release", false,-1);
        vcdp->declBit(c+10523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_requestor_2_perf_grant", false,-1);
        vcdp->declBit(c+10493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_req_ready", false,-1);
        vcdp->declBit(c+10494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_req_valid", false,-1);
        vcdp->declQuad(c+10495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_req_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_req_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+10498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+10499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_req_bits_size", false,-1, 1,0);
        vcdp->declBit(c+10500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_req_bits_signed", false,-1);
        vcdp->declBus(c+10501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_req_bits_dprv", false,-1, 1,0);
        vcdp->declBit(c+10502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_req_bits_phys", false,-1);
        vcdp->declBit(c+10503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_s1_kill", false,-1);
        vcdp->declQuad(c+10504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_s1_data_data", false,-1, 63,0);
        vcdp->declBit(c+10506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_s2_nack", false,-1);
        vcdp->declBit(c+10507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_resp_valid", false,-1);
        vcdp->declBus(c+48422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_resp_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_resp_bits_size", false,-1, 1,0);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_resp_bits_replay", false,-1);
        vcdp->declBit(c+10510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_resp_bits_has_data", false,-1);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_resp_bits_data_word_bypass", false,-1, 63,0);
        vcdp->declBit(c+10515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_replay_next", false,-1);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+48430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_ordered", false,-1);
        vcdp->declBit(c+10522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_perf_release", false,-1);
        vcdp->declBit(c+10523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb_io_mem_perf_grant", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_reset", false,-1);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_4_cfg_l", false,-1);
    }
}

void VTestHarness::traceInitThis__313(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_0_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+10524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_req_ready", false,-1);
        vcdp->declBit(c+48431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_req_valid", false,-1);
        vcdp->declBus(c+48432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_status_debug", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_status_sum", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_7_cfg_x", false,-1);
    }
}

void VTestHarness::traceInitThis__314(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_1_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+10567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_req_ready", false,-1);
        vcdp->declBit(c+48568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_req_valid", false,-1);
        vcdp->declBit(c+48569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_req_bits_valid", false,-1);
        vcdp->declBus(c+48570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_pmp_7_mask", false,-1, 31,0);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_requestor_2_customCSRs_csrs_0_value", false,-1, 63,0);
        vcdp->declBit(c+10493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_mem_req_ready", false,-1);
        vcdp->declBit(c+10502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_mem_req_valid", false,-1);
        vcdp->declQuad(c+10590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_mem_req_bits_addr", false,-1, 39,0);
        vcdp->declBit(c+10592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_mem_s1_kill", false,-1);
        vcdp->declBit(c+10593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_mem_s2_nack", false,-1);
        vcdp->declBit(c+10594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_mem_resp_valid", false,-1);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_mem_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_mem_s2_xcpt_ae_ld", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_ptbr_mode", false,-1, 3,0);
        vcdp->declQuad(c+48585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_ptbr_ppn", false,-1, 43,0);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_status_sum", false,-1);
    }
}

void VTestHarness::traceInitThis__315(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+10609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_perf_l2hit", false,-1);
        vcdp->declBit(c+10610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_perf_pte_miss", false,-1);
        vcdp->declBit(c+10611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_perf_pte_hit", false,-1);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw_io_dpath_customCSRs_csrs_0_value", false,-1, 63,0);
        vcdp->declBit(c+10612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_ready", false,-1);
        vcdp->declBit(c+10613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_valid", false,-1);
        vcdp->declBus(c+48587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_out_ready", false,-1);
        vcdp->declBit(c+10613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_out_valid", false,-1);
        vcdp->declBus(c+48587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_out_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_reset", false,-1);
        vcdp->declBit(c+10614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_ready", false,-1);
        vcdp->declBit(c+10615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_valid", false,-1);
        vcdp->declBus(c+48590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_inst_xd", false,-1);
        vcdp->declBit(c+48594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+48597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_debug", false,-1);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_cease", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_wfi", false,-1);
        vcdp->declBus(c+48603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_dprv", false,-1, 1,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_sd", false,-1);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_gva", false,-1);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_tsr", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_tw", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_tvm", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_sum", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_mprv", false,-1);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_mpp", false,-1, 1,0);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_spp", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_mpie", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_spie", false,-1);
    }
}

void VTestHarness::traceInitThis__316(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_mie", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_in_bits_status_sie", false,-1);
        vcdp->declBit(c+10534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_ready", false,-1);
        vcdp->declBit(c+10535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_valid", false,-1);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_inst_xd", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_debug", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_cease", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_wfi", false,-1);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_dv", false,-1);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_v", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_sd", false,-1);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_mpv", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_gva", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_mbe", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_sbe", false,-1);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_sd_rv32", false,-1);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_tsr", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_tw", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_tvm", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_mxr", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_sum", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_mprv", false,-1);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_spp", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_mpie", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_ube", false,-1);
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_spie", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_upie", false,-1);
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_mie", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_hie", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_sie", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_out_0_bits_status_uie", false,-1);
        vcdp->declBit(c+10616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter_io_busy", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_reset", false,-1);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_req_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_req_valid", false,-1);
        vcdp->declBus(c+69922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_req_bits_tag", false,-1, 7,0);
        vcdp->declBit(c+10597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_s2_nack", false,-1);
        vcdp->declBit(c+10598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_resp_bits_tag", false,-1, 7,0);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF_io_cache_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_reset", false,-1);
        vcdp->declBit(c+10537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_io_enq_ready", false,-1);
        vcdp->declBit(c+48548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_io_enq_valid", false,-1);
        vcdp->declBus(c+48549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_io_enq_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_io_deq_ready", false,-1);
        vcdp->declBit(c+10613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_io_deq_valid", false,-1);
        vcdp->declBus(c+48587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_io_deq_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_hartid", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_interrupts_debug", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_interrupts_mtip", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_interrupts_msip", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_interrupts_meip", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_interrupts_seip", false,-1);
        vcdp->declBit(c+48557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_might_request", false,-1);
        vcdp->declBit(c+10541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_req_valid", false,-1);
        vcdp->declQuad(c+10542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_req_bits_pc", false,-1, 39,0);
        vcdp->declBit(c+10544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_req_bits_speculative", false,-1);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+38130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_ready", false,-1);
        vcdp->declBit(c+10546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_valid", false,-1);
        vcdp->declBit(c+10547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_bits_btb_taken", false,-1);
        vcdp->declBit(c+10548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_bits_btb_bridx", false,-1);
        vcdp->declBus(c+10549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+10550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+10551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+10553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_bits_data", false,-1, 31,0);
        vcdp->declBit(c+10554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_bits_xcpt_pf_inst", false,-1);
    }
}

void VTestHarness::traceInitThis__317(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+10556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_resp_bits_replay", false,-1);
        vcdp->declBit(c+10557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_btb_update_valid", false,-1);
        vcdp->declBus(c+48562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_btb_update_bits_prediction_entry", false,-1, 4,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_btb_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_btb_update_bits_isValid", false,-1);
        vcdp->declQuad(c+10560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_btb_update_bits_br_pc", false,-1, 38,0);
        vcdp->declBus(c+48564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_btb_update_bits_cfiType", false,-1, 1,0);
        vcdp->declBit(c+10562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_bht_update_valid", false,-1);
        vcdp->declBus(c+48565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_bht_update_bits_prediction_history", false,-1, 7,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_bht_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_bht_update_bits_branch", false,-1);
        vcdp->declBit(c+48567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_bht_update_bits_taken", false,-1);
        vcdp->declBit(c+10563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_bht_update_bits_mispredict", false,-1);
        vcdp->declBit(c+10564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_imem_flush_icache", false,-1);
        vcdp->declBit(c+10599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_req_ready", false,-1);
        vcdp->declBit(c+10600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_req_valid", false,-1);
        vcdp->declQuad(c+10601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_req_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_req_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+48583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_req_bits_size", false,-1, 1,0);
        vcdp->declBit(c+48584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_req_bits_signed", false,-1);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_req_bits_dprv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_req_bits_dv", false,-1);
        vcdp->declBit(c+10604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_s1_kill", false,-1);
        vcdp->declQuad(c+10605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_s1_data_data", false,-1, 63,0);
        vcdp->declBit(c+10607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_s2_nack", false,-1);
        vcdp->declBit(c+10608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_resp_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_resp_bits_size", false,-1, 1,0);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_resp_bits_replay", false,-1);
        vcdp->declBit(c+10510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_resp_bits_has_data", false,-1);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_resp_bits_data_word_bypass", false,-1, 63,0);
        vcdp->declBit(c+10515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_replay_next", false,-1);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+48430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_ordered", false,-1);
        vcdp->declBit(c+10522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_perf_release", false,-1);
        vcdp->declBit(c+10523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_dmem_perf_grant", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declQuad(c+48585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_ptbr_ppn", false,-1, 43,0);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_status_sum", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_6_cfg_r", false,-1);
    }
}

void VTestHarness::traceInitThis__318(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_ptw_customCSRs_csrs_0_value", false,-1, 63,0);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_inst", false,-1, 31,0);
        vcdp->declQuad(c+10570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_fromint_data", false,-1, 63,0);
        vcdp->declBus(c+48576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_fcsr_rm", false,-1, 2,0);
        vcdp->declBit(c+10572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_fcsr_flags_valid", false,-1);
        vcdp->declBus(c+10573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_fcsr_flags_bits", false,-1, 4,0);
        vcdp->declQuad(c+10574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_store_data", false,-1, 63,0);
        vcdp->declQuad(c+10576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_toint_data", false,-1, 63,0);
        vcdp->declBit(c+10578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_dmem_resp_val", false,-1);
        vcdp->declBus(c+48577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_dmem_resp_type", false,-1, 2,0);
        vcdp->declBus(c+48578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_dmem_resp_tag", false,-1, 4,0);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_dmem_resp_data", false,-1, 63,0);
        vcdp->declBit(c+39041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_valid", false,-1);
        vcdp->declBit(c+10579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_fcsr_rdy", false,-1);
        vcdp->declBit(c+10580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_nack_mem", false,-1);
        vcdp->declBit(c+10581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_illegal_rm", false,-1);
        vcdp->declBit(c+10582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_killx", false,-1);
        vcdp->declBit(c+10583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_killm", false,-1);
        vcdp->declBit(c+10584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_dec_wen", false,-1);
        vcdp->declBit(c+10585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_dec_ren1", false,-1);
        vcdp->declBit(c+10586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_dec_ren2", false,-1);
        vcdp->declBit(c+10587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_dec_ren3", false,-1);
        vcdp->declBit(c+48579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_sboard_set", false,-1);
        vcdp->declBit(c+10588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_sboard_clr", false,-1);
        vcdp->declBus(c+10589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_fpu_sboard_clra", false,-1, 4,0);
        vcdp->declBit(c+10614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_ready", false,-1);
        vcdp->declBit(c+10615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_valid", false,-1);
        vcdp->declBus(c+48590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_inst_xd", false,-1);
        vcdp->declBit(c+48594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+48597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_debug", false,-1);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_cease", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_wfi", false,-1);
        vcdp->declBus(c+48603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_dprv", false,-1, 1,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_sd", false,-1);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_gva", false,-1);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_tsr", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_tw", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_tvm", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_sum", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_mprv", false,-1);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_mpp", false,-1, 1,0);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_spp", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_mpie", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_spie", false,-1);
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_mie", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_cmd_bits_status_sie", false,-1);
        vcdp->declBit(c+10612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_resp_ready", false,-1);
        vcdp->declBit(c+10613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_resp_valid", false,-1);
        vcdp->declBus(c+48587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_resp_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_busy", false,-1);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_rocc_interrupt", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core_io_wfi", false,-1);
        vcdp->declBit(c+69559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile bundleOut_0_0_REG", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar reset", false,-1);
        vcdp->declBit(c+10472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_1_a_ready", false,-1);
        vcdp->declBit(c+10473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_1_a_valid", false,-1);
        vcdp->declBus(c+48418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_1_a_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_1_d_bits_size", false,-1, 3,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_a_ready", false,-1);
        vcdp->declBit(c+10476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_a_valid", false,-1);
        vcdp->declBus(c+10477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_a_bits_source", false,-1);
        vcdp->declBus(c+10481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_b_ready", false,-1);
        vcdp->declBit(c+10488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_b_valid", false,-1);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_b_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_b_bits_source", false,-1);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_c_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__319(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_c_bits_size", false,-1, 3,0);
        vcdp->declBit(c+48419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_c_bits_source", false,-1);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_d_ready", false,-1);
        vcdp->declBit(c+10491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_d_bits_source", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_in_0_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_reset", false,-1);
        vcdp->declBit(c+10618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+10476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+10477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_a_bits_source", false,-1);
        vcdp->declBus(c+10481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+10487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_b_ready", false,-1);
        vcdp->declBit(c+10619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_b_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_b_bits_source", false,-1);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_c_bits_size", false,-1, 3,0);
        vcdp->declBit(c+48419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_c_bits_source", false,-1);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+10620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_d_bits_source", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_reset", false,-1);
        vcdp->declBit(c+10621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_a_ready", false,-1);
        vcdp->declBit(c+10473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_a_valid", false,-1);
        vcdp->declBus(c+48418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_a_bits_address", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__320(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar requestBOI_0_0", false,-1);
        vcdp->declBit(c+10624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar requestDOI_0_0", false,-1);
        vcdp->declBit(c+10625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar requestDOI_0_1", false,-1);
        vcdp->declBus(c+10626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar beatsAI_decode", false,-1, 7,0);
        vcdp->declBit(c+10627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar beatsAI_opdata", false,-1);
        vcdp->declBus(c+48616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar beatsLeft", false,-1, 7,0);
        vcdp->declBit(c+48617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar idle", false,-1);
        vcdp->declBit(c+10628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar latch", false,-1);
        vcdp->declBus(c+10629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar readys_valid", false,-1, 1,0);
        vcdp->declBus(c+48618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar readys_mask", false,-1, 1,0);
        vcdp->declBus(c+10630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar readys_filter", false,-1, 3,0);
        vcdp->declBus(c+10631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar readys_unready", false,-1, 3,0);
        vcdp->declBus(c+10632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar readys_readys", false,-1, 1,0);
        vcdp->declBit(c+10633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar readys_0", false,-1);
        vcdp->declBit(c+10634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar readys_1", false,-1);
        vcdp->declBit(c+10635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar earlyWinner_0", false,-1);
        vcdp->declBit(c+10636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar earlyWinner_1", false,-1);
        vcdp->declBit(c+48619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar state_0", false,-1);
        vcdp->declBit(c+10637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar muxStateEarly_0", false,-1);
        vcdp->declBit(c+48620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar state_1", false,-1);
        vcdp->declBit(c+10638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar muxStateEarly_1", false,-1);
        vcdp->declBit(c+10639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar out_2_0_a_earlyValid", false,-1);
        vcdp->declBit(c+10640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar allowed_0", false,-1);
        vcdp->declBit(c+10641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar allowed_1", false,-1);
        vcdp->declBus(c+10642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar in_0_a_bits_source", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor reset", false,-1);
        vcdp->declBit(c+10618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+10476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+10477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_a_bits_source", false,-1);
        vcdp->declBus(c+10481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+10487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_b_ready", false,-1);
        vcdp->declBit(c+10619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_b_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_b_bits_source", false,-1);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_c_bits_size", false,-1, 3,0);
        vcdp->declBit(c+48419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_c_bits_source", false,-1);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+10620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_d_bits_source", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBus(c+98,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+99,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+10643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor source_ok", false,-1);
        vcdp->declBus(c+10644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+10645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor is_aligned", false,-1);
        vcdp->declBus(c+10646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+10647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+10648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_size", false,-1);
        vcdp->declBit(c+10649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_bit", false,-1);
        vcdp->declBit(c+10650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_nbit", false,-1);
        vcdp->declBit(c+10651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc", false,-1);
        vcdp->declBit(c+10652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_1", false,-1);
        vcdp->declBit(c+10653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_size_1", false,-1);
        vcdp->declBit(c+10654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_bit_1", false,-1);
        vcdp->declBit(c+10655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+10656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_2", false,-1);
        vcdp->declBit(c+10657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_2", false,-1);
        vcdp->declBit(c+10658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_3", false,-1);
        vcdp->declBit(c+10659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_3", false,-1);
        vcdp->declBit(c+10660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_4", false,-1);
        vcdp->declBit(c+10661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_4", false,-1);
        vcdp->declBit(c+10662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_5", false,-1);
        vcdp->declBit(c+10663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_5", false,-1);
        vcdp->declBit(c+10664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_size_2", false,-1);
        vcdp->declBit(c+10665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_bit_2", false,-1);
        vcdp->declBit(c+10666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+10667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_6", false,-1);
        vcdp->declBit(c+10668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_6", false,-1);
        vcdp->declBit(c+10669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_7", false,-1);
        vcdp->declBit(c+10670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_7", false,-1);
        vcdp->declBit(c+10671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_8", false,-1);
    }
}

void VTestHarness::traceInitThis__321(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_8", false,-1);
        vcdp->declBit(c+10673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_9", false,-1);
        vcdp->declBit(c+10674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_9", false,-1);
        vcdp->declBit(c+10675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_10", false,-1);
        vcdp->declBit(c+10676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_10", false,-1);
        vcdp->declBit(c+10677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_11", false,-1);
        vcdp->declBit(c+10678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_11", false,-1);
        vcdp->declBit(c+10679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_12", false,-1);
        vcdp->declBit(c+10680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_12", false,-1);
        vcdp->declBit(c+10681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_13", false,-1);
        vcdp->declBit(c+10682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_size_3", false,-1);
        vcdp->declBit(c+10683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_bit_3", false,-1);
        vcdp->declBit(c+10684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_nbit_3", false,-1);
        vcdp->declBit(c+10685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_14", false,-1);
        vcdp->declBit(c+10686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_14", false,-1);
        vcdp->declBit(c+10687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_15", false,-1);
        vcdp->declBit(c+10688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_15", false,-1);
        vcdp->declBit(c+10689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_16", false,-1);
        vcdp->declBit(c+10690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_16", false,-1);
        vcdp->declBit(c+10691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_17", false,-1);
        vcdp->declBit(c+10692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_17", false,-1);
        vcdp->declBit(c+10693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_18", false,-1);
        vcdp->declBit(c+10694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_18", false,-1);
        vcdp->declBit(c+10695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_19", false,-1);
        vcdp->declBit(c+10696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_19", false,-1);
        vcdp->declBit(c+10697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_20", false,-1);
        vcdp->declBit(c+10698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_20", false,-1);
        vcdp->declBit(c+10699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_21", false,-1);
        vcdp->declBit(c+10700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_21", false,-1);
        vcdp->declBit(c+10701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_22", false,-1);
        vcdp->declBit(c+10702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_22", false,-1);
        vcdp->declBit(c+10703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_23", false,-1);
        vcdp->declBit(c+10704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_23", false,-1);
        vcdp->declBit(c+10705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_24", false,-1);
        vcdp->declBit(c+10706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_24", false,-1);
        vcdp->declBit(c+10707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_25", false,-1);
        vcdp->declBit(c+10708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_25", false,-1);
        vcdp->declBit(c+10709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_26", false,-1);
        vcdp->declBit(c+10710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_26", false,-1);
        vcdp->declBit(c+10711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_27", false,-1);
        vcdp->declBit(c+10712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_27", false,-1);
        vcdp->declBit(c+10713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_28", false,-1);
        vcdp->declBit(c+10714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_28", false,-1);
        vcdp->declBit(c+10715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_29", false,-1);
        vcdp->declBit(c+10716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_29", false,-1);
        vcdp->declBus(c+10717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_lo", false,-1, 7,0);
        vcdp->declBus(c+10718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask", false,-1, 15,0);
        vcdp->declBit(c+10719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor source_ok_1", false,-1);
        vcdp->declBit(c+10720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor address_ok", false,-1);
        vcdp->declBus(c+10721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor is_aligned_mask_1", false,-1, 11,0);
        vcdp->declBit(c+10722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor is_aligned_1", false,-1);
        vcdp->declBus(c+10723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_sizeOH_shiftAmount_1", false,-1, 1,0);
        vcdp->declBus(c+10724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_sizeOH_1", false,-1, 3,0);
        vcdp->declBit(c+10725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_size_4", false,-1);
        vcdp->declBit(c+10726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_bit_4", false,-1);
        vcdp->declBit(c+10727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_nbit_4", false,-1);
        vcdp->declBit(c+10728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_30", false,-1);
        vcdp->declBit(c+10729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_31", false,-1);
        vcdp->declBit(c+10730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_size_5", false,-1);
        vcdp->declBit(c+10731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_bit_5", false,-1);
        vcdp->declBit(c+10732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_nbit_5", false,-1);
        vcdp->declBit(c+10733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_32", false,-1);
        vcdp->declBit(c+10734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_32", false,-1);
        vcdp->declBit(c+10735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_33", false,-1);
        vcdp->declBit(c+10736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_33", false,-1);
        vcdp->declBit(c+10737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_34", false,-1);
        vcdp->declBit(c+10738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_34", false,-1);
        vcdp->declBit(c+10739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_35", false,-1);
        vcdp->declBit(c+10740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_35", false,-1);
        vcdp->declBit(c+10741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_size_6", false,-1);
        vcdp->declBit(c+10742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_bit_6", false,-1);
        vcdp->declBit(c+10743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_nbit_6", false,-1);
        vcdp->declBit(c+10744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_36", false,-1);
        vcdp->declBit(c+10745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_36", false,-1);
        vcdp->declBit(c+10746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_37", false,-1);
        vcdp->declBit(c+10747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_37", false,-1);
        vcdp->declBit(c+10748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_38", false,-1);
        vcdp->declBit(c+10749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_38", false,-1);
        vcdp->declBit(c+10750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_39", false,-1);
        vcdp->declBit(c+10751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_39", false,-1);
        vcdp->declBit(c+10752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_40", false,-1);
        vcdp->declBit(c+10753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_40", false,-1);
        vcdp->declBit(c+10754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_41", false,-1);
        vcdp->declBit(c+10755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_41", false,-1);
        vcdp->declBit(c+10756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_42", false,-1);
        vcdp->declBit(c+10757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_42", false,-1);
        vcdp->declBit(c+10758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_43", false,-1);
        vcdp->declBit(c+10759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_43", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_size_7", false,-1);
        vcdp->declBit(c+10760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_bit_7", false,-1);
        vcdp->declBit(c+10761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_nbit_7", false,-1);
        vcdp->declBit(c+10762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_44", false,-1);
        vcdp->declBit(c+10763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_44", false,-1);
        vcdp->declBit(c+10764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_45", false,-1);
        vcdp->declBit(c+10765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_45", false,-1);
        vcdp->declBit(c+10766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_46", false,-1);
        vcdp->declBit(c+10767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_46", false,-1);
        vcdp->declBit(c+10768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_47", false,-1);
        vcdp->declBit(c+10769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_47", false,-1);
        vcdp->declBit(c+10770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_48", false,-1);
    }
}

void VTestHarness::traceInitThis__322(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_48", false,-1);
        vcdp->declBit(c+10772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_49", false,-1);
        vcdp->declBit(c+10773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_49", false,-1);
        vcdp->declBit(c+10774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_50", false,-1);
        vcdp->declBit(c+10775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_50", false,-1);
        vcdp->declBit(c+10776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_51", false,-1);
        vcdp->declBit(c+10777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_51", false,-1);
        vcdp->declBit(c+10778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_52", false,-1);
        vcdp->declBit(c+10779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_52", false,-1);
        vcdp->declBit(c+10780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_53", false,-1);
        vcdp->declBit(c+10781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_53", false,-1);
        vcdp->declBit(c+10782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_54", false,-1);
        vcdp->declBit(c+10783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_54", false,-1);
        vcdp->declBit(c+10784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_55", false,-1);
        vcdp->declBit(c+10785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_55", false,-1);
        vcdp->declBit(c+10786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_56", false,-1);
        vcdp->declBit(c+10787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_56", false,-1);
        vcdp->declBit(c+10788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_57", false,-1);
        vcdp->declBit(c+10789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_57", false,-1);
        vcdp->declBit(c+10790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_58", false,-1);
        vcdp->declBit(c+10791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_58", false,-1);
        vcdp->declBit(c+10792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_eq_59", false,-1);
        vcdp->declBit(c+10793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_acc_59", false,-1);
        vcdp->declBus(c+10794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_lo_1", false,-1, 7,0);
        vcdp->declBus(c+10795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor mask_1", false,-1, 15,0);
        vcdp->declBit(c+48621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor source_ok_2", false,-1);
        vcdp->declBus(c+10796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor is_aligned_mask_2", false,-1, 11,0);
        vcdp->declBit(c+10797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor is_aligned_2", false,-1);
        vcdp->declBit(c+10798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor address_ok_1", false,-1);
        vcdp->declBus(c+10626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+10627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_first_counter", false,-1, 7,0);
        vcdp->declBus(c+48623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+48624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_first", false,-1);
        vcdp->declBus(c+48625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+48626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor param", false,-1, 2,0);
        vcdp->declBus(c+48627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor size", false,-1, 3,0);
        vcdp->declBit(c+48628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor source", false,-1);
        vcdp->declBus(c+48629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor address", false,-1, 31,0);
        vcdp->declBus(c+10799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+10800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_counter", false,-1, 7,0);
        vcdp->declBus(c+48631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+48632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first", false,-1);
        vcdp->declBus(c+48633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+48634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+48635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor size_1", false,-1, 3,0);
        vcdp->declBit(c+48636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor source_1", false,-1);
        vcdp->declBus(c+48637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor sink", false,-1, 3,0);
        vcdp->declBit(c+48638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor denied", false,-1);
        vcdp->declBit(c+10801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor b_first_done", false,-1);
        vcdp->declBus(c+48639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor b_first_counter", false,-1, 7,0);
        vcdp->declBus(c+48640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor b_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+48641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor b_first", false,-1);
        vcdp->declBus(c+48642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor opcode_2", false,-1, 2,0);
        vcdp->declBus(c+48643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor param_2", false,-1, 1,0);
        vcdp->declBus(c+48644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor size_2", false,-1, 3,0);
        vcdp->declBit(c+48645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor source_2", false,-1);
        vcdp->declBus(c+48646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor address_1", false,-1, 31,0);
        vcdp->declBus(c+10802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+10803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_first_counter", false,-1, 7,0);
        vcdp->declBus(c+48648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+48649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_first", false,-1);
        vcdp->declBus(c+48650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor opcode_3", false,-1, 2,0);
        vcdp->declBus(c+48651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor param_3", false,-1, 2,0);
        vcdp->declBus(c+48652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor size_3", false,-1, 3,0);
        vcdp->declBit(c+48653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor source_3", false,-1);
        vcdp->declBus(c+48654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor address_2", false,-1, 31,0);
        vcdp->declBus(c+48655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor inflight", false,-1, 1,0);
        vcdp->declBus(c+48656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor inflight_opcodes", false,-1, 7,0);
        vcdp->declBus(c+48657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor inflight_sizes", false,-1, 15,0);
        vcdp->declBus(c+48658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+48659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+48660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_first_1", false,-1);
        vcdp->declBus(c+48661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+48662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+48663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_1", false,-1);
        vcdp->declBus(c+10804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_set_wo_ready", false,-1, 1,0);
        vcdp->declBus(c+10805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+10806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBus(c+10807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_set", false,-1, 1,0);
        vcdp->declBus(c+10808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_clr_wo_ready", false,-1, 1,0);
        vcdp->declBus(c+10809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_clr", false,-1, 1,0);
        vcdp->declBit(c+10810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+10811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+10812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_size_lookup", false,-1, 7,0);
        vcdp->declBus(c+10813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_opcodes_set", false,-1, 7,0);
        vcdp->declBus(c+10814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_opcodes_clr", false,-1, 7,0);
        vcdp->declBus(c+10815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor a_sizes_set", false,-1, 15,0);
        vcdp->declBus(c+10816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_sizes_clr", false,-1, 15,0);
        vcdp->declBus(c+48664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+48665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor inflight_1", false,-1, 1,0);
        vcdp->declBus(c+48666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor inflight_sizes_1", false,-1, 15,0);
        vcdp->declBus(c+48667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+48668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+48669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_first_1", false,-1);
        vcdp->declBus(c+48670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_counter_2", false,-1, 7,0);
        vcdp->declBus(c+48671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_counter1_2", false,-1, 7,0);
        vcdp->declBit(c+48672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_2", false,-1);
        vcdp->declBus(c+10817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_set_wo_ready", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__323(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+10818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_sizes_set_interm", false,-1, 4,0);
        vcdp->declBus(c+10819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_set", false,-1, 1,0);
        vcdp->declBus(c+10820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_clr_wo_ready_1", false,-1, 1,0);
        vcdp->declBus(c+10821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_clr_1", false,-1, 1,0);
        vcdp->declBit(c+10822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor same_cycle_resp_1", false,-1);
        vcdp->declBus(c+10823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_size_lookup", false,-1, 7,0);
        vcdp->declBus(c+10824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor c_sizes_set", false,-1, 15,0);
        vcdp->declBus(c+10825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_sizes_clr_1", false,-1, 15,0);
        vcdp->declBus(c+48673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor watchdog_1", false,-1, 31,0);
        vcdp->declBus(c+48674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor inflight_2", false,-1, 15,0);
        vcdp->declBus(c+48675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_counter_3", false,-1, 7,0);
        vcdp->declBus(c+48676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_counter1_3", false,-1, 7,0);
        vcdp->declBit(c+48677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_first_3", false,-1);
        vcdp->declBus(c+10826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor d_set", false,-1, 15,0);
        vcdp->declBus(c+10827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor e_clr", false,-1, 15,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+98,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+98,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+99,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+99,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 reset", false,-1);
        vcdp->declBit(c+10621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_a_ready", false,-1);
        vcdp->declBit(c+10473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_a_valid", false,-1);
        vcdp->declBus(c+48418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+48678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 is_aligned", false,-1);
        vcdp->declBit(c+10828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_first_done", false,-1);
        vcdp->declBus(c+48679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_first_counter", false,-1, 7,0);
        vcdp->declBus(c+48680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+48681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_first", false,-1);
        vcdp->declBus(c+48682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 address", false,-1, 31,0);
        vcdp->declBus(c+10799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+10800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_counter", false,-1, 7,0);
        vcdp->declBus(c+48684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+48685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first", false,-1);
        vcdp->declBus(c+48686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 opcode_1", false,-1, 2,0);
        vcdp->declBus(c+48687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 param_1", false,-1, 1,0);
        vcdp->declBus(c+48688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 size_1", false,-1, 3,0);
        vcdp->declBus(c+48689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 sink", false,-1, 3,0);
        vcdp->declBit(c+48690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 denied", false,-1);
        vcdp->declBit(c+48691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 inflight", false,-1);
        vcdp->declBus(c+48692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 inflight_opcodes", false,-1, 3,0);
        vcdp->declBus(c+48693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 inflight_sizes", false,-1, 7,0);
        vcdp->declBus(c+48694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+48695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+48696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_first_1", false,-1);
        vcdp->declBus(c+48697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+48698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+48699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_1", false,-1);
        vcdp->declBus(c+10829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+10830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBus(c+48700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+48701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_size_lookup", false,-1, 7,0);
        vcdp->declBit(c+10831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_set_wo_ready", false,-1);
        vcdp->declBit(c+10832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_clr_wo_ready", false,-1);
        vcdp->declBit(c+10833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_set", false,-1);
        vcdp->declBus(c+10834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_opcodes_set", false,-1, 3,0);
        vcdp->declBus(c+10835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_opcodes_clr", false,-1, 3,0);
        vcdp->declBus(c+10836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 a_sizes_set", false,-1, 7,0);
        vcdp->declBus(c+10837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_sizes_clr", false,-1, 7,0);
        vcdp->declBus(c+48702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 watchdog", false,-1, 31,0);
        vcdp->declBus(c+48703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 inflight_sizes_1", false,-1, 7,0);
        vcdp->declBus(c+48704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_counter_2", false,-1, 7,0);
        vcdp->declBus(c+48705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_counter1_2", false,-1, 7,0);
        vcdp->declBit(c+48706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_first_2", false,-1);
        vcdp->declBus(c+48707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 c_size_lookup", false,-1, 7,0);
        vcdp->declBus(c+10838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 d_sizes_clr_1", false,-1, 7,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile tlMasterXbar monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_in_3_0", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_in_2_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_in_1_0", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_in_1_1", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_in_0_0", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_out_0", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_out_1", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_out_2", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_out_3", false,-1);
    }
}

void VTestHarness::traceInitThis__324(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile intXbar auto_int_out_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile broadcast auto_in", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile broadcast auto_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache reset", false,-1);
        vcdp->declBit(c+10475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_a_ready", false,-1);
        vcdp->declBit(c+10476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_a_valid", false,-1);
        vcdp->declBus(c+10477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_a_bits_source", false,-1);
        vcdp->declBus(c+10481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_b_ready", false,-1);
        vcdp->declBit(c+10488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_b_valid", false,-1);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_b_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_b_bits_source", false,-1);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_c_bits_size", false,-1, 3,0);
        vcdp->declBit(c+48419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_c_bits_source", false,-1);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_d_ready", false,-1);
        vcdp->declBit(c+10491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBit(c+10492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_d_bits_source", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_req_ready", false,-1);
        vcdp->declBit(c+10494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_req_valid", false,-1);
        vcdp->declQuad(c+10495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_req_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_req_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+10498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+10499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_req_bits_size", false,-1, 1,0);
        vcdp->declBit(c+10500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_req_bits_signed", false,-1);
        vcdp->declBus(c+10501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_req_bits_dprv", false,-1, 1,0);
        vcdp->declBit(c+10502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_req_bits_phys", false,-1);
        vcdp->declBit(c+10503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s1_kill", false,-1);
        vcdp->declQuad(c+10504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s1_data_data", false,-1, 63,0);
        vcdp->declBus(c+69922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s1_data_mask", false,-1, 7,0);
        vcdp->declBit(c+10506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_nack", false,-1);
        vcdp->declBit(c+10507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_valid", false,-1);
        vcdp->declQuad(c+48420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_size", false,-1, 1,0);
        vcdp->declBit(c+48425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_signed", false,-1);
        vcdp->declBus(c+48426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_dprv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_dv", false,-1);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_data", false,-1, 63,0);
        vcdp->declBus(c+69922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+48427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_replay", false,-1);
        vcdp->declBit(c+10510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_has_data", false,-1);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_data_word_bypass", false,-1, 63,0);
        vcdp->declQuad(c+10513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_data_raw", false,-1, 63,0);
        vcdp->declQuad(c+48428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_store_data", false,-1, 63,0);
        vcdp->declBit(c+10515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_replay_next", false,-1);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_xcpt_gf_ld", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_xcpt_gf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+48430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_ordered", false,-1);
        vcdp->declBit(c+10522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_perf_release", false,-1);
        vcdp->declBit(c+10523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_perf_grant", false,-1);
        vcdp->declBit(c+10524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_req_valid", false,-1);
        vcdp->declBus(c+48432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_status_debug", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_status_mxr", false,-1);
    }
}

void VTestHarness::traceInitThis__325(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_status_sum", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_reset", false,-1);
        vcdp->declBit(c+48708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_req_ready", false,-1);
        vcdp->declBit(c+10839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_req_valid", false,-1);
        vcdp->declQuad(c+48709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+48711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_req_bits_passthrough", false,-1);
        vcdp->declBus(c+48712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_req_bits_size", false,-1, 1,0);
        vcdp->declBus(c+48713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+48714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_req_bits_prv", false,-1, 1,0);
        vcdp->declBit(c+10840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_resp_miss", false,-1);
        vcdp->declBus(c+10841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+10842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_resp_pf_ld", false,-1);
        vcdp->declBit(c+10843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_resp_pf_st", false,-1);
        vcdp->declBit(c+10844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_resp_ae_ld", false,-1);
        vcdp->declBit(c+10845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_resp_ae_st", false,-1);
        vcdp->declBit(c+10846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_resp_ma_ld", false,-1);
        vcdp->declBit(c+10847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_resp_ma_st", false,-1);
        vcdp->declBit(c+10848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_resp_cacheable", false,-1);
        vcdp->declBit(c+10849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_sfence_valid", false,-1);
        vcdp->declBit(c+48715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+10524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_req_valid", false,-1);
        vcdp->declBus(c+48432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_hr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_hw", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_hx", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_ptbr_mode", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__326(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_status_debug", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_status_sum", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb_io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_reset", false,-1);
        vcdp->declBit(c+48719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_req_ready", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_req_valid", false,-1);
        vcdp->declQuad(c+69923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_req_bits_passthrough", false,-1);
        vcdp->declBus(c+48720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_req_bits_size", false,-1, 1,0);
        vcdp->declBus(c+48721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_req_bits_prv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_resp_miss", false,-1);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+10850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_resp_pf_ld", false,-1);
        vcdp->declBit(c+10851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_resp_pf_st", false,-1);
        vcdp->declBit(c+10852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_resp_ae_ld", false,-1);
        vcdp->declBit(c+10853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_resp_ae_st", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_resp_ma_ld", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_resp_ma_st", false,-1);
        vcdp->declBit(c+102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_resp_cacheable", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_sfence_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+69925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_req_valid", false,-1);
        vcdp->declBus(c+69927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+69928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_hr", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_hw", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_hx", false,-1);
        vcdp->declQuad(c+69929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_level", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__327(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+69915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_status_debug", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_status_mxr", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_status_sum", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker_io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_reset", false,-1);
        vcdp->declBit(c+10854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_increment", false,-1);
        vcdp->declBit(c+48723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_0", false,-1);
        vcdp->declBit(c+48724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_1", false,-1);
        vcdp->declBit(c+48725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_2", false,-1);
        vcdp->declBit(c+48726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_3", false,-1);
        vcdp->declBit(c+48727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_4", false,-1);
        vcdp->declBit(c+48728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_5", false,-1);
        vcdp->declBit(c+48729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_6", false,-1);
        vcdp->declBit(c+48730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_7", false,-1);
        vcdp->declBit(c+48731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_8", false,-1);
        vcdp->declBit(c+48732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_9", false,-1);
        vcdp->declBit(c+48733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_10", false,-1);
        vcdp->declBit(c+48734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_11", false,-1);
        vcdp->declBit(c+48735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_12", false,-1);
        vcdp->declBit(c+48736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_13", false,-1);
        vcdp->declBit(c+48737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_14", false,-1);
        vcdp->declBit(c+48738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng_io_out_15", false,-1);
        vcdp->declBit(c+48739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_0_valid", false,-1);
        vcdp->declQuad(c+10855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_0_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_0_bits_idx", false,-1, 5,0);
        vcdp->declBit(c+10857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_2_valid", false,-1);
        vcdp->declQuad(c+10858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_2_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_2_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+48741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_2_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_2_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_3_valid", false,-1);
        vcdp->declQuad(c+10858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_3_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_3_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+48742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_3_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_3_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_4_ready", false,-1);
        vcdp->declBit(c+10865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_4_valid", false,-1);
        vcdp->declQuad(c+10866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_4_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_4_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+10868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_4_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_4_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_5_ready", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_5_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__328(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+10855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_5_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_5_bits_idx", false,-1, 5,0);
        vcdp->declBit(c+10871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_6_ready", false,-1);
        vcdp->declBit(c+10872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_6_valid", false,-1);
        vcdp->declQuad(c+10873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_6_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_6_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+10868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_6_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_6_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_7_ready", false,-1);
        vcdp->declBit(c+10494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_7_valid", false,-1);
        vcdp->declQuad(c+10495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_7_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_7_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+10868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_7_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_7_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_out_valid", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_out_bits_write", false,-1);
        vcdp->declQuad(c+10880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_out_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_out_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+10883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_out_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_out_bits_data", false,-1, 21,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_clk", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_wmode", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_wdata_0", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_wdata_1", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_wdata_2", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_wdata_3", false,-1, 21,0);
        vcdp->declBus(c+10886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_rdata_0", false,-1, 21,0);
        vcdp->declBus(c+10887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_rdata_1", false,-1, 21,0);
        vcdp->declBus(c+10888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_rdata_2", false,-1, 21,0);
        vcdp->declBus(c+10889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_rdata_3", false,-1, 21,0);
        vcdp->declBit(c+10890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_wmask_0", false,-1);
        vcdp->declBit(c+10891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_wmask_1", false,-1);
        vcdp->declBit(c+10892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_wmask_2", false,-1);
        vcdp->declBit(c+10893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array_RW0_wmask_3", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_clock", false,-1);
        vcdp->declBit(c+10894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_req_valid", false,-1);
        vcdp->declBus(c+10895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_req_bits_write", false,-1);
        vcdp->declArray(c+10897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_req_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+10901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_req_bits_wordMask", false,-1, 1,0);
        vcdp->declBus(c+10902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_req_bits_eccMask", false,-1, 7,0);
        vcdp->declBus(c+10903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_req_bits_way_en", false,-1, 3,0);
        vcdp->declArray(c+10904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_resp_0", false,-1, 127,0);
        vcdp->declArray(c+10908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_resp_1", false,-1, 127,0);
        vcdp->declArray(c+10912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_resp_2", false,-1, 127,0);
        vcdp->declArray(c+10916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data_io_resp_3", false,-1, 127,0);
        vcdp->declBit(c+10920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_valid", false,-1);
        vcdp->declBus(c+10921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+10922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_write", false,-1);
        vcdp->declArray(c+48744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+10923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_wordMask", false,-1, 1,0);
        vcdp->declBus(c+10924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_eccMask", false,-1, 7,0);
        vcdp->declBus(c+48748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_way_en", false,-1, 3,0);
        vcdp->declBit(c+10925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_1_ready", false,-1);
        vcdp->declBit(c+10926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_1_valid", false,-1);
        vcdp->declBus(c+10927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+10928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_1_bits_write", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_1_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+48742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_1_bits_way_en", false,-1, 3,0);
        vcdp->declBit(c+10929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_2_ready", false,-1);
        vcdp->declBit(c+10930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_2_valid", false,-1);
        vcdp->declBus(c+10931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_2_bits_addr", false,-1, 11,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_2_bits_wdata", false,-1, 127,0);
        vcdp->declBit(c+10932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_3_ready", false,-1);
        vcdp->declBit(c+10933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_3_valid", false,-1);
        vcdp->declBus(c+10934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_3_bits_addr", false,-1, 11,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_3_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+10935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_3_bits_wordMask", false,-1, 1,0);
        vcdp->declBit(c+10894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_out_valid", false,-1);
        vcdp->declBus(c+10895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_out_bits_write", false,-1);
        vcdp->declArray(c+10897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_out_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+10901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_out_bits_wordMask", false,-1, 1,0);
        vcdp->declBus(c+10902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_out_bits_eccMask", false,-1, 7,0);
        vcdp->declBus(c+10903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_out_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+48749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu_io_mask", false,-1, 7,0);
        vcdp->declBus(c+48750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu_io_cmd", false,-1, 4,0);
        vcdp->declQuad(c+10936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu_io_lhs", false,-1, 63,0);
        vcdp->declQuad(c+48428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu_io_rhs", false,-1, 63,0);
        vcdp->declQuad(c+10938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu_io_out", false,-1, 63,0);
        vcdp->declBus(c+48751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_lo", false,-1, 7,0);
        vcdp->declBus(c+48752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr", false,-1, 15,0);
        vcdp->declBit(c+10940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_valid_x12", false,-1);
        vcdp->declBit(c+48753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_valid", false,-1);
        vcdp->declBus(c+48754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache blockProbeAfterGrantCount", false,-1, 2,0);
        vcdp->declBus(c+48755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lrscCount", false,-1, 6,0);
        vcdp->declBit(c+48756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lrscValid", false,-1);
        vcdp->declBit(c+10941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache block_probe_for_core_progress", false,-1);
        vcdp->declBit(c+48757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_probe", false,-1);
        vcdp->declBit(c+48758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_probe", false,-1);
        vcdp->declBus(c+48759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache release_state", false,-1, 3,0);
        vcdp->declBit(c+10942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache releaseInFlight", false,-1);
        vcdp->declBit(c+48760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache release_ack_wait", false,-1);
        vcdp->declBus(c+48761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache release_ack_addr", false,-1, 31,0);
        vcdp->declBit(c+10943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache block_probe_for_pending_release_ack", false,-1);
        vcdp->declBit(c+48762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache grantInProgress", false,-1);
        vcdp->declBit(c+10944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache block_probe_for_ordering", false,-1);
        vcdp->declBit(c+48763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid", false,-1);
        vcdp->declBit(c+10945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_out__b_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__329(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_probe_x16", false,-1);
        vcdp->declBus(c+48764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache probe_bits_param", false,-1, 1,0);
        vcdp->declBus(c+48765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache probe_bits_size", false,-1, 3,0);
        vcdp->declBit(c+48419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache probe_bits_source", false,-1);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache probe_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_valid_masked", false,-1);
        vcdp->declBus(c+48766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_probe_state_state", false,-1, 1,0);
        vcdp->declBit(c+10948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_prb_ack_data", false,-1);
        vcdp->declBus(c+48767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache counter_1", false,-1, 7,0);
        vcdp->declBus(c+10949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_out__c_bits_opcode", false,-1, 2,0);
        vcdp->declBit(c+10950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache beats1_opdata_1", false,-1);
        vcdp->declBus(c+10951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_out__c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache beats1_decode_1", false,-1, 7,0);
        vcdp->declBus(c+10953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache beats1_1", false,-1, 7,0);
        vcdp->declBit(c+10954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache c_last", false,-1);
        vcdp->declBit(c+48768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_release_data_valid", false,-1);
        vcdp->declBit(c+48769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache c_first", false,-1);
        vcdp->declBit(c+10955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_out__c_valid", false,-1);
        vcdp->declBit(c+10956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache releaseDone", false,-1);
        vcdp->declBit(c+10957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache probeNack", false,-1);
        vcdp->declBus(c+48721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_req_cmd", false,-1, 4,0);
        vcdp->declBit(c+10958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_read", false,-1);
        vcdp->declBus(c+48423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_req_cmd", false,-1, 4,0);
        vcdp->declBit(c+10959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_write", false,-1);
        vcdp->declBit(c+48770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_held", false,-1);
        vcdp->declBit(c+10960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_valid_likely", false,-1);
        vcdp->declQuad(c+48771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_addr", false,-1, 39,0);
        vcdp->declQuad(c+48773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_req_addr", false,-1, 39,0);
        vcdp->declQuad(c+48773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_vaddr", false,-1, 39,0);
        vcdp->declBit(c+10961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_write", false,-1);
        vcdp->declBus(c+48749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_mask", false,-1, 7,0);
        vcdp->declBus(c+48720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_req_size", false,-1, 1,0);
        vcdp->declBit(c+48775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_mask_xwr_upper", false,-1);
        vcdp->declBit(c+48776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_mask_xwr_lower", false,-1);
        vcdp->declBus(c+10962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_mask_xwr_upper_1", false,-1, 1,0);
        vcdp->declBus(c+10963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_mask_xwr_lower_1", false,-1, 1,0);
        vcdp->declBus(c+10964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_mask_xwr_upper_2", false,-1, 3,0);
        vcdp->declBus(c+10965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_mask_xwr_lower_2", false,-1, 3,0);
        vcdp->declBus(c+10966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_mask_xwr", false,-1, 7,0);
        vcdp->declBit(c+48777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_valid", false,-1);
        vcdp->declQuad(c+48778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_addr", false,-1, 39,0);
        vcdp->declBus(c+48780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache mask_1", false,-1, 7,0);
        vcdp->declBit(c+10967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_hazard", false,-1);
        vcdp->declBit(c+10968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_raw_hazard", false,-1);
        vcdp->declBit(c+10969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid_no_xcpt", false,-1);
        vcdp->declBit(c+48781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_not_nacked_in_s1", false,-1);
        vcdp->declBit(c+10970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid_masked", false,-1);
        vcdp->declBus(c+48782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_hit_state_state", false,-1, 1,0);
        vcdp->declBit(c+10971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_hit", false,-1);
        vcdp->declBit(c+10972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid_hit_maybe_flush_pre_data_ecc_and_waw", false,-1);
        vcdp->declBit(c+10973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_read", false,-1);
        vcdp->declBit(c+10974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_readwrite", false,-1);
        vcdp->declBit(c+10975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid_hit_pre_data_ecc_and_waw", false,-1);
        vcdp->declBus(c+10976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_grow_param", false,-1, 1,0);
        vcdp->declBit(c+10977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_update_meta", false,-1);
        vcdp->declBit(c+10978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_readwrite", false,-1);
        vcdp->declBit(c+48783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_flush_line", false,-1);
        vcdp->declBit(c+10979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_cmd_uses_tlb", false,-1);
        vcdp->declBit(c+10980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_nack", false,-1);
        vcdp->declBit(c+10981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_valid_not_nacked", false,-1);
        vcdp->declBit(c+10982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s0_clk_en", false,-1);
        vcdp->declQuad(c+10983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s0_req_addr", false,-1, 39,0);
        vcdp->declBit(c+10985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s0_req_phys", false,-1);
        vcdp->declBus(c+48784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_req_tag", false,-1, 7,0);
        vcdp->declBit(c+48785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_req_signed", false,-1);
        vcdp->declBus(c+48786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_req_dprv", false,-1, 1,0);
        vcdp->declQuad(c+48709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+48711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_tlb_req_passthrough", false,-1);
        vcdp->declBus(c+48712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_tlb_req_size", false,-1, 1,0);
        vcdp->declBus(c+48713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_tlb_req_cmd", false,-1, 4,0);
        vcdp->declBus(c+48714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_tlb_req_prv", false,-1, 1,0);
        vcdp->declBit(c+10986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_sfence", false,-1);
        vcdp->declBit(c+48787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_flush_valid", false,-1);
        vcdp->declBit(c+48788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache cached_grant_wait", false,-1);
        vcdp->declBit(c+48739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache resetting", false,-1);
        vcdp->declBus(c+48789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache flushCounter", false,-1, 7,0);
        vcdp->declBus(c+48742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache refill_way", false,-1, 3,0);
        vcdp->declBit(c+10987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache inWriteback", false,-1);
        vcdp->declBit(c+48790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache uncachedInFlight_0", false,-1);
        vcdp->declQuad(c+48791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache uncachedReqs_0_addr", false,-1, 39,0);
        vcdp->declBus(c+48793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache uncachedReqs_0_tag", false,-1, 7,0);
        vcdp->declBus(c+48794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache uncachedReqs_0_size", false,-1, 1,0);
        vcdp->declBit(c+48795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache uncachedReqs_0_signed", false,-1);
        vcdp->declBit(c+10988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s0_read", false,-1);
        vcdp->declBit(c+10989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache res", false,-1);
        vcdp->declBit(c+10990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache upper", false,-1);
        vcdp->declBit(c+10991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lower", false,-1);
        vcdp->declBit(c+48796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_did_read", false,-1);
        vcdp->declBus(c+48797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_read_mask", false,-1, 1,0);
        vcdp->declBus(c+10992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_paddr", false,-1, 31,0);
        vcdp->declBus(c+10993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_uncorrected_0_tag", false,-1, 19,0);
        vcdp->declBus(c+10994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_uncorrected_0_coh_state", false,-1, 1,0);
        vcdp->declBus(c+10995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_uncorrected_1_tag", false,-1, 19,0);
        vcdp->declBus(c+10996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_uncorrected_1_coh_state", false,-1, 1,0);
        vcdp->declBus(c+10997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_uncorrected_2_tag", false,-1, 19,0);
        vcdp->declBus(c+10998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_uncorrected_2_coh_state", false,-1, 1,0);
        vcdp->declBus(c+10999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_uncorrected_3_tag", false,-1, 19,0);
        vcdp->declBus(c+11000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_uncorrected_3_coh_state", false,-1, 1,0);
        vcdp->declBus(c+11001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_tag", false,-1, 19,0);
        vcdp->declBus(c+11002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_hit_way", false,-1, 3,0);
        vcdp->declBus(c+11003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_hit_state_state", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__330(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_hit_valid", false,-1);
        vcdp->declBus(c+48799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_hit_way", false,-1, 3,0);
        vcdp->declBus(c+48800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_victim_way_r", false,-1, 1,0);
        vcdp->declBus(c+48801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_victim_way", false,-1, 3,0);
        vcdp->declBus(c+11004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_victim_or_hit_way", false,-1, 3,0);
        vcdp->declBus(c+48802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_probe_way", false,-1, 3,0);
        vcdp->declBus(c+10868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache releaseWay", false,-1, 3,0);
        vcdp->declBus(c+11005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_data_way_x42", false,-1, 3,0);
        vcdp->declQuad(c+11006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_d_data_encoded_lo", false,-1, 63,0);
        vcdp->declQuad(c+11008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_d_data_encoded_hi", false,-1, 63,0);
        vcdp->declBit(c+11010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid_x44", false,-1);
        vcdp->declQuad(c+48803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_req_addr", false,-1, 39,0);
        vcdp->declBus(c+48422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_req_tag", false,-1, 7,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_req_size", false,-1, 1,0);
        vcdp->declBit(c+48425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_req_signed", false,-1);
        vcdp->declBus(c+48426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_req_dprv", false,-1, 1,0);
        vcdp->declBit(c+48805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_cmd_flush_line", false,-1);
        vcdp->declBit(c+48806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_tlb_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+48807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_tlb_xcpt_pf_st", false,-1);
        vcdp->declBit(c+48808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_tlb_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+48809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_tlb_xcpt_ae_st", false,-1);
        vcdp->declBit(c+48810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_tlb_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+48811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_tlb_xcpt_ma_st", false,-1);
        vcdp->declBit(c+48812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_pma_cacheable", false,-1);
        vcdp->declQuad(c+48813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_uncached_resp_addr", false,-1, 39,0);
        vcdp->declQuad(c+48815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_vaddr_r", false,-1, 39,0);
        vcdp->declQuad(c+11011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_vaddr", false,-1, 39,0);
        vcdp->declBit(c+48817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_flush_valid_pre_tag_ecc", false,-1);
        vcdp->declBit(c+11013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_meta_clk_en", false,-1);
        vcdp->declBus(c+48818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_r", false,-1, 21,0);
        vcdp->declBus(c+48819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_0_tag", false,-1, 19,0);
        vcdp->declBus(c+48820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_0_coh_state", false,-1, 1,0);
        vcdp->declBus(c+48821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_r_1", false,-1, 21,0);
        vcdp->declBus(c+48822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_1_tag", false,-1, 19,0);
        vcdp->declBus(c+48823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_1_coh_state", false,-1, 1,0);
        vcdp->declBus(c+48824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_r_2", false,-1, 21,0);
        vcdp->declBus(c+48825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_2_tag", false,-1, 19,0);
        vcdp->declBus(c+48826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_2_coh_state", false,-1, 1,0);
        vcdp->declBus(c+48827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_r_3", false,-1, 21,0);
        vcdp->declBus(c+48828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_3_tag", false,-1, 19,0);
        vcdp->declBus(c+48829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_meta_corrected_3_coh_state", false,-1, 1,0);
        vcdp->declBit(c+11014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache en", false,-1);
        vcdp->declBus(c+11015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache word_en", false,-1, 1,0);
        vcdp->declArray(c+10904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_all_data_ways_0", false,-1, 127,0);
        vcdp->declQuad(c+11016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_0_0", false,-1, 63,0);
        vcdp->declQuad(c+11018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_0_1", false,-1, 63,0);
        vcdp->declArray(c+10908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_all_data_ways_1", false,-1, 127,0);
        vcdp->declQuad(c+11020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_1_0", false,-1, 63,0);
        vcdp->declQuad(c+11022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_1_1", false,-1, 63,0);
        vcdp->declArray(c+10912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_all_data_ways_2", false,-1, 127,0);
        vcdp->declQuad(c+11024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_2_0", false,-1, 63,0);
        vcdp->declQuad(c+11026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_2_1", false,-1, 63,0);
        vcdp->declArray(c+10916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_all_data_ways_3", false,-1, 127,0);
        vcdp->declQuad(c+11028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_3_0", false,-1, 63,0);
        vcdp->declQuad(c+11030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_3_1", false,-1, 63,0);
        vcdp->declQuad(c+11032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_4_0", false,-1, 63,0);
        vcdp->declQuad(c+11034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_way_words_4_1", false,-1, 63,0);
        vcdp->declBit(c+48830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_data_s1_word_en_shiftAmount", false,-1);
        vcdp->declBus(c+11036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_word_en", false,-1, 1,0);
        vcdp->declBit(c+11037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache grantIsUncachedData", false,-1);
        vcdp->declBit(c+48831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache blockUncachedGrant", false,-1);
        vcdp->declBit(c+11038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache grantIsRefill", false,-1);
        vcdp->declBit(c+11039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache grantIsCached", false,-1);
        vcdp->declBus(c+48832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache counter", false,-1, 7,0);
        vcdp->declBit(c+48833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache d_first", false,-1);
        vcdp->declBit(c+11040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache canAcceptCachedGrant", false,-1);
        vcdp->declBit(c+11041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_out__d_ready", false,-1);
        vcdp->declBit(c+11042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache grantIsUncached", false,-1);
        vcdp->declBus(c+11043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_data_way", false,-1, 4,0);
        vcdp->declQuad(c+48834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_data_r", false,-1, 63,0);
        vcdp->declQuad(c+48836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_data_r_1", false,-1, 63,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_data", false,-1, 127,0);
        vcdp->declBit(c+48838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_word_idx", false,-1);
        vcdp->declQuad(c+11044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_data_corrected_lo", false,-1, 63,0);
        vcdp->declQuad(c+11046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_data_corrected_hi", false,-1, 63,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_data_corrected", false,-1, 127,0);
        vcdp->declBit(c+11048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid_flush_line", false,-1);
        vcdp->declBit(c+11049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid_miss", false,-1);
        vcdp->declBit(c+48839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_uncached", false,-1);
        vcdp->declBit(c+11050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid_cached_miss", false,-1);
        vcdp->declBit(c+11051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_want_victimize", false,-1);
        vcdp->declBit(c+11052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_valid_uncached_pending", false,-1);
        vcdp->declBus(c+48840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_victim_way", false,-1, 1,0);
        vcdp->declBus(c+11053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_victim_tag", false,-1, 19,0);
        vcdp->declBus(c+11054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_victim_state_state", false,-1, 1,0);
        vcdp->declBus(c+11055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_report_param", false,-1, 2,0);
        vcdp->declBus(c+11056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache probeNewCoh_state", false,-1, 1,0);
        vcdp->declBit(c+11057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_victim_dirty", false,-1);
        vcdp->declBus(c+11058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_shrink_param", false,-1, 2,0);
        vcdp->declBus(c+11059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache voluntaryNewCoh_state", false,-1, 1,0);
        vcdp->declBit(c+11060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_dont_nack_uncached", false,-1);
        vcdp->declBit(c+11061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_dont_nack_misc", false,-1);
        vcdp->declBus(c+48841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_2_bits_data_meta_tag", false,-1, 19,0);
        vcdp->declBit(c+48842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lrscBackingOff", false,-1);
        vcdp->declQuad(c+48843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lrscAddr", false,-1, 33,0);
        vcdp->declBit(c+48845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lrscAddrMatch", false,-1);
        vcdp->declBit(c+11062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_sc_fail", false,-1);
        vcdp->declBus(c+48750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_cmd", false,-1, 4,0);
        vcdp->declQuad(c+48428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_data", false,-1, 63,0);
        vcdp->declBus(c+48846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_way", false,-1, 3,0);
        vcdp->declBit(c+48847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_rmw_r", false,-1);
    }
}

void VTestHarness::traceInitThis__331(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore_drain_opportunistic", false,-1);
        vcdp->declBit(c+48848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore_drain_on_miss_REG", false,-1);
        vcdp->declBit(c+11064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore_drain_on_miss", false,-1);
        vcdp->declBit(c+11065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_valid", false,-1);
        vcdp->declBit(c+11066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore_drain_structural", false,-1);
        vcdp->declBit(c+11067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore_drain", false,-1);
        vcdp->declBit(c+11068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache advance_pstore1", false,-1);
        vcdp->declBus(c+48849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_way", false,-1, 3,0);
        vcdp->declQuad(c+10938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore1_storegen_data", false,-1, 63,0);
        vcdp->declBus(c+48850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_storegen_data_r", false,-1, 7,0);
        vcdp->declBus(c+48851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_storegen_data_r_1", false,-1, 7,0);
        vcdp->declBus(c+48852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_storegen_data_r_2", false,-1, 7,0);
        vcdp->declBus(c+48853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_storegen_data_r_3", false,-1, 7,0);
        vcdp->declBus(c+48854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_storegen_data_r_4", false,-1, 7,0);
        vcdp->declBus(c+48855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_storegen_data_r_5", false,-1, 7,0);
        vcdp->declBus(c+48856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_storegen_data_r_6", false,-1, 7,0);
        vcdp->declBus(c+48857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_storegen_data_r_7", false,-1, 7,0);
        vcdp->declQuad(c+48858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pstore2_storegen_data", false,-1, 63,0);
        vcdp->declQuad(c+48860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_wdata_lo", false,-1, 63,0);
        vcdp->declQuad(c+48860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_wdata_hi", false,-1, 63,0);
        vcdp->declBit(c+11069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache eccMask", false,-1);
        vcdp->declBus(c+11070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache wordMask", false,-1, 1,0);
        vcdp->declBus(c+11071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_eccMask_lo", false,-1, 3,0);
        vcdp->declBus(c+11072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb_io_in_0_bits_eccMask_hi", false,-1, 3,0);
        vcdp->declBit(c+69932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache a_source", false,-1);
        vcdp->declQuad(c+48862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache acquire_address", false,-1, 39,0);
        vcdp->declArray(c+48864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache a_data", false,-1, 127,0);
        vcdp->declBus(c+48868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache a_mask", false,-1, 22,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+48869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+48870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_size", false,-1);
        vcdp->declBit(c+48871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_nbit", false,-1);
        vcdp->declBit(c+11073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc", false,-1);
        vcdp->declBit(c+11074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_1", false,-1);
        vcdp->declBit(c+48872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_size_1", false,-1);
        vcdp->declBit(c+48873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_bit_1", false,-1);
        vcdp->declBit(c+48874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_nbit_1", false,-1);
        vcdp->declBit(c+11075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_2", false,-1);
        vcdp->declBit(c+11076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_2", false,-1);
        vcdp->declBit(c+11077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_3", false,-1);
        vcdp->declBit(c+11078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_3", false,-1);
        vcdp->declBit(c+11079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_4", false,-1);
        vcdp->declBit(c+11080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_4", false,-1);
        vcdp->declBit(c+11081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_5", false,-1);
        vcdp->declBit(c+11082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_5", false,-1);
        vcdp->declBit(c+48875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_size_2", false,-1);
        vcdp->declBit(c+48876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_bit_2", false,-1);
        vcdp->declBit(c+48877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_nbit_2", false,-1);
        vcdp->declBit(c+11083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_6", false,-1);
        vcdp->declBit(c+11084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_6", false,-1);
        vcdp->declBit(c+11085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_7", false,-1);
        vcdp->declBit(c+11086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_7", false,-1);
        vcdp->declBit(c+11087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_8", false,-1);
        vcdp->declBit(c+11088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_8", false,-1);
        vcdp->declBit(c+11089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_9", false,-1);
        vcdp->declBit(c+11090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_9", false,-1);
        vcdp->declBit(c+11091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_10", false,-1);
        vcdp->declBit(c+11092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_10", false,-1);
        vcdp->declBit(c+11093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_11", false,-1);
        vcdp->declBit(c+11094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_11", false,-1);
        vcdp->declBit(c+11095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_12", false,-1);
        vcdp->declBit(c+11096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_12", false,-1);
        vcdp->declBit(c+11097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_13", false,-1);
        vcdp->declBit(c+11098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_size_3", false,-1);
        vcdp->declBit(c+48878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_bit_3", false,-1);
        vcdp->declBit(c+48879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_nbit_3", false,-1);
        vcdp->declBit(c+11099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_14", false,-1);
        vcdp->declBit(c+11100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_14", false,-1);
        vcdp->declBit(c+11101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_15", false,-1);
        vcdp->declBit(c+11102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_15", false,-1);
        vcdp->declBit(c+11103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_16", false,-1);
        vcdp->declBit(c+11104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_16", false,-1);
        vcdp->declBit(c+11105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_17", false,-1);
        vcdp->declBit(c+11106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_17", false,-1);
        vcdp->declBit(c+11107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_18", false,-1);
        vcdp->declBit(c+11108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_18", false,-1);
        vcdp->declBit(c+11109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_19", false,-1);
        vcdp->declBit(c+11110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_19", false,-1);
        vcdp->declBit(c+11111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_20", false,-1);
        vcdp->declBit(c+11112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_20", false,-1);
        vcdp->declBit(c+11113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_21", false,-1);
        vcdp->declBit(c+11114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_21", false,-1);
        vcdp->declBit(c+11115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_22", false,-1);
        vcdp->declBit(c+11116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_22", false,-1);
        vcdp->declBit(c+11117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_23", false,-1);
        vcdp->declBit(c+11118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_23", false,-1);
        vcdp->declBit(c+11119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_24", false,-1);
        vcdp->declBit(c+11120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_24", false,-1);
        vcdp->declBit(c+11121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_25", false,-1);
        vcdp->declBit(c+11122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_25", false,-1);
        vcdp->declBit(c+11123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_26", false,-1);
        vcdp->declBit(c+11124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_26", false,-1);
        vcdp->declBit(c+11125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_27", false,-1);
        vcdp->declBit(c+11126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_27", false,-1);
        vcdp->declBit(c+11127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_28", false,-1);
        vcdp->declBit(c+11128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_28", false,-1);
        vcdp->declBit(c+11129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_eq_29", false,-1);
        vcdp->declBit(c+11130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_acc_29", false,-1);
        vcdp->declBus(c+11131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_a_mask_lo", false,-1, 7,0);
        vcdp->declBus(c+11132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache get_mask", false,-1, 15,0);
    }
}

void VTestHarness::traceInitThis__332(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache atomics_a_address", false,-1, 31,0);
        vcdp->declBus(c+48881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache atomics_opcode", false,-1, 2,0);
        vcdp->declBus(c+48882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache atomics_param", false,-1, 2,0);
        vcdp->declBus(c+48883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache atomics_size", false,-1, 3,0);
        vcdp->declBit(c+48884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache atomics_source", false,-1);
        vcdp->declBus(c+48885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache atomics_address", false,-1, 31,0);
        vcdp->declBus(c+11133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache atomics_mask", false,-1, 15,0);
        vcdp->declArray(c+48886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache atomics_data", false,-1, 127,0);
        vcdp->declBit(c+11134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_out_a_valid", false,-1);
        vcdp->declBus(c+48890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache putpartial_mask", false,-1, 15,0);
        vcdp->declBus(c+11135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_out_a_bits_a_param", false,-1, 2,0);
        vcdp->declBus(c+48891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_out_a_bits_a_address", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache a_sel", false,-1);
        vcdp->declBus(c+10799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+10800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache beats1_opdata", false,-1);
        vcdp->declBus(c+11136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache beats1", false,-1, 7,0);
        vcdp->declBus(c+48892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache counter1", false,-1, 7,0);
        vcdp->declBit(c+11137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache d_last", false,-1);
        vcdp->declBit(c+11138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache d_done", false,-1);
        vcdp->declBus(c+11139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache count", false,-1, 7,0);
        vcdp->declBus(c+11140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache d_address_inc", false,-1, 11,0);
        vcdp->declBit(c+11141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache grantIsVoluntary", false,-1);
        vcdp->declBit(c+11142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache uncachedRespIdxOH", false,-1);
        vcdp->declBus(c+11143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dontCareBits", false,-1, 31,0);
        vcdp->declBit(c+11144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tl_out__e_valid", false,-1);
        vcdp->declBus(c+11145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_3_bits_data_meta_state", false,-1, 1,0);
        vcdp->declBus(c+48893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache counter1_1", false,-1, 7,0);
        vcdp->declBus(c+11146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache c_count", false,-1, 7,0);
        vcdp->declBit(c+48894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s1_release_data_valid", false,-1);
        vcdp->declBit(c+11147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache releaseRejected", false,-1);
        vcdp->declBus(c+11148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache releaseDataBeat", false,-1, 8,0);
        vcdp->declBit(c+11149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache discard_line", false,-1);
        vcdp->declBus(c+11150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache res_2_address", false,-1, 31,0);
        vcdp->declBus(c+11151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache newCoh_state", false,-1, 1,0);
        vcdp->declBus(c+48895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb_io_in_4_bits_data_meta_tag", false,-1, 19,0);
        vcdp->declBit(c+48896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_s2_xcpt_REG", false,-1);
        vcdp->declBit(c+48427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache doUncachedResp", false,-1);
        vcdp->declQuad(c+11152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache s2_data_word", false,-1, 63,0);
        vcdp->declBus(c+11154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_data_shifted", false,-1, 31,0);
        vcdp->declBus(c+11155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_data_shifted_1", false,-1, 15,0);
        vcdp->declBus(c+11156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_data_shifted_2", false,-1, 7,0);
        vcdp->declBus(c+11157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_resp_bits_data_zeroed_2", false,-1, 7,0);
        vcdp->declBit(c+48897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache REG", false,-1);
        vcdp->declBus(c+48898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache flushCounterNext", false,-1, 8,0);
        vcdp->declBit(c+48899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache flushDone", false,-1);
        vcdp->declBus(c+48900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_perf_release_counter", false,-1, 7,0);
        vcdp->declBus(c+48901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_perf_release_counter1", false,-1, 7,0);
        vcdp->declBit(c+48902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_perf_release_first", false,-1);
        vcdp->declBit(c+11158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache io_cpu_perf_release_last", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb reset", false,-1);
        vcdp->declBit(c+48708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_req_ready", false,-1);
        vcdp->declBit(c+10839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_req_valid", false,-1);
        vcdp->declQuad(c+48709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+48711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_req_bits_passthrough", false,-1);
        vcdp->declBus(c+48712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_req_bits_size", false,-1, 1,0);
        vcdp->declBus(c+48713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+48714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_req_bits_prv", false,-1, 1,0);
        vcdp->declBit(c+10840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_resp_miss", false,-1);
        vcdp->declBus(c+10841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+10842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_resp_pf_ld", false,-1);
        vcdp->declBit(c+10843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_resp_pf_st", false,-1);
        vcdp->declBit(c+10844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_resp_ae_ld", false,-1);
        vcdp->declBit(c+10845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_resp_ae_st", false,-1);
        vcdp->declBit(c+10846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_resp_ma_ld", false,-1);
        vcdp->declBit(c+10847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_resp_ma_st", false,-1);
        vcdp->declBit(c+10848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_resp_cacheable", false,-1);
        vcdp->declBit(c+10849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_sfence_valid", false,-1);
        vcdp->declBit(c+48715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+10524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_req_valid", false,-1);
        vcdp->declBus(c+48432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_hr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_hw", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_hx", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_status_debug", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_status_sum", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_0_cfg_r", false,-1);
    }
}

void VTestHarness::traceInitThis__333(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+48903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_u", false,-1);
        vcdp->declBit(c+48905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_ae_final", false,-1);
        vcdp->declBit(c+48907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_gf", false,-1);
        vcdp->declBit(c+48908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_sw", false,-1);
        vcdp->declBit(c+48909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_sx", false,-1);
        vcdp->declBit(c+48910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_sr", false,-1);
        vcdp->declBit(c+48911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_pw", false,-1);
        vcdp->declBit(c+48912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_px", false,-1);
        vcdp->declBit(c+48913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_pr", false,-1);
        vcdp->declBit(c+48914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_ppp", false,-1);
        vcdp->declBit(c+48915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_pal", false,-1);
        vcdp->declBit(c+48916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_paa", false,-1);
        vcdp->declBit(c+48917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_eff", false,-1);
        vcdp->declBit(c+48918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_x_c", false,-1);
        vcdp->declBus(c+48903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_u", false,-1);
        vcdp->declBit(c+48905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_ae_final", false,-1);
        vcdp->declBit(c+48907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_gf", false,-1);
        vcdp->declBit(c+48908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_sw", false,-1);
        vcdp->declBit(c+48909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_sx", false,-1);
        vcdp->declBit(c+48910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_sr", false,-1);
        vcdp->declBit(c+48911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_pw", false,-1);
        vcdp->declBit(c+48912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_px", false,-1);
        vcdp->declBit(c+48913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_pr", false,-1);
        vcdp->declBit(c+48914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_ppp", false,-1);
        vcdp->declBit(c+48915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_pal", false,-1);
        vcdp->declBit(c+48916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_paa", false,-1);
        vcdp->declBit(c+48917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_eff", false,-1);
        vcdp->declBit(c+48918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier_io_y_c", false,-1);
        vcdp->declBus(c+11159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_2_cfg_x", false,-1);
    }
}

void VTestHarness::traceInitThis__334(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+11160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_addr", false,-1, 31,0);
        vcdp->declBus(c+48712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_size", false,-1, 1,0);
        vcdp->declBit(c+11161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_r", false,-1);
        vcdp->declBit(c+11162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_w", false,-1);
        vcdp->declBit(c+11163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp_io_x", false,-1);
        vcdp->declBus(c+11164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_u", false,-1);
        vcdp->declBit(c+11166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_ae_final", false,-1);
        vcdp->declBit(c+11168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_gf", false,-1);
        vcdp->declBit(c+11169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_sw", false,-1);
        vcdp->declBit(c+11170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_sx", false,-1);
        vcdp->declBit(c+11171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_sr", false,-1);
        vcdp->declBit(c+11172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_pw", false,-1);
        vcdp->declBit(c+11173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_px", false,-1);
        vcdp->declBit(c+11174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_pr", false,-1);
        vcdp->declBit(c+11175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_ppp", false,-1);
        vcdp->declBit(c+11176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_pal", false,-1);
        vcdp->declBit(c+11177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_paa", false,-1);
        vcdp->declBit(c+11178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_eff", false,-1);
        vcdp->declBit(c+11179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_x_c", false,-1);
        vcdp->declBus(c+11164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_u", false,-1);
        vcdp->declBit(c+11166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_ae_final", false,-1);
        vcdp->declBit(c+11168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_gf", false,-1);
        vcdp->declBit(c+11169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_sw", false,-1);
        vcdp->declBit(c+11170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_sx", false,-1);
        vcdp->declBit(c+11171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_sr", false,-1);
        vcdp->declBit(c+11172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_pw", false,-1);
        vcdp->declBit(c+11173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_px", false,-1);
        vcdp->declBit(c+11174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_pr", false,-1);
        vcdp->declBit(c+11175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_ppp", false,-1);
        vcdp->declBit(c+11176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_pal", false,-1);
        vcdp->declBit(c+11177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_paa", false,-1);
        vcdp->declBit(c+11178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_eff", false,-1);
        vcdp->declBit(c+11179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_io_y_c", false,-1);
        vcdp->declBus(c+11180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_u", false,-1);
        vcdp->declBit(c+11182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_ae_final", false,-1);
        vcdp->declBit(c+11184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_gf", false,-1);
        vcdp->declBit(c+11185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_sw", false,-1);
        vcdp->declBit(c+11186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_sx", false,-1);
        vcdp->declBit(c+11187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_sr", false,-1);
        vcdp->declBit(c+11188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_pw", false,-1);
        vcdp->declBit(c+11189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_px", false,-1);
        vcdp->declBit(c+11190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_pr", false,-1);
        vcdp->declBit(c+11191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_ppp", false,-1);
        vcdp->declBit(c+11192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_pal", false,-1);
        vcdp->declBit(c+11193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_paa", false,-1);
        vcdp->declBit(c+11194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_eff", false,-1);
        vcdp->declBit(c+11195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_x_c", false,-1);
        vcdp->declBus(c+11180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_u", false,-1);
        vcdp->declBit(c+11182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_ae_final", false,-1);
        vcdp->declBit(c+11184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_gf", false,-1);
        vcdp->declBit(c+11185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_sw", false,-1);
        vcdp->declBit(c+11186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_sx", false,-1);
        vcdp->declBit(c+11187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_sr", false,-1);
        vcdp->declBit(c+11188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_pw", false,-1);
    }
}

void VTestHarness::traceInitThis__335(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_px", false,-1);
        vcdp->declBit(c+11190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_pr", false,-1);
        vcdp->declBit(c+11191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_ppp", false,-1);
        vcdp->declBit(c+11192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_pal", false,-1);
        vcdp->declBit(c+11193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_paa", false,-1);
        vcdp->declBit(c+11194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_eff", false,-1);
        vcdp->declBit(c+11195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1_io_y_c", false,-1);
        vcdp->declBus(c+11196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_u", false,-1);
        vcdp->declBit(c+11198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_ae_final", false,-1);
        vcdp->declBit(c+11200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_gf", false,-1);
        vcdp->declBit(c+11201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_sw", false,-1);
        vcdp->declBit(c+11202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_sx", false,-1);
        vcdp->declBit(c+11203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_sr", false,-1);
        vcdp->declBit(c+11204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_pw", false,-1);
        vcdp->declBit(c+11205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_px", false,-1);
        vcdp->declBit(c+11206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_pr", false,-1);
        vcdp->declBit(c+11207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_ppp", false,-1);
        vcdp->declBit(c+11208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_pal", false,-1);
        vcdp->declBit(c+11209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_paa", false,-1);
        vcdp->declBit(c+11210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_eff", false,-1);
        vcdp->declBit(c+11211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_x_c", false,-1);
        vcdp->declBus(c+11196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_u", false,-1);
        vcdp->declBit(c+11198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_ae_final", false,-1);
        vcdp->declBit(c+11200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_gf", false,-1);
        vcdp->declBit(c+11201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_sw", false,-1);
        vcdp->declBit(c+11202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_sx", false,-1);
        vcdp->declBit(c+11203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_sr", false,-1);
        vcdp->declBit(c+11204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_pw", false,-1);
        vcdp->declBit(c+11205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_px", false,-1);
        vcdp->declBit(c+11206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_pr", false,-1);
        vcdp->declBit(c+11207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_ppp", false,-1);
        vcdp->declBit(c+11208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_pal", false,-1);
        vcdp->declBit(c+11209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_paa", false,-1);
        vcdp->declBit(c+11210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_eff", false,-1);
        vcdp->declBit(c+11211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2_io_y_c", false,-1);
        vcdp->declBus(c+11212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_u", false,-1);
        vcdp->declBit(c+11214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_ae_final", false,-1);
        vcdp->declBit(c+11216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_gf", false,-1);
        vcdp->declBit(c+11217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_sw", false,-1);
        vcdp->declBit(c+11218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_sx", false,-1);
        vcdp->declBit(c+11219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_sr", false,-1);
        vcdp->declBit(c+11220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_pw", false,-1);
        vcdp->declBit(c+11221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_px", false,-1);
        vcdp->declBit(c+11222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_pr", false,-1);
        vcdp->declBit(c+11223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_ppp", false,-1);
        vcdp->declBit(c+11224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_pal", false,-1);
        vcdp->declBit(c+11225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_paa", false,-1);
        vcdp->declBit(c+11226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_eff", false,-1);
        vcdp->declBit(c+11227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_x_c", false,-1);
        vcdp->declBus(c+11212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_u", false,-1);
        vcdp->declBit(c+11214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_ae_final", false,-1);
        vcdp->declBit(c+11216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_gf", false,-1);
        vcdp->declBit(c+11217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_sw", false,-1);
        vcdp->declBit(c+11218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_sx", false,-1);
        vcdp->declBit(c+11219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_sr", false,-1);
        vcdp->declBit(c+11220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_pw", false,-1);
        vcdp->declBit(c+11221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_px", false,-1);
        vcdp->declBit(c+11222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_pr", false,-1);
        vcdp->declBit(c+11223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_ppp", false,-1);
        vcdp->declBit(c+11224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_pal", false,-1);
        vcdp->declBit(c+11225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_paa", false,-1);
        vcdp->declBit(c+11226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_eff", false,-1);
        vcdp->declBit(c+11227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3_io_y_c", false,-1);
        vcdp->declBus(c+11228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_u", false,-1);
        vcdp->declBit(c+11230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_ae_final", false,-1);
        vcdp->declBit(c+11232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_gf", false,-1);
        vcdp->declBit(c+11233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_sw", false,-1);
        vcdp->declBit(c+11234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_sx", false,-1);
        vcdp->declBit(c+11235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_sr", false,-1);
        vcdp->declBit(c+11236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_pw", false,-1);
        vcdp->declBit(c+11237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_px", false,-1);
        vcdp->declBit(c+11238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_pr", false,-1);
        vcdp->declBit(c+11239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_ppp", false,-1);
        vcdp->declBit(c+11240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_pal", false,-1);
        vcdp->declBit(c+11241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_paa", false,-1);
        vcdp->declBit(c+11242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_eff", false,-1);
        vcdp->declBit(c+11243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_x_c", false,-1);
        vcdp->declBus(c+11228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_u", false,-1);
        vcdp->declBit(c+11230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_ae_final", false,-1);
        vcdp->declBit(c+11232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_gf", false,-1);
        vcdp->declBit(c+11233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_sw", false,-1);
        vcdp->declBit(c+11234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_sx", false,-1);
        vcdp->declBit(c+11235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_sr", false,-1);
        vcdp->declBit(c+11236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_pw", false,-1);
        vcdp->declBit(c+11237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_px", false,-1);
        vcdp->declBit(c+11238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_pr", false,-1);
        vcdp->declBit(c+11239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_ppp", false,-1);
        vcdp->declBit(c+11240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_pal", false,-1);
        vcdp->declBit(c+11241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_paa", false,-1);
    }
}

void VTestHarness::traceInitThis__336(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_eff", false,-1);
        vcdp->declBit(c+11243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4_io_y_c", false,-1);
        vcdp->declBus(c+11244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_u", false,-1);
        vcdp->declBit(c+11246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_ae_final", false,-1);
        vcdp->declBit(c+11248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_gf", false,-1);
        vcdp->declBit(c+11249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_sw", false,-1);
        vcdp->declBit(c+11250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_sx", false,-1);
        vcdp->declBit(c+11251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_sr", false,-1);
        vcdp->declBit(c+11252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_pw", false,-1);
        vcdp->declBit(c+11253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_px", false,-1);
        vcdp->declBit(c+11254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_pr", false,-1);
        vcdp->declBit(c+11255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_ppp", false,-1);
        vcdp->declBit(c+11256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_pal", false,-1);
        vcdp->declBit(c+11257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_paa", false,-1);
        vcdp->declBit(c+11258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_eff", false,-1);
        vcdp->declBit(c+11259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_x_c", false,-1);
        vcdp->declBus(c+11244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_u", false,-1);
        vcdp->declBit(c+11246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_ae_final", false,-1);
        vcdp->declBit(c+11248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_gf", false,-1);
        vcdp->declBit(c+11249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_sw", false,-1);
        vcdp->declBit(c+11250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_sx", false,-1);
        vcdp->declBit(c+11251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_sr", false,-1);
        vcdp->declBit(c+11252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_pw", false,-1);
        vcdp->declBit(c+11253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_px", false,-1);
        vcdp->declBit(c+11254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_pr", false,-1);
        vcdp->declBit(c+11255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_ppp", false,-1);
        vcdp->declBit(c+11256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_pal", false,-1);
        vcdp->declBit(c+11257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_paa", false,-1);
        vcdp->declBit(c+11258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_eff", false,-1);
        vcdp->declBit(c+11259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5_io_y_c", false,-1);
        vcdp->declBus(c+11260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_u", false,-1);
        vcdp->declBit(c+11262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_ae_final", false,-1);
        vcdp->declBit(c+11264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_gf", false,-1);
        vcdp->declBit(c+11265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_sw", false,-1);
        vcdp->declBit(c+11266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_sx", false,-1);
        vcdp->declBit(c+11267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_sr", false,-1);
        vcdp->declBit(c+11268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_pw", false,-1);
        vcdp->declBit(c+11269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_px", false,-1);
        vcdp->declBit(c+11270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_pr", false,-1);
        vcdp->declBit(c+11271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_ppp", false,-1);
        vcdp->declBit(c+11272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_pal", false,-1);
        vcdp->declBit(c+11273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_paa", false,-1);
        vcdp->declBit(c+11274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_eff", false,-1);
        vcdp->declBit(c+11275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_x_c", false,-1);
        vcdp->declBus(c+11260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_u", false,-1);
        vcdp->declBit(c+11262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_ae_final", false,-1);
        vcdp->declBit(c+11264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_gf", false,-1);
        vcdp->declBit(c+11265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_sw", false,-1);
        vcdp->declBit(c+11266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_sx", false,-1);
        vcdp->declBit(c+11267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_sr", false,-1);
        vcdp->declBit(c+11268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_pw", false,-1);
        vcdp->declBit(c+11269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_px", false,-1);
        vcdp->declBit(c+11270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_pr", false,-1);
        vcdp->declBit(c+11271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_ppp", false,-1);
        vcdp->declBit(c+11272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_pal", false,-1);
        vcdp->declBit(c+11273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_paa", false,-1);
        vcdp->declBit(c+11274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_eff", false,-1);
        vcdp->declBit(c+11275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6_io_y_c", false,-1);
        vcdp->declBus(c+11276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_u", false,-1);
        vcdp->declBit(c+11278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_ae_final", false,-1);
        vcdp->declBit(c+11280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_gf", false,-1);
        vcdp->declBit(c+11281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_sw", false,-1);
        vcdp->declBit(c+11282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_sx", false,-1);
        vcdp->declBit(c+11283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_sr", false,-1);
        vcdp->declBit(c+11284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_pw", false,-1);
        vcdp->declBit(c+11285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_px", false,-1);
        vcdp->declBit(c+11286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_pr", false,-1);
        vcdp->declBit(c+11287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_ppp", false,-1);
        vcdp->declBit(c+11288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_pal", false,-1);
        vcdp->declBit(c+11289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_paa", false,-1);
        vcdp->declBit(c+11290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_eff", false,-1);
        vcdp->declBit(c+11291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_x_c", false,-1);
        vcdp->declBus(c+11276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_u", false,-1);
        vcdp->declBit(c+11278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_ae_final", false,-1);
        vcdp->declBit(c+11280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_gf", false,-1);
        vcdp->declBit(c+11281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_sw", false,-1);
        vcdp->declBit(c+11282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_sx", false,-1);
        vcdp->declBit(c+11283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_sr", false,-1);
        vcdp->declBit(c+11284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_pw", false,-1);
        vcdp->declBit(c+11285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_px", false,-1);
        vcdp->declBit(c+11286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_pr", false,-1);
        vcdp->declBit(c+11287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_ppp", false,-1);
        vcdp->declBit(c+11288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_pal", false,-1);
        vcdp->declBit(c+11289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_paa", false,-1);
        vcdp->declBit(c+11290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_eff", false,-1);
        vcdp->declBit(c+11291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7_io_y_c", false,-1);
        vcdp->declBus(c+48919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_u", false,-1);
        vcdp->declBit(c+48921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_ae_ptw", false,-1);
    }
}

void VTestHarness::traceInitThis__337(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_ae_final", false,-1);
        vcdp->declBit(c+48923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_gf", false,-1);
        vcdp->declBit(c+48924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_sw", false,-1);
        vcdp->declBit(c+48925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_sx", false,-1);
        vcdp->declBit(c+48926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_sr", false,-1);
        vcdp->declBit(c+48927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_pw", false,-1);
        vcdp->declBit(c+48928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_px", false,-1);
        vcdp->declBit(c+48929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_pr", false,-1);
        vcdp->declBit(c+48930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_ppp", false,-1);
        vcdp->declBit(c+48931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_pal", false,-1);
        vcdp->declBit(c+48932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_paa", false,-1);
        vcdp->declBit(c+48933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_eff", false,-1);
        vcdp->declBit(c+48934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_x_c", false,-1);
        vcdp->declBus(c+48919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_u", false,-1);
        vcdp->declBit(c+48921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_ae_final", false,-1);
        vcdp->declBit(c+48923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_gf", false,-1);
        vcdp->declBit(c+48924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_sw", false,-1);
        vcdp->declBit(c+48925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_sx", false,-1);
        vcdp->declBit(c+48926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_sr", false,-1);
        vcdp->declBit(c+48927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_pw", false,-1);
        vcdp->declBit(c+48928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_px", false,-1);
        vcdp->declBit(c+48929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_pr", false,-1);
        vcdp->declBit(c+48930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_ppp", false,-1);
        vcdp->declBit(c+48931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_pal", false,-1);
        vcdp->declBit(c+48932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_paa", false,-1);
        vcdp->declBit(c+48933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_eff", false,-1);
        vcdp->declBit(c+48934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8_io_y_c", false,-1);
        vcdp->declBus(c+48935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_u", false,-1);
        vcdp->declBit(c+48937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_ae_final", false,-1);
        vcdp->declBit(c+48939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_gf", false,-1);
        vcdp->declBit(c+48940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_sw", false,-1);
        vcdp->declBit(c+48941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_sx", false,-1);
        vcdp->declBit(c+48942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_sr", false,-1);
        vcdp->declBit(c+48943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_pw", false,-1);
        vcdp->declBit(c+48944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_px", false,-1);
        vcdp->declBit(c+48945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_pr", false,-1);
        vcdp->declBit(c+48946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_ppp", false,-1);
        vcdp->declBit(c+48947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_pal", false,-1);
        vcdp->declBit(c+48948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_paa", false,-1);
        vcdp->declBit(c+48949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_eff", false,-1);
        vcdp->declBit(c+48950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_x_c", false,-1);
        vcdp->declBus(c+48935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_u", false,-1);
        vcdp->declBit(c+48937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_ae_final", false,-1);
        vcdp->declBit(c+48939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_gf", false,-1);
        vcdp->declBit(c+48940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_sw", false,-1);
        vcdp->declBit(c+48941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_sx", false,-1);
        vcdp->declBit(c+48942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_sr", false,-1);
        vcdp->declBit(c+48943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_pw", false,-1);
        vcdp->declBit(c+48944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_px", false,-1);
        vcdp->declBit(c+48945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_pr", false,-1);
        vcdp->declBit(c+48946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_ppp", false,-1);
        vcdp->declBit(c+48947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_pal", false,-1);
        vcdp->declBit(c+48948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_paa", false,-1);
        vcdp->declBit(c+48949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_eff", false,-1);
        vcdp->declBit(c+48950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9_io_y_c", false,-1);
        vcdp->declBus(c+48951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_u", false,-1);
        vcdp->declBit(c+48953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_ae_final", false,-1);
        vcdp->declBit(c+48955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_gf", false,-1);
        vcdp->declBit(c+48956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_sw", false,-1);
        vcdp->declBit(c+48957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_sx", false,-1);
        vcdp->declBit(c+48958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_sr", false,-1);
        vcdp->declBit(c+48959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_pw", false,-1);
        vcdp->declBit(c+48960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_px", false,-1);
        vcdp->declBit(c+48961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_pr", false,-1);
        vcdp->declBit(c+48962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_ppp", false,-1);
        vcdp->declBit(c+48963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_pal", false,-1);
        vcdp->declBit(c+48964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_paa", false,-1);
        vcdp->declBit(c+48965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_eff", false,-1);
        vcdp->declBit(c+48966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_x_c", false,-1);
        vcdp->declBus(c+48951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_u", false,-1);
        vcdp->declBit(c+48953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_ae_final", false,-1);
        vcdp->declBit(c+48955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_gf", false,-1);
        vcdp->declBit(c+48956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_sw", false,-1);
        vcdp->declBit(c+48957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_sx", false,-1);
        vcdp->declBit(c+48958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_sr", false,-1);
        vcdp->declBit(c+48959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_pw", false,-1);
        vcdp->declBit(c+48960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_px", false,-1);
        vcdp->declBit(c+48961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_pr", false,-1);
        vcdp->declBit(c+48962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_ppp", false,-1);
        vcdp->declBit(c+48963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_pal", false,-1);
        vcdp->declBit(c+48964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_paa", false,-1);
        vcdp->declBit(c+48965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_eff", false,-1);
        vcdp->declBit(c+48966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10_io_y_c", false,-1);
        vcdp->declBus(c+48967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_u", false,-1);
        vcdp->declBit(c+48969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_ae_final", false,-1);
        vcdp->declBit(c+48971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_gf", false,-1);
        vcdp->declBit(c+48972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_sw", false,-1);
        vcdp->declBit(c+48973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_sx", false,-1);
        vcdp->declBit(c+48974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_sr", false,-1);
    }
}

void VTestHarness::traceInitThis__338(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_pw", false,-1);
        vcdp->declBit(c+48976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_px", false,-1);
        vcdp->declBit(c+48977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_pr", false,-1);
        vcdp->declBit(c+48978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_ppp", false,-1);
        vcdp->declBit(c+48979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_pal", false,-1);
        vcdp->declBit(c+48980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_paa", false,-1);
        vcdp->declBit(c+48981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_eff", false,-1);
        vcdp->declBit(c+48982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_x_c", false,-1);
        vcdp->declBus(c+48967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_u", false,-1);
        vcdp->declBit(c+48969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_ae_final", false,-1);
        vcdp->declBit(c+48971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_gf", false,-1);
        vcdp->declBit(c+48972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_sw", false,-1);
        vcdp->declBit(c+48973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_sx", false,-1);
        vcdp->declBit(c+48974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_sr", false,-1);
        vcdp->declBit(c+48975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_pw", false,-1);
        vcdp->declBit(c+48976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_px", false,-1);
        vcdp->declBit(c+48977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_pr", false,-1);
        vcdp->declBit(c+48978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_ppp", false,-1);
        vcdp->declBit(c+48979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_pal", false,-1);
        vcdp->declBit(c+48980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_paa", false,-1);
        vcdp->declBit(c+48981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_eff", false,-1);
        vcdp->declBit(c+48982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11_io_y_c", false,-1);
        vcdp->declBus(c+48903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_u", false,-1);
        vcdp->declBit(c+48905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_ae_final", false,-1);
        vcdp->declBit(c+48907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_gf", false,-1);
        vcdp->declBit(c+48908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_sw", false,-1);
        vcdp->declBit(c+48909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_sx", false,-1);
        vcdp->declBit(c+48910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_sr", false,-1);
        vcdp->declBit(c+48911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_pw", false,-1);
        vcdp->declBit(c+48912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_px", false,-1);
        vcdp->declBit(c+48913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_pr", false,-1);
        vcdp->declBit(c+48914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_ppp", false,-1);
        vcdp->declBit(c+48915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_pal", false,-1);
        vcdp->declBit(c+48916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_paa", false,-1);
        vcdp->declBit(c+48917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_eff", false,-1);
        vcdp->declBit(c+48918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_x_c", false,-1);
        vcdp->declBus(c+48903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_u", false,-1);
        vcdp->declBit(c+48905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_ae_final", false,-1);
        vcdp->declBit(c+48907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_gf", false,-1);
        vcdp->declBit(c+48908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_sw", false,-1);
        vcdp->declBit(c+48909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_sx", false,-1);
        vcdp->declBit(c+48910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_sr", false,-1);
        vcdp->declBit(c+48911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_pw", false,-1);
        vcdp->declBit(c+48912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_px", false,-1);
        vcdp->declBit(c+48913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_pr", false,-1);
        vcdp->declBit(c+48914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_ppp", false,-1);
        vcdp->declBit(c+48915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_pal", false,-1);
        vcdp->declBit(c+48916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_paa", false,-1);
        vcdp->declBit(c+48917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_eff", false,-1);
        vcdp->declBit(c+48918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12_io_y_c", false,-1);
        vcdp->declBus(c+48983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb vpn", false,-1, 26,0);
        vcdp->declBus(c+48984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_0_tag", false,-1, 26,0);
        vcdp->declQuad(c+48985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_0_data_0", false,-1, 40,0);
        vcdp->declQuad(c+48987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_0_data_1", false,-1, 40,0);
        vcdp->declQuad(c+48989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_0_data_2", false,-1, 40,0);
        vcdp->declQuad(c+48991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_0_data_3", false,-1, 40,0);
        vcdp->declBit(c+48993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_0_valid_0", false,-1);
        vcdp->declBit(c+48994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_0_valid_1", false,-1);
        vcdp->declBit(c+48995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_0_valid_2", false,-1);
        vcdp->declBit(c+48996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_0_valid_3", false,-1);
        vcdp->declBus(c+48997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_1_tag", false,-1, 26,0);
        vcdp->declQuad(c+48998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_1_data_0", false,-1, 40,0);
        vcdp->declQuad(c+49000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_1_data_1", false,-1, 40,0);
        vcdp->declQuad(c+49002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_1_data_2", false,-1, 40,0);
        vcdp->declQuad(c+49004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_1_data_3", false,-1, 40,0);
        vcdp->declBit(c+49006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_1_valid_0", false,-1);
        vcdp->declBit(c+49007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_1_valid_1", false,-1);
        vcdp->declBit(c+49008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_1_valid_2", false,-1);
        vcdp->declBit(c+49009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_1_valid_3", false,-1);
        vcdp->declBus(c+49010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_2_tag", false,-1, 26,0);
        vcdp->declQuad(c+49011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_2_data_0", false,-1, 40,0);
        vcdp->declQuad(c+49013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_2_data_1", false,-1, 40,0);
        vcdp->declQuad(c+49015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_2_data_2", false,-1, 40,0);
        vcdp->declQuad(c+49017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_2_data_3", false,-1, 40,0);
        vcdp->declBit(c+49019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_2_valid_0", false,-1);
        vcdp->declBit(c+49020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_2_valid_1", false,-1);
        vcdp->declBit(c+49021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_2_valid_2", false,-1);
        vcdp->declBit(c+49022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_2_valid_3", false,-1);
        vcdp->declBus(c+49023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_3_tag", false,-1, 26,0);
        vcdp->declQuad(c+49024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_3_data_0", false,-1, 40,0);
        vcdp->declQuad(c+49026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_3_data_1", false,-1, 40,0);
        vcdp->declQuad(c+49028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_3_data_2", false,-1, 40,0);
        vcdp->declQuad(c+49030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_3_data_3", false,-1, 40,0);
        vcdp->declBit(c+49032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_3_valid_0", false,-1);
        vcdp->declBit(c+49033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_3_valid_1", false,-1);
        vcdp->declBit(c+49034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_3_valid_2", false,-1);
        vcdp->declBit(c+49035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_3_valid_3", false,-1);
        vcdp->declBus(c+49036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_4_tag", false,-1, 26,0);
        vcdp->declQuad(c+49037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_4_data_0", false,-1, 40,0);
        vcdp->declQuad(c+49039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_4_data_1", false,-1, 40,0);
        vcdp->declQuad(c+49041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_4_data_2", false,-1, 40,0);
        vcdp->declQuad(c+49043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_4_data_3", false,-1, 40,0);
        vcdp->declBit(c+49045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_4_valid_0", false,-1);
        vcdp->declBit(c+49046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_4_valid_1", false,-1);
        vcdp->declBit(c+49047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_4_valid_2", false,-1);
    }
}

void VTestHarness::traceInitThis__339(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_4_valid_3", false,-1);
        vcdp->declBus(c+49049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_5_tag", false,-1, 26,0);
        vcdp->declQuad(c+49050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_5_data_0", false,-1, 40,0);
        vcdp->declQuad(c+49052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_5_data_1", false,-1, 40,0);
        vcdp->declQuad(c+49054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_5_data_2", false,-1, 40,0);
        vcdp->declQuad(c+49056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_5_data_3", false,-1, 40,0);
        vcdp->declBit(c+49058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_5_valid_0", false,-1);
        vcdp->declBit(c+49059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_5_valid_1", false,-1);
        vcdp->declBit(c+49060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_5_valid_2", false,-1);
        vcdp->declBit(c+49061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_5_valid_3", false,-1);
        vcdp->declBus(c+49062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_6_tag", false,-1, 26,0);
        vcdp->declQuad(c+49063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_6_data_0", false,-1, 40,0);
        vcdp->declQuad(c+49065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_6_data_1", false,-1, 40,0);
        vcdp->declQuad(c+49067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_6_data_2", false,-1, 40,0);
        vcdp->declQuad(c+49069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_6_data_3", false,-1, 40,0);
        vcdp->declBit(c+49071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_6_valid_0", false,-1);
        vcdp->declBit(c+49072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_6_valid_1", false,-1);
        vcdp->declBit(c+49073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_6_valid_2", false,-1);
        vcdp->declBit(c+49074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_6_valid_3", false,-1);
        vcdp->declBus(c+49075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_7_tag", false,-1, 26,0);
        vcdp->declQuad(c+49076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_7_data_0", false,-1, 40,0);
        vcdp->declQuad(c+49078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_7_data_1", false,-1, 40,0);
        vcdp->declQuad(c+49080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_7_data_2", false,-1, 40,0);
        vcdp->declQuad(c+49082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_7_data_3", false,-1, 40,0);
        vcdp->declBit(c+49084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_7_valid_0", false,-1);
        vcdp->declBit(c+49085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_7_valid_1", false,-1);
        vcdp->declBit(c+49086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_7_valid_2", false,-1);
        vcdp->declBit(c+49087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sectored_entries_0_7_valid_3", false,-1);
        vcdp->declBus(c+49088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_0_level", false,-1, 1,0);
        vcdp->declBus(c+49089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_0_tag", false,-1, 26,0);
        vcdp->declQuad(c+49090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_0_data_0", false,-1, 40,0);
        vcdp->declBit(c+49092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_0_valid_0", false,-1);
        vcdp->declBus(c+49093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_1_level", false,-1, 1,0);
        vcdp->declBus(c+49094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_1_tag", false,-1, 26,0);
        vcdp->declQuad(c+49095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_1_data_0", false,-1, 40,0);
        vcdp->declBit(c+49097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_1_valid_0", false,-1);
        vcdp->declBus(c+49098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_2_level", false,-1, 1,0);
        vcdp->declBus(c+49099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_2_tag", false,-1, 26,0);
        vcdp->declQuad(c+49100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_2_data_0", false,-1, 40,0);
        vcdp->declBit(c+49102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_2_valid_0", false,-1);
        vcdp->declBus(c+49103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_3_level", false,-1, 1,0);
        vcdp->declBus(c+49104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_3_tag", false,-1, 26,0);
        vcdp->declQuad(c+49105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_3_data_0", false,-1, 40,0);
        vcdp->declBit(c+49107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_entries_3_valid_0", false,-1);
        vcdp->declBus(c+49108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb special_entry_level", false,-1, 1,0);
        vcdp->declBus(c+49109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb special_entry_tag", false,-1, 26,0);
        vcdp->declQuad(c+49110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb special_entry_data_0", false,-1, 40,0);
        vcdp->declBit(c+49112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb special_entry_valid_0", false,-1);
        vcdp->declBus(c+49113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state", false,-1, 1,0);
        vcdp->declBus(c+48432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_refill_tag", false,-1, 26,0);
        vcdp->declBus(c+49114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_superpage_repl_addr", false,-1, 1,0);
        vcdp->declBus(c+49115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_sectored_repl_addr", false,-1, 2,0);
        vcdp->declBit(c+49116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_sectored_hit_valid", false,-1);
        vcdp->declBus(c+49117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_sectored_hit_bits", false,-1, 2,0);
        vcdp->declBit(c+48433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_need_gpa", false,-1);
        vcdp->declBit(c+49118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb priv_s", false,-1);
        vcdp->declBit(c+49119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb priv_uses_vm", false,-1);
        vcdp->declBit(c+49120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb stage1_en", false,-1);
        vcdp->declBit(c+11292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb vm_enabled", false,-1);
        vcdp->declBus(c+49121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb refill_ppn", false,-1, 19,0);
        vcdp->declBit(c+11293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb invalidate_refill", false,-1);
        vcdp->declBus(c+49122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_res", false,-1, 1,0);
        vcdp->declBit(c+49123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_ignore", false,-1);
        vcdp->declBit(c+49124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_ignore_1", false,-1);
        vcdp->declBus(c+11294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn", false,-1, 27,0);
        vcdp->declQuad(c+11295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_physaddr", false,-1, 39,0);
        vcdp->declBus(c+11297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_priv", false,-1, 2,0);
        vcdp->declBit(c+11298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb legal_address", false,-1);
        vcdp->declBit(c+11299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb cacheable", false,-1);
        vcdp->declBit(c+11300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb deny_access_to_debug", false,-1);
        vcdp->declBit(c+11301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb prot_r", false,-1);
        vcdp->declBit(c+11302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb prot_w", false,-1);
        vcdp->declBit(c+11303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb prot_x", false,-1);
        vcdp->declBit(c+11304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb prot_eff", false,-1);
        vcdp->declBit(c+11305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sector_hits_0", false,-1);
        vcdp->declBit(c+11306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sector_hits_1", false,-1);
        vcdp->declBit(c+11307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sector_hits_2", false,-1);
        vcdp->declBit(c+11308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sector_hits_3", false,-1);
        vcdp->declBit(c+11309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sector_hits_4", false,-1);
        vcdp->declBit(c+11310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sector_hits_5", false,-1);
        vcdp->declBit(c+11311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sector_hits_6", false,-1);
        vcdp->declBit(c+11312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb sector_hits_7", false,-1);
        vcdp->declBit(c+49125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_tagMatch", false,-1);
        vcdp->declBit(c+49126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_ignore_1", false,-1);
        vcdp->declBit(c+11313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_0", false,-1);
        vcdp->declBit(c+49127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_tagMatch_1", false,-1);
        vcdp->declBit(c+49128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_ignore_4", false,-1);
        vcdp->declBit(c+11314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_1", false,-1);
        vcdp->declBit(c+49129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_tagMatch_2", false,-1);
        vcdp->declBit(c+49130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_ignore_7", false,-1);
        vcdp->declBit(c+11315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_2", false,-1);
        vcdp->declBit(c+49131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_tagMatch_3", false,-1);
        vcdp->declBit(c+49132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_ignore_10", false,-1);
        vcdp->declBit(c+11316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb superpage_hits_3", false,-1);
        vcdp->declBus(c+49133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_idx", false,-1, 1,0);
        vcdp->declBit(c+49134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_0", false,-1);
        vcdp->declBit(c+49135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_1", false,-1);
        vcdp->declBit(c+49136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_2", false,-1);
        vcdp->declBit(c+49137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_3", false,-1);
        vcdp->declBit(c+11317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_0", false,-1);
        vcdp->declBit(c+49138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_0_1", false,-1);
    }
}

void VTestHarness::traceInitThis__340(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_1_1", false,-1);
        vcdp->declBit(c+49140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_2_1", false,-1);
        vcdp->declBit(c+49141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_3_1", false,-1);
        vcdp->declBit(c+11318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_1", false,-1);
        vcdp->declBit(c+49142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_0_2", false,-1);
        vcdp->declBit(c+49143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_1_2", false,-1);
        vcdp->declBit(c+49144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_2_2", false,-1);
        vcdp->declBit(c+49145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_3_2", false,-1);
        vcdp->declBit(c+11319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_2", false,-1);
        vcdp->declBit(c+49146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_0_3", false,-1);
        vcdp->declBit(c+49147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_1_3", false,-1);
        vcdp->declBit(c+49148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_2_3", false,-1);
        vcdp->declBit(c+49149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_3_3", false,-1);
        vcdp->declBit(c+11320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_3", false,-1);
        vcdp->declBit(c+49150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_0_4", false,-1);
        vcdp->declBit(c+49151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_1_4", false,-1);
        vcdp->declBit(c+49152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_2_4", false,-1);
        vcdp->declBit(c+49153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_3_4", false,-1);
        vcdp->declBit(c+11321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_4", false,-1);
        vcdp->declBit(c+49154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_0_5", false,-1);
        vcdp->declBit(c+49155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_1_5", false,-1);
        vcdp->declBit(c+49156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_2_5", false,-1);
        vcdp->declBit(c+49157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_3_5", false,-1);
        vcdp->declBit(c+11322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_5", false,-1);
        vcdp->declBit(c+49158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_0_6", false,-1);
        vcdp->declBit(c+49159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_1_6", false,-1);
        vcdp->declBit(c+49160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_2_6", false,-1);
        vcdp->declBit(c+49161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_3_6", false,-1);
        vcdp->declBit(c+11323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_6", false,-1);
        vcdp->declBit(c+49162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_0_7", false,-1);
        vcdp->declBit(c+49163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_1_7", false,-1);
        vcdp->declBit(c+49164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_2_7", false,-1);
        vcdp->declBit(c+49165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_virtualMatch_3_7", false,-1);
        vcdp->declBit(c+11324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_7", false,-1);
        vcdp->declBit(c+11325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_8", false,-1);
        vcdp->declBit(c+11326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_9", false,-1);
        vcdp->declBit(c+11327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_10", false,-1);
        vcdp->declBit(c+11328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_11", false,-1);
        vcdp->declBit(c+49166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_tagMatch_4", false,-1);
        vcdp->declBit(c+11329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hitsVec_12", false,-1);
        vcdp->declBus(c+11330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb real_hits_lo", false,-1, 5,0);
        vcdp->declBus(c+11331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb real_hits", false,-1, 12,0);
        vcdp->declBus(c+11332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hits", false,-1, 13,0);
        vcdp->declBit(c+49167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb newEntry_g", false,-1);
        vcdp->declBit(c+11333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb newEntry_sr", false,-1);
        vcdp->declBit(c+11334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb newEntry_sw", false,-1);
        vcdp->declBit(c+11335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb newEntry_sx", false,-1);
        vcdp->declBus(c+11336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb special_entry_data_0_lo_lo", false,-1, 4,0);
        vcdp->declBus(c+11337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb special_entry_data_0_lo", false,-1, 10,0);
        vcdp->declBus(c+11338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb special_entry_data_0_hi_lo", false,-1, 4,0);
        vcdp->declBus(c+11339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb waddr_1", false,-1, 2,0);
        vcdp->declBus(c+49168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb idx", false,-1, 1,0);
        vcdp->declBus(c+49169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ppn_res", false,-1, 1,0);
        vcdp->declBus(c+49170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ppn_res_1", false,-1, 1,0);
        vcdp->declBus(c+49171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ppn_res_2", false,-1, 1,0);
        vcdp->declBus(c+49172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ppn_res_3", false,-1, 1,0);
        vcdp->declBus(c+49122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ppn_res_4", false,-1, 1,0);
        vcdp->declBus(c+11340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ppn", false,-1, 19,0);
        vcdp->declBus(c+11341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ptw_ae_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ptw_ae_array", false,-1, 13,0);
        vcdp->declBus(c+11343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb final_ae_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb final_ae_array", false,-1, 13,0);
        vcdp->declBus(c+11345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ptw_gf_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ptw_gf_array", false,-1, 13,0);
        vcdp->declBus(c+11347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb priv_rw_ok_lo", false,-1, 5,0);
        vcdp->declBus(c+11348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb priv_rw_ok", false,-1, 12,0);
        vcdp->declBus(c+11349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_array_lo_1", false,-1, 5,0);
        vcdp->declBus(c+11351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_array", false,-1, 13,0);
        vcdp->declBus(c+11352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb w_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb w_array", false,-1, 13,0);
        vcdp->declBus(c+11354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pr_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pr_array", false,-1, 13,0);
        vcdp->declBus(c+11356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pw_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pw_array", false,-1, 13,0);
        vcdp->declBus(c+11358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb eff_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb eff_array", false,-1, 13,0);
        vcdp->declBus(c+11360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb c_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb c_array", false,-1, 13,0);
        vcdp->declBus(c+11362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ppp_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ppp_array", false,-1, 13,0);
        vcdp->declBus(c+11364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb paa_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb paa_array", false,-1, 13,0);
        vcdp->declBus(c+11366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pal_array_lo", false,-1, 5,0);
        vcdp->declBus(c+11367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pal_array", false,-1, 13,0);
        vcdp->declBus(c+11368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ppp_array_if_cached", false,-1, 13,0);
        vcdp->declBus(c+11369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb paa_array_if_cached", false,-1, 13,0);
        vcdp->declBus(c+11370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pal_array_if_cached", false,-1, 13,0);
        vcdp->declBit(c+11371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb misaligned", false,-1);
        vcdp->declQuad(c+49173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb bad_va_maskedVAddr", false,-1, 39,0);
        vcdp->declBit(c+11372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb bad_va", false,-1);
        vcdp->declBit(c+49175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb cmd_lrsc", false,-1);
        vcdp->declBit(c+11373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb cmd_amo_logical", false,-1);
        vcdp->declBit(c+11374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb cmd_amo_arithmetic", false,-1);
        vcdp->declBit(c+49176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb cmd_put_partial", false,-1);
        vcdp->declBit(c+11375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb cmd_read", false,-1);
        vcdp->declBit(c+11376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb cmd_write", false,-1);
        vcdp->declBit(c+11377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb cmd_write_perms", false,-1);
        vcdp->declBus(c+11378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ae_array", false,-1, 13,0);
        vcdp->declBus(c+11379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ae_ld_array", false,-1, 13,0);
        vcdp->declBus(c+11380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb ae_st_array", false,-1, 13,0);
    }
}

void VTestHarness::traceInitThis__341(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+11381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pf_ld_array", false,-1, 13,0);
        vcdp->declBus(c+11382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pf_st_array", false,-1, 13,0);
        vcdp->declBit(c+11383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb tlb_hit_if_not_gpa_miss", false,-1);
        vcdp->declBit(c+11384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb tlb_miss", false,-1);
        vcdp->declBus(c+49177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0", false,-1, 6,0);
        vcdp->declBus(c+49178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_reg_1", false,-1, 2,0);
        vcdp->declBus(c+11385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hi_1", false,-1, 3,0);
        vcdp->declBus(c+11386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb lo_1", false,-1, 3,0);
        vcdp->declBus(c+11387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hi_2", false,-1, 1,0);
        vcdp->declBus(c+11388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb lo_2", false,-1, 1,0);
        vcdp->declBus(c+11389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0_touch_way_sized", false,-1, 2,0);
        vcdp->declBit(c+11390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0_set_left_older", false,-1);
        vcdp->declBus(c+49179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0_left_subtree_state", false,-1, 2,0);
        vcdp->declBus(c+49180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0_right_subtree_state", false,-1, 2,0);
        vcdp->declBit(c+11391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0_set_left_older_1", false,-1);
        vcdp->declBit(c+49181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0_left_subtree_state_1", false,-1);
        vcdp->declBit(c+49182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0_right_subtree_state_1", false,-1);
        vcdp->declBit(c+49183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0_left_subtree_state_2", false,-1);
        vcdp->declBit(c+49184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_vec_0_right_subtree_state_2", false,-1);
        vcdp->declBus(c+11392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb hi_4", false,-1, 1,0);
        vcdp->declBus(c+11393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb lo_4", false,-1, 1,0);
        vcdp->declBus(c+11394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_reg_touch_way_sized", false,-1, 1,0);
        vcdp->declBit(c+11395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_reg_set_left_older", false,-1);
        vcdp->declBit(c+49185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_reg_left_subtree_state", false,-1);
        vcdp->declBit(c+49186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb state_reg_right_subtree_state", false,-1);
        vcdp->declBit(c+11396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne", false,-1);
        vcdp->declBit(c+11397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_1", false,-1);
        vcdp->declBit(c+11398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne", false,-1);
        vcdp->declBit(c+11399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_1", false,-1);
        vcdp->declBit(c+11400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightTwo", false,-1);
        vcdp->declBit(c+11401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_2", false,-1);
        vcdp->declBit(c+11402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftTwo", false,-1);
        vcdp->declBit(c+11403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_3", false,-1);
        vcdp->declBit(c+11404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_4", false,-1);
        vcdp->declBit(c+11405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_2", false,-1);
        vcdp->declBit(c+11406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_3", false,-1);
        vcdp->declBit(c+11407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightTwo_1", false,-1);
        vcdp->declBit(c+11408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_4", false,-1);
        vcdp->declBit(c+11409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightTwo_2", false,-1);
        vcdp->declBit(c+11410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_5", false,-1);
        vcdp->declBit(c+11411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftTwo_1", false,-1);
        vcdp->declBit(c+11412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_6", false,-1);
        vcdp->declBit(c+11413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_7", false,-1);
        vcdp->declBit(c+11414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_5", false,-1);
        vcdp->declBit(c+11415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_6", false,-1);
        vcdp->declBit(c+11416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightTwo_3", false,-1);
        vcdp->declBit(c+11417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_8", false,-1);
        vcdp->declBit(c+11418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftTwo_2", false,-1);
        vcdp->declBit(c+11419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_9", false,-1);
        vcdp->declBit(c+11420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_7", false,-1);
        vcdp->declBit(c+11421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_10", false,-1);
        vcdp->declBit(c+11422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftTwo_3", false,-1);
        vcdp->declBit(c+11423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_leftOne_11", false,-1);
        vcdp->declBit(c+11424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_8", false,-1);
        vcdp->declBit(c+11425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_9", false,-1);
        vcdp->declBit(c+11426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightTwo_4", false,-1);
        vcdp->declBit(c+11427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_10", false,-1);
        vcdp->declBit(c+11428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightTwo_5", false,-1);
        vcdp->declBit(c+11429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightOne_11", false,-1);
        vcdp->declBit(c+11430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits_rightTwo_6", false,-1);
        vcdp->declBit(c+11431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb multipleHits", false,-1);
        vcdp->declBit(c+49187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_superpage_repl_addr_left_subtree_older", false,-1);
        vcdp->declBus(c+11432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_superpage_repl_addr_valids", false,-1, 3,0);
        vcdp->declBit(c+49188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_sectored_repl_addr_left_subtree_older", false,-1);
        vcdp->declBit(c+49189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_sectored_repl_addr_left_subtree_older_1", false,-1);
        vcdp->declBit(c+49190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_sectored_repl_addr_left_subtree_older_2", false,-1);
        vcdp->declBus(c+11433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb r_sectored_repl_addr_valids", false,-1, 7,0);
        vcdp->declBus(c+48903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_u", false,-1);
        vcdp->declBit(c+48905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_ae_final", false,-1);
        vcdp->declBit(c+48907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_gf", false,-1);
        vcdp->declBit(c+48908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_sw", false,-1);
        vcdp->declBit(c+48909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_sx", false,-1);
        vcdp->declBit(c+48910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_sr", false,-1);
        vcdp->declBit(c+48911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_pw", false,-1);
        vcdp->declBit(c+48912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_px", false,-1);
        vcdp->declBit(c+48913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_pr", false,-1);
        vcdp->declBit(c+48914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_ppp", false,-1);
        vcdp->declBit(c+48915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_pal", false,-1);
        vcdp->declBit(c+48916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_paa", false,-1);
        vcdp->declBit(c+48917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_eff", false,-1);
        vcdp->declBit(c+48918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_x_c", false,-1);
        vcdp->declBus(c+48903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_u", false,-1);
        vcdp->declBit(c+48905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_ae_final", false,-1);
        vcdp->declBit(c+48907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_gf", false,-1);
        vcdp->declBit(c+48908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_sw", false,-1);
        vcdp->declBit(c+48909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_sx", false,-1);
        vcdp->declBit(c+48910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_sr", false,-1);
        vcdp->declBit(c+48911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_pw", false,-1);
        vcdp->declBit(c+48912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_px", false,-1);
        vcdp->declBit(c+48913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_pr", false,-1);
        vcdp->declBit(c+48914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_ppp", false,-1);
        vcdp->declBit(c+48915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_pal", false,-1);
        vcdp->declBit(c+48916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_paa", false,-1);
        vcdp->declBit(c+48917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_eff", false,-1);
        vcdp->declBit(c+48918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb mpu_ppn_barrier io_y_c", false,-1);
        vcdp->declBus(c+11159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_0_cfg_l", false,-1);
    }
}

void VTestHarness::traceInitThis__342(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+11160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_addr", false,-1, 31,0);
        vcdp->declBus(c+48712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_size", false,-1, 1,0);
        vcdp->declBit(c+11161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_r", false,-1);
        vcdp->declBit(c+11162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_w", false,-1);
        vcdp->declBit(c+11163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp io_x", false,-1);
        vcdp->declBit(c+11434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp default_", false,-1);
        vcdp->declBus(c+11435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMask", false,-1, 31,0);
        vcdp->declBit(c+11436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbMatch", false,-1);
        vcdp->declBit(c+11437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMatch", false,-1);
        vcdp->declBit(c+11438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsLess", false,-1);
        vcdp->declBit(c+11439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsEqual", false,-1);
        vcdp->declBit(c+11440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess", false,-1);
        vcdp->declBit(c+11441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsLess_1", false,-1);
        vcdp->declBit(c+11442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsEqual_1", false,-1);
        vcdp->declBit(c+11443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_1", false,-1);
        vcdp->declBit(c+11444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit", false,-1);
        vcdp->declBit(c+11445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_ignore", false,-1);
        vcdp->declBit(c+11446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesLowerBound", false,-1);
        vcdp->declBit(c+11447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesUpperBound", false,-1);
        vcdp->declBit(c+11448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_rangeAligned", false,-1);
        vcdp->declBit(c+11449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_pow2Aligned", false,-1);
        vcdp->declBit(c+11450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned", false,-1);
        vcdp->declBit(c+11451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_cfg_r", false,-1);
        vcdp->declBit(c+11452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_cfg_w", false,-1);
        vcdp->declBit(c+11453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_cfg_x", false,-1);
        vcdp->declBus(c+11454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMask_1", false,-1, 31,0);
        vcdp->declBit(c+11455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbMatch_1", false,-1);
        vcdp->declBit(c+11456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMatch_1", false,-1);
        vcdp->declBit(c+11457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsLess_2", false,-1);
        vcdp->declBit(c+11458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsEqual_2", false,-1);
        vcdp->declBit(c+11459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_2", false,-1);
        vcdp->declBit(c+11460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_3", false,-1);
        vcdp->declBit(c+11461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_1", false,-1);
        vcdp->declBit(c+11462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_ignore_1", false,-1);
        vcdp->declBit(c+11463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesLowerBound_1", false,-1);
        vcdp->declBit(c+11464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesUpperBound_1", false,-1);
        vcdp->declBit(c+11465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_rangeAligned_1", false,-1);
        vcdp->declBit(c+11466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_pow2Aligned_1", false,-1);
        vcdp->declBit(c+11467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_1", false,-1);
        vcdp->declBit(c+11468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_1_cfg_r", false,-1);
        vcdp->declBit(c+11469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_1_cfg_w", false,-1);
        vcdp->declBit(c+11470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_1_cfg_x", false,-1);
        vcdp->declBus(c+11471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMask_2", false,-1, 31,0);
        vcdp->declBit(c+11472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbMatch_2", false,-1);
        vcdp->declBit(c+11473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMatch_2", false,-1);
        vcdp->declBit(c+11474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsLess_4", false,-1);
    }
}

void VTestHarness::traceInitThis__343(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsEqual_4", false,-1);
        vcdp->declBit(c+11476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_4", false,-1);
        vcdp->declBit(c+11477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_5", false,-1);
        vcdp->declBit(c+11478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_2", false,-1);
        vcdp->declBit(c+11479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_ignore_2", false,-1);
        vcdp->declBit(c+11480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesLowerBound_2", false,-1);
        vcdp->declBit(c+11481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesUpperBound_2", false,-1);
        vcdp->declBit(c+11482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_rangeAligned_2", false,-1);
        vcdp->declBit(c+11483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_pow2Aligned_2", false,-1);
        vcdp->declBit(c+11484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_2", false,-1);
        vcdp->declBit(c+11485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_2_cfg_r", false,-1);
        vcdp->declBit(c+11486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_2_cfg_w", false,-1);
        vcdp->declBit(c+11487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_2_cfg_x", false,-1);
        vcdp->declBus(c+11488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMask_3", false,-1, 31,0);
        vcdp->declBit(c+11489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbMatch_3", false,-1);
        vcdp->declBit(c+11490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMatch_3", false,-1);
        vcdp->declBit(c+11491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsLess_6", false,-1);
        vcdp->declBit(c+11492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsEqual_6", false,-1);
        vcdp->declBit(c+11493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_6", false,-1);
        vcdp->declBit(c+11494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_7", false,-1);
        vcdp->declBit(c+11495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_3", false,-1);
        vcdp->declBit(c+11496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_ignore_3", false,-1);
        vcdp->declBit(c+11497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesLowerBound_3", false,-1);
        vcdp->declBit(c+11498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesUpperBound_3", false,-1);
        vcdp->declBit(c+11499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_rangeAligned_3", false,-1);
        vcdp->declBit(c+11500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_pow2Aligned_3", false,-1);
        vcdp->declBit(c+11501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_3", false,-1);
        vcdp->declBit(c+11502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_3_cfg_r", false,-1);
        vcdp->declBit(c+11503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_3_cfg_w", false,-1);
        vcdp->declBit(c+11504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_3_cfg_x", false,-1);
        vcdp->declBus(c+11505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMask_4", false,-1, 31,0);
        vcdp->declBit(c+11506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbMatch_4", false,-1);
        vcdp->declBit(c+11507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMatch_4", false,-1);
        vcdp->declBit(c+11508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsLess_8", false,-1);
        vcdp->declBit(c+11509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsEqual_8", false,-1);
        vcdp->declBit(c+11510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_8", false,-1);
        vcdp->declBit(c+11511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_9", false,-1);
        vcdp->declBit(c+11512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_4", false,-1);
        vcdp->declBit(c+11513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_ignore_4", false,-1);
        vcdp->declBit(c+11514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesLowerBound_4", false,-1);
        vcdp->declBit(c+11515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesUpperBound_4", false,-1);
        vcdp->declBit(c+11516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_rangeAligned_4", false,-1);
        vcdp->declBit(c+11517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_pow2Aligned_4", false,-1);
        vcdp->declBit(c+11518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_4", false,-1);
        vcdp->declBit(c+11519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_4_cfg_r", false,-1);
        vcdp->declBit(c+11520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_4_cfg_w", false,-1);
        vcdp->declBit(c+11521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_4_cfg_x", false,-1);
        vcdp->declBus(c+11522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMask_5", false,-1, 31,0);
        vcdp->declBit(c+11523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbMatch_5", false,-1);
        vcdp->declBit(c+11524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMatch_5", false,-1);
        vcdp->declBit(c+11525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsLess_10", false,-1);
        vcdp->declBit(c+11526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsEqual_10", false,-1);
        vcdp->declBit(c+11527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_10", false,-1);
        vcdp->declBit(c+11528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_11", false,-1);
        vcdp->declBit(c+11529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_5", false,-1);
        vcdp->declBit(c+11530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_ignore_5", false,-1);
        vcdp->declBit(c+11531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesLowerBound_5", false,-1);
        vcdp->declBit(c+11532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesUpperBound_5", false,-1);
        vcdp->declBit(c+11533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_rangeAligned_5", false,-1);
        vcdp->declBit(c+11534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_pow2Aligned_5", false,-1);
        vcdp->declBit(c+11535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_5", false,-1);
        vcdp->declBit(c+11536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_5_cfg_r", false,-1);
        vcdp->declBit(c+11537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_5_cfg_w", false,-1);
        vcdp->declBit(c+11538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_5_cfg_x", false,-1);
        vcdp->declBus(c+11539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMask_6", false,-1, 31,0);
        vcdp->declBit(c+11540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbMatch_6", false,-1);
        vcdp->declBit(c+11541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMatch_6", false,-1);
        vcdp->declBit(c+11542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsLess_12", false,-1);
        vcdp->declBit(c+11543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbsEqual_12", false,-1);
        vcdp->declBit(c+11544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_12", false,-1);
        vcdp->declBit(c+11545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_13", false,-1);
        vcdp->declBit(c+11546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_6", false,-1);
        vcdp->declBit(c+11547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_ignore_6", false,-1);
        vcdp->declBit(c+11548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesLowerBound_6", false,-1);
        vcdp->declBit(c+11549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesUpperBound_6", false,-1);
        vcdp->declBit(c+11550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_rangeAligned_6", false,-1);
        vcdp->declBit(c+11551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_pow2Aligned_6", false,-1);
        vcdp->declBit(c+11552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_6", false,-1);
        vcdp->declBit(c+11553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_6_cfg_r", false,-1);
        vcdp->declBit(c+11554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_6_cfg_w", false,-1);
        vcdp->declBit(c+11555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_6_cfg_x", false,-1);
        vcdp->declBus(c+11556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMask_7", false,-1, 31,0);
        vcdp->declBit(c+11557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_msbMatch_7", false,-1);
        vcdp->declBit(c+11558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbMatch_7", false,-1);
        vcdp->declBit(c+11559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_lsbsLess_15", false,-1);
        vcdp->declBit(c+11560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_hit_7", false,-1);
        vcdp->declBit(c+11561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_ignore_7", false,-1);
        vcdp->declBit(c+11562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_straddlesUpperBound_7", false,-1);
        vcdp->declBit(c+11563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_rangeAligned_7", false,-1);
        vcdp->declBit(c+11564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_pow2Aligned_7", false,-1);
        vcdp->declBit(c+11565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_aligned_7", false,-1);
        vcdp->declBit(c+11566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_7_cfg_r", false,-1);
        vcdp->declBit(c+11567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_7_cfg_w", false,-1);
        vcdp->declBit(c+11568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb pmp res_cur_7_cfg_x", false,-1);
        vcdp->declBus(c+11164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_u", false,-1);
        vcdp->declBit(c+11166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_ae_final", false,-1);
        vcdp->declBit(c+11168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_gf", false,-1);
        vcdp->declBit(c+11169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_sw", false,-1);
        vcdp->declBit(c+11170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_sx", false,-1);
    }
}

void VTestHarness::traceInitThis__344(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_sr", false,-1);
        vcdp->declBit(c+11172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_pw", false,-1);
        vcdp->declBit(c+11173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_px", false,-1);
        vcdp->declBit(c+11174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_pr", false,-1);
        vcdp->declBit(c+11175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_ppp", false,-1);
        vcdp->declBit(c+11176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_pal", false,-1);
        vcdp->declBit(c+11177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_paa", false,-1);
        vcdp->declBit(c+11178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_eff", false,-1);
        vcdp->declBit(c+11179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_x_c", false,-1);
        vcdp->declBus(c+11164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_u", false,-1);
        vcdp->declBit(c+11166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_ae_final", false,-1);
        vcdp->declBit(c+11168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_gf", false,-1);
        vcdp->declBit(c+11169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_sw", false,-1);
        vcdp->declBit(c+11170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_sx", false,-1);
        vcdp->declBit(c+11171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_sr", false,-1);
        vcdp->declBit(c+11172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_pw", false,-1);
        vcdp->declBit(c+11173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_px", false,-1);
        vcdp->declBit(c+11174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_pr", false,-1);
        vcdp->declBit(c+11175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_ppp", false,-1);
        vcdp->declBit(c+11176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_pal", false,-1);
        vcdp->declBit(c+11177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_paa", false,-1);
        vcdp->declBit(c+11178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_eff", false,-1);
        vcdp->declBit(c+11179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier io_y_c", false,-1);
        vcdp->declBus(c+11180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_u", false,-1);
        vcdp->declBit(c+11182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_ae_final", false,-1);
        vcdp->declBit(c+11184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_gf", false,-1);
        vcdp->declBit(c+11185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_sw", false,-1);
        vcdp->declBit(c+11186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_sx", false,-1);
        vcdp->declBit(c+11187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_sr", false,-1);
        vcdp->declBit(c+11188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_pw", false,-1);
        vcdp->declBit(c+11189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_px", false,-1);
        vcdp->declBit(c+11190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_pr", false,-1);
        vcdp->declBit(c+11191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_ppp", false,-1);
        vcdp->declBit(c+11192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_pal", false,-1);
        vcdp->declBit(c+11193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_paa", false,-1);
        vcdp->declBit(c+11194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_eff", false,-1);
        vcdp->declBit(c+11195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_x_c", false,-1);
        vcdp->declBus(c+11180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_u", false,-1);
        vcdp->declBit(c+11182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_ae_final", false,-1);
        vcdp->declBit(c+11184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_gf", false,-1);
        vcdp->declBit(c+11185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_sw", false,-1);
        vcdp->declBit(c+11186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_sx", false,-1);
        vcdp->declBit(c+11187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_sr", false,-1);
        vcdp->declBit(c+11188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_pw", false,-1);
        vcdp->declBit(c+11189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_px", false,-1);
        vcdp->declBit(c+11190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_pr", false,-1);
        vcdp->declBit(c+11191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_ppp", false,-1);
        vcdp->declBit(c+11192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_pal", false,-1);
        vcdp->declBit(c+11193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_paa", false,-1);
        vcdp->declBit(c+11194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_eff", false,-1);
        vcdp->declBit(c+11195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_1 io_y_c", false,-1);
        vcdp->declBus(c+11196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_u", false,-1);
        vcdp->declBit(c+11198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_ae_final", false,-1);
        vcdp->declBit(c+11200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_gf", false,-1);
        vcdp->declBit(c+11201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_sw", false,-1);
        vcdp->declBit(c+11202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_sx", false,-1);
        vcdp->declBit(c+11203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_sr", false,-1);
        vcdp->declBit(c+11204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_pw", false,-1);
        vcdp->declBit(c+11205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_px", false,-1);
        vcdp->declBit(c+11206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_pr", false,-1);
        vcdp->declBit(c+11207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_ppp", false,-1);
        vcdp->declBit(c+11208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_pal", false,-1);
        vcdp->declBit(c+11209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_paa", false,-1);
        vcdp->declBit(c+11210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_eff", false,-1);
        vcdp->declBit(c+11211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_x_c", false,-1);
        vcdp->declBus(c+11196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_u", false,-1);
        vcdp->declBit(c+11198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_ae_final", false,-1);
        vcdp->declBit(c+11200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_gf", false,-1);
        vcdp->declBit(c+11201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_sw", false,-1);
        vcdp->declBit(c+11202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_sx", false,-1);
        vcdp->declBit(c+11203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_sr", false,-1);
        vcdp->declBit(c+11204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_pw", false,-1);
        vcdp->declBit(c+11205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_px", false,-1);
        vcdp->declBit(c+11206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_pr", false,-1);
        vcdp->declBit(c+11207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_ppp", false,-1);
        vcdp->declBit(c+11208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_pal", false,-1);
        vcdp->declBit(c+11209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_paa", false,-1);
        vcdp->declBit(c+11210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_eff", false,-1);
        vcdp->declBit(c+11211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_2 io_y_c", false,-1);
        vcdp->declBus(c+11212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_u", false,-1);
        vcdp->declBit(c+11214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_ae_final", false,-1);
        vcdp->declBit(c+11216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_gf", false,-1);
        vcdp->declBit(c+11217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_sw", false,-1);
        vcdp->declBit(c+11218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_sx", false,-1);
        vcdp->declBit(c+11219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_sr", false,-1);
        vcdp->declBit(c+11220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_pw", false,-1);
        vcdp->declBit(c+11221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_px", false,-1);
        vcdp->declBit(c+11222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_pr", false,-1);
        vcdp->declBit(c+11223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_ppp", false,-1);
    }
}

void VTestHarness::traceInitThis__345(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_pal", false,-1);
        vcdp->declBit(c+11225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_paa", false,-1);
        vcdp->declBit(c+11226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_eff", false,-1);
        vcdp->declBit(c+11227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_x_c", false,-1);
        vcdp->declBus(c+11212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_u", false,-1);
        vcdp->declBit(c+11214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_ae_final", false,-1);
        vcdp->declBit(c+11216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_gf", false,-1);
        vcdp->declBit(c+11217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_sw", false,-1);
        vcdp->declBit(c+11218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_sx", false,-1);
        vcdp->declBit(c+11219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_sr", false,-1);
        vcdp->declBit(c+11220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_pw", false,-1);
        vcdp->declBit(c+11221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_px", false,-1);
        vcdp->declBit(c+11222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_pr", false,-1);
        vcdp->declBit(c+11223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_ppp", false,-1);
        vcdp->declBit(c+11224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_pal", false,-1);
        vcdp->declBit(c+11225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_paa", false,-1);
        vcdp->declBit(c+11226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_eff", false,-1);
        vcdp->declBit(c+11227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_3 io_y_c", false,-1);
        vcdp->declBus(c+11228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_u", false,-1);
        vcdp->declBit(c+11230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_ae_final", false,-1);
        vcdp->declBit(c+11232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_gf", false,-1);
        vcdp->declBit(c+11233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_sw", false,-1);
        vcdp->declBit(c+11234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_sx", false,-1);
        vcdp->declBit(c+11235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_sr", false,-1);
        vcdp->declBit(c+11236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_pw", false,-1);
        vcdp->declBit(c+11237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_px", false,-1);
        vcdp->declBit(c+11238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_pr", false,-1);
        vcdp->declBit(c+11239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_ppp", false,-1);
        vcdp->declBit(c+11240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_pal", false,-1);
        vcdp->declBit(c+11241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_paa", false,-1);
        vcdp->declBit(c+11242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_eff", false,-1);
        vcdp->declBit(c+11243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_x_c", false,-1);
        vcdp->declBus(c+11228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_u", false,-1);
        vcdp->declBit(c+11230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_ae_final", false,-1);
        vcdp->declBit(c+11232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_gf", false,-1);
        vcdp->declBit(c+11233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_sw", false,-1);
        vcdp->declBit(c+11234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_sx", false,-1);
        vcdp->declBit(c+11235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_sr", false,-1);
        vcdp->declBit(c+11236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_pw", false,-1);
        vcdp->declBit(c+11237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_px", false,-1);
        vcdp->declBit(c+11238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_pr", false,-1);
        vcdp->declBit(c+11239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_ppp", false,-1);
        vcdp->declBit(c+11240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_pal", false,-1);
        vcdp->declBit(c+11241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_paa", false,-1);
        vcdp->declBit(c+11242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_eff", false,-1);
        vcdp->declBit(c+11243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_4 io_y_c", false,-1);
        vcdp->declBus(c+11244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_u", false,-1);
        vcdp->declBit(c+11246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_ae_final", false,-1);
        vcdp->declBit(c+11248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_gf", false,-1);
        vcdp->declBit(c+11249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_sw", false,-1);
        vcdp->declBit(c+11250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_sx", false,-1);
        vcdp->declBit(c+11251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_sr", false,-1);
        vcdp->declBit(c+11252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_pw", false,-1);
        vcdp->declBit(c+11253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_px", false,-1);
        vcdp->declBit(c+11254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_pr", false,-1);
        vcdp->declBit(c+11255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_ppp", false,-1);
        vcdp->declBit(c+11256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_pal", false,-1);
        vcdp->declBit(c+11257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_paa", false,-1);
        vcdp->declBit(c+11258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_eff", false,-1);
        vcdp->declBit(c+11259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_x_c", false,-1);
        vcdp->declBus(c+11244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_u", false,-1);
        vcdp->declBit(c+11246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_ae_final", false,-1);
        vcdp->declBit(c+11248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_gf", false,-1);
        vcdp->declBit(c+11249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_sw", false,-1);
        vcdp->declBit(c+11250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_sx", false,-1);
        vcdp->declBit(c+11251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_sr", false,-1);
        vcdp->declBit(c+11252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_pw", false,-1);
        vcdp->declBit(c+11253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_px", false,-1);
        vcdp->declBit(c+11254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_pr", false,-1);
        vcdp->declBit(c+11255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_ppp", false,-1);
        vcdp->declBit(c+11256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_pal", false,-1);
        vcdp->declBit(c+11257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_paa", false,-1);
        vcdp->declBit(c+11258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_eff", false,-1);
        vcdp->declBit(c+11259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_5 io_y_c", false,-1);
        vcdp->declBus(c+11260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_u", false,-1);
        vcdp->declBit(c+11262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_ae_final", false,-1);
        vcdp->declBit(c+11264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_gf", false,-1);
        vcdp->declBit(c+11265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_sw", false,-1);
        vcdp->declBit(c+11266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_sx", false,-1);
        vcdp->declBit(c+11267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_sr", false,-1);
        vcdp->declBit(c+11268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_pw", false,-1);
        vcdp->declBit(c+11269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_px", false,-1);
        vcdp->declBit(c+11270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_pr", false,-1);
        vcdp->declBit(c+11271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_ppp", false,-1);
        vcdp->declBit(c+11272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_pal", false,-1);
        vcdp->declBit(c+11273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_paa", false,-1);
        vcdp->declBit(c+11274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_eff", false,-1);
        vcdp->declBit(c+11275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_x_c", false,-1);
        vcdp->declBus(c+11260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_ppn", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__346(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_u", false,-1);
        vcdp->declBit(c+11262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_ae_final", false,-1);
        vcdp->declBit(c+11264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_gf", false,-1);
        vcdp->declBit(c+11265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_sw", false,-1);
        vcdp->declBit(c+11266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_sx", false,-1);
        vcdp->declBit(c+11267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_sr", false,-1);
        vcdp->declBit(c+11268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_pw", false,-1);
        vcdp->declBit(c+11269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_px", false,-1);
        vcdp->declBit(c+11270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_pr", false,-1);
        vcdp->declBit(c+11271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_ppp", false,-1);
        vcdp->declBit(c+11272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_pal", false,-1);
        vcdp->declBit(c+11273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_paa", false,-1);
        vcdp->declBit(c+11274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_eff", false,-1);
        vcdp->declBit(c+11275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_6 io_y_c", false,-1);
        vcdp->declBus(c+11276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+11277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_u", false,-1);
        vcdp->declBit(c+11278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+11279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_ae_final", false,-1);
        vcdp->declBit(c+11280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_gf", false,-1);
        vcdp->declBit(c+11281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_sw", false,-1);
        vcdp->declBit(c+11282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_sx", false,-1);
        vcdp->declBit(c+11283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_sr", false,-1);
        vcdp->declBit(c+11284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_pw", false,-1);
        vcdp->declBit(c+11285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_px", false,-1);
        vcdp->declBit(c+11286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_pr", false,-1);
        vcdp->declBit(c+11287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_ppp", false,-1);
        vcdp->declBit(c+11288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_pal", false,-1);
        vcdp->declBit(c+11289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_paa", false,-1);
        vcdp->declBit(c+11290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_eff", false,-1);
        vcdp->declBit(c+11291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_x_c", false,-1);
        vcdp->declBus(c+11276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+11277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_u", false,-1);
        vcdp->declBit(c+11278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+11279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_ae_final", false,-1);
        vcdp->declBit(c+11280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_gf", false,-1);
        vcdp->declBit(c+11281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_sw", false,-1);
        vcdp->declBit(c+11282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_sx", false,-1);
        vcdp->declBit(c+11283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_sr", false,-1);
        vcdp->declBit(c+11284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_pw", false,-1);
        vcdp->declBit(c+11285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_px", false,-1);
        vcdp->declBit(c+11286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_pr", false,-1);
        vcdp->declBit(c+11287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_ppp", false,-1);
        vcdp->declBit(c+11288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_pal", false,-1);
        vcdp->declBit(c+11289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_paa", false,-1);
        vcdp->declBit(c+11290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_eff", false,-1);
        vcdp->declBit(c+11291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_7 io_y_c", false,-1);
        vcdp->declBus(c+48919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_u", false,-1);
        vcdp->declBit(c+48921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_ae_final", false,-1);
        vcdp->declBit(c+48923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_gf", false,-1);
        vcdp->declBit(c+48924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_sw", false,-1);
        vcdp->declBit(c+48925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_sx", false,-1);
        vcdp->declBit(c+48926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_sr", false,-1);
        vcdp->declBit(c+48927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_pw", false,-1);
        vcdp->declBit(c+48928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_px", false,-1);
        vcdp->declBit(c+48929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_pr", false,-1);
        vcdp->declBit(c+48930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_ppp", false,-1);
        vcdp->declBit(c+48931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_pal", false,-1);
        vcdp->declBit(c+48932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_paa", false,-1);
        vcdp->declBit(c+48933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_eff", false,-1);
        vcdp->declBit(c+48934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_x_c", false,-1);
        vcdp->declBus(c+48919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_u", false,-1);
        vcdp->declBit(c+48921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_ae_final", false,-1);
        vcdp->declBit(c+48923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_gf", false,-1);
        vcdp->declBit(c+48924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_sw", false,-1);
        vcdp->declBit(c+48925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_sx", false,-1);
        vcdp->declBit(c+48926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_sr", false,-1);
        vcdp->declBit(c+48927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_pw", false,-1);
        vcdp->declBit(c+48928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_px", false,-1);
        vcdp->declBit(c+48929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_pr", false,-1);
        vcdp->declBit(c+48930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_ppp", false,-1);
        vcdp->declBit(c+48931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_pal", false,-1);
        vcdp->declBit(c+48932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_paa", false,-1);
        vcdp->declBit(c+48933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_eff", false,-1);
        vcdp->declBit(c+48934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_8 io_y_c", false,-1);
        vcdp->declBus(c+48935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_u", false,-1);
        vcdp->declBit(c+48937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_ae_final", false,-1);
        vcdp->declBit(c+48939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_gf", false,-1);
        vcdp->declBit(c+48940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_sw", false,-1);
        vcdp->declBit(c+48941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_sx", false,-1);
        vcdp->declBit(c+48942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_sr", false,-1);
        vcdp->declBit(c+48943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_pw", false,-1);
        vcdp->declBit(c+48944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_px", false,-1);
        vcdp->declBit(c+48945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_pr", false,-1);
        vcdp->declBit(c+48946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_ppp", false,-1);
        vcdp->declBit(c+48947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_pal", false,-1);
        vcdp->declBit(c+48948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_paa", false,-1);
        vcdp->declBit(c+48949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_eff", false,-1);
        vcdp->declBit(c+48950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_x_c", false,-1);
        vcdp->declBus(c+48935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_u", false,-1);
        vcdp->declBit(c+48937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_ae_final", false,-1);
        vcdp->declBit(c+48939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_gf", false,-1);
        vcdp->declBit(c+48940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_sw", false,-1);
    }
}

void VTestHarness::traceInitThis__347(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_sx", false,-1);
        vcdp->declBit(c+48942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_sr", false,-1);
        vcdp->declBit(c+48943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_pw", false,-1);
        vcdp->declBit(c+48944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_px", false,-1);
        vcdp->declBit(c+48945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_pr", false,-1);
        vcdp->declBit(c+48946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_ppp", false,-1);
        vcdp->declBit(c+48947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_pal", false,-1);
        vcdp->declBit(c+48948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_paa", false,-1);
        vcdp->declBit(c+48949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_eff", false,-1);
        vcdp->declBit(c+48950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_9 io_y_c", false,-1);
        vcdp->declBus(c+48951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_u", false,-1);
        vcdp->declBit(c+48953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_ae_final", false,-1);
        vcdp->declBit(c+48955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_gf", false,-1);
        vcdp->declBit(c+48956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_sw", false,-1);
        vcdp->declBit(c+48957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_sx", false,-1);
        vcdp->declBit(c+48958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_sr", false,-1);
        vcdp->declBit(c+48959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_pw", false,-1);
        vcdp->declBit(c+48960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_px", false,-1);
        vcdp->declBit(c+48961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_pr", false,-1);
        vcdp->declBit(c+48962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_ppp", false,-1);
        vcdp->declBit(c+48963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_pal", false,-1);
        vcdp->declBit(c+48964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_paa", false,-1);
        vcdp->declBit(c+48965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_eff", false,-1);
        vcdp->declBit(c+48966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_x_c", false,-1);
        vcdp->declBus(c+48951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_u", false,-1);
        vcdp->declBit(c+48953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_ae_final", false,-1);
        vcdp->declBit(c+48955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_gf", false,-1);
        vcdp->declBit(c+48956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_sw", false,-1);
        vcdp->declBit(c+48957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_sx", false,-1);
        vcdp->declBit(c+48958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_sr", false,-1);
        vcdp->declBit(c+48959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_pw", false,-1);
        vcdp->declBit(c+48960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_px", false,-1);
        vcdp->declBit(c+48961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_pr", false,-1);
        vcdp->declBit(c+48962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_ppp", false,-1);
        vcdp->declBit(c+48963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_pal", false,-1);
        vcdp->declBit(c+48964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_paa", false,-1);
        vcdp->declBit(c+48965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_eff", false,-1);
        vcdp->declBit(c+48966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_10 io_y_c", false,-1);
        vcdp->declBus(c+48967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_u", false,-1);
        vcdp->declBit(c+48969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_ae_final", false,-1);
        vcdp->declBit(c+48971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_gf", false,-1);
        vcdp->declBit(c+48972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_sw", false,-1);
        vcdp->declBit(c+48973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_sx", false,-1);
        vcdp->declBit(c+48974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_sr", false,-1);
        vcdp->declBit(c+48975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_pw", false,-1);
        vcdp->declBit(c+48976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_px", false,-1);
        vcdp->declBit(c+48977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_pr", false,-1);
        vcdp->declBit(c+48978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_ppp", false,-1);
        vcdp->declBit(c+48979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_pal", false,-1);
        vcdp->declBit(c+48980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_paa", false,-1);
        vcdp->declBit(c+48981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_eff", false,-1);
        vcdp->declBit(c+48982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_x_c", false,-1);
        vcdp->declBus(c+48967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_u", false,-1);
        vcdp->declBit(c+48969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_ae_final", false,-1);
        vcdp->declBit(c+48971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_gf", false,-1);
        vcdp->declBit(c+48972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_sw", false,-1);
        vcdp->declBit(c+48973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_sx", false,-1);
        vcdp->declBit(c+48974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_sr", false,-1);
        vcdp->declBit(c+48975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_pw", false,-1);
        vcdp->declBit(c+48976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_px", false,-1);
        vcdp->declBit(c+48977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_pr", false,-1);
        vcdp->declBit(c+48978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_ppp", false,-1);
        vcdp->declBit(c+48979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_pal", false,-1);
        vcdp->declBit(c+48980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_paa", false,-1);
        vcdp->declBit(c+48981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_eff", false,-1);
        vcdp->declBit(c+48982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_11 io_y_c", false,-1);
        vcdp->declBus(c+48903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+48904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_u", false,-1);
        vcdp->declBit(c+48905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+48906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_ae_final", false,-1);
        vcdp->declBit(c+48907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_gf", false,-1);
        vcdp->declBit(c+48908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_sw", false,-1);
        vcdp->declBit(c+48909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_sx", false,-1);
        vcdp->declBit(c+48910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_sr", false,-1);
        vcdp->declBit(c+48911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_pw", false,-1);
        vcdp->declBit(c+48912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_px", false,-1);
        vcdp->declBit(c+48913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_pr", false,-1);
        vcdp->declBit(c+48914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_ppp", false,-1);
        vcdp->declBit(c+48915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_pal", false,-1);
        vcdp->declBit(c+48916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_paa", false,-1);
        vcdp->declBit(c+48917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_eff", false,-1);
        vcdp->declBit(c+48918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_x_c", false,-1);
        vcdp->declBus(c+48903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+48904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_u", false,-1);
        vcdp->declBit(c+48905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+48906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_ae_final", false,-1);
        vcdp->declBit(c+48907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_gf", false,-1);
        vcdp->declBit(c+48908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_sw", false,-1);
        vcdp->declBit(c+48909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_sx", false,-1);
        vcdp->declBit(c+48910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_sr", false,-1);
        vcdp->declBit(c+48911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_pw", false,-1);
        vcdp->declBit(c+48912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_px", false,-1);
        vcdp->declBit(c+48913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_pr", false,-1);
    }
}

void VTestHarness::traceInitThis__348(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_ppp", false,-1);
        vcdp->declBit(c+48915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_pal", false,-1);
        vcdp->declBit(c+48916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_paa", false,-1);
        vcdp->declBit(c+48917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_eff", false,-1);
        vcdp->declBit(c+48918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tlb entries_barrier_12 io_y_c", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker reset", false,-1);
        vcdp->declBit(c+48719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_req_ready", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_req_valid", false,-1);
        vcdp->declQuad(c+69923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_req_bits_passthrough", false,-1);
        vcdp->declBus(c+48720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_req_bits_size", false,-1, 1,0);
        vcdp->declBus(c+48721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_req_bits_prv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_resp_miss", false,-1);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+10850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_resp_pf_ld", false,-1);
        vcdp->declBit(c+10851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_resp_pf_st", false,-1);
        vcdp->declBit(c+10852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_resp_ae_ld", false,-1);
        vcdp->declBit(c+10853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_resp_ae_st", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_resp_ma_ld", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_resp_ma_st", false,-1);
        vcdp->declBit(c+102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_resp_cacheable", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_sfence_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+69925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_req_ready", false,-1);
        vcdp->declBit(c+48722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_req_valid", false,-1);
        vcdp->declBus(c+69927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+69928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_ae_final", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_hr", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_hw", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_hx", false,-1);
        vcdp->declQuad(c+69929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+69915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_status_debug", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_status_mxr", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_status_sum", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_6_mask", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__349(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+69933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_u", false,-1);
        vcdp->declBit(c+69935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_ae_final", false,-1);
        vcdp->declBit(c+69937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_gf", false,-1);
        vcdp->declBit(c+69938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_sw", false,-1);
        vcdp->declBit(c+69939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_sx", false,-1);
        vcdp->declBit(c+69940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_sr", false,-1);
        vcdp->declBit(c+69941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_pw", false,-1);
        vcdp->declBit(c+69942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_px", false,-1);
        vcdp->declBit(c+69943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_pr", false,-1);
        vcdp->declBit(c+69944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_ppp", false,-1);
        vcdp->declBit(c+69945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_pal", false,-1);
        vcdp->declBit(c+69946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_paa", false,-1);
        vcdp->declBit(c+69947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_eff", false,-1);
        vcdp->declBit(c+69948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_x_c", false,-1);
        vcdp->declBus(c+69933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_u", false,-1);
        vcdp->declBit(c+69935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+69936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_ae_final", false,-1);
        vcdp->declBit(c+69937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_gf", false,-1);
        vcdp->declBit(c+69938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_sw", false,-1);
        vcdp->declBit(c+69939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_sx", false,-1);
        vcdp->declBit(c+69940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_sr", false,-1);
        vcdp->declBit(c+69941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_pw", false,-1);
        vcdp->declBit(c+69942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_px", false,-1);
        vcdp->declBit(c+69943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_pr", false,-1);
        vcdp->declBit(c+69944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_ppp", false,-1);
        vcdp->declBit(c+69945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_pal", false,-1);
        vcdp->declBit(c+69946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_paa", false,-1);
        vcdp->declBit(c+69947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_eff", false,-1);
        vcdp->declBit(c+69948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier_io_y_c", false,-1);
        vcdp->declBus(c+69914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_prv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_addr", false,-1, 31,0);
        vcdp->declBus(c+48720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_size", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp_io_x", false,-1);
    }
}

void VTestHarness::traceInitThis__350(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+69949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_u", false,-1);
        vcdp->declBit(c+69951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_ae_final", false,-1);
        vcdp->declBit(c+69953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_gf", false,-1);
        vcdp->declBit(c+69954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_sw", false,-1);
        vcdp->declBit(c+69955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_sx", false,-1);
        vcdp->declBit(c+69956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_sr", false,-1);
        vcdp->declBit(c+69957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_pw", false,-1);
        vcdp->declBit(c+69958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_px", false,-1);
        vcdp->declBit(c+69959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_pr", false,-1);
        vcdp->declBit(c+69960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_ppp", false,-1);
        vcdp->declBit(c+69961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_pal", false,-1);
        vcdp->declBit(c+69962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_paa", false,-1);
        vcdp->declBit(c+69963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_eff", false,-1);
        vcdp->declBit(c+69964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_x_c", false,-1);
        vcdp->declBus(c+69949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_u", false,-1);
        vcdp->declBit(c+69951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+69952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_ae_final", false,-1);
        vcdp->declBit(c+69953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_gf", false,-1);
        vcdp->declBit(c+69954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_sw", false,-1);
        vcdp->declBit(c+69955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_sx", false,-1);
        vcdp->declBit(c+69956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_sr", false,-1);
        vcdp->declBit(c+69957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_pw", false,-1);
        vcdp->declBit(c+69958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_px", false,-1);
        vcdp->declBit(c+69959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_pr", false,-1);
        vcdp->declBit(c+69960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_ppp", false,-1);
        vcdp->declBit(c+69961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_pal", false,-1);
        vcdp->declBit(c+69962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_paa", false,-1);
        vcdp->declBit(c+69963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_eff", false,-1);
        vcdp->declBit(c+69964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_io_y_c", false,-1);
        vcdp->declBus(c+69965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_u", false,-1);
        vcdp->declBit(c+69967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_ae_final", false,-1);
        vcdp->declBit(c+69969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_gf", false,-1);
        vcdp->declBit(c+69970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_sw", false,-1);
        vcdp->declBit(c+69971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_sx", false,-1);
        vcdp->declBit(c+69972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_sr", false,-1);
        vcdp->declBit(c+69973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_pw", false,-1);
        vcdp->declBit(c+69974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_px", false,-1);
        vcdp->declBit(c+69975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_pr", false,-1);
        vcdp->declBit(c+69976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_ppp", false,-1);
        vcdp->declBit(c+69977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_pal", false,-1);
        vcdp->declBit(c+69978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_paa", false,-1);
        vcdp->declBit(c+69979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_eff", false,-1);
        vcdp->declBit(c+69980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_x_c", false,-1);
        vcdp->declBus(c+69965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_u", false,-1);
        vcdp->declBit(c+69967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+69968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_ae_final", false,-1);
        vcdp->declBit(c+69969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_gf", false,-1);
        vcdp->declBit(c+69970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_sw", false,-1);
        vcdp->declBit(c+69971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_sx", false,-1);
        vcdp->declBit(c+69972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_sr", false,-1);
        vcdp->declBit(c+69973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_pw", false,-1);
        vcdp->declBit(c+69974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_px", false,-1);
        vcdp->declBit(c+69975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_pr", false,-1);
        vcdp->declBit(c+69976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_ppp", false,-1);
        vcdp->declBit(c+69977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_pal", false,-1);
        vcdp->declBit(c+69978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_paa", false,-1);
        vcdp->declBit(c+69979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_eff", false,-1);
        vcdp->declBit(c+69980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1_io_y_c", false,-1);
        vcdp->declBus(c+69981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_u", false,-1);
        vcdp->declBit(c+69983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_ae_final", false,-1);
        vcdp->declBit(c+69985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_gf", false,-1);
        vcdp->declBit(c+69986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_sw", false,-1);
        vcdp->declBit(c+69987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_sx", false,-1);
        vcdp->declBit(c+69988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_sr", false,-1);
        vcdp->declBit(c+69989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_pw", false,-1);
        vcdp->declBit(c+69990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_px", false,-1);
        vcdp->declBit(c+69991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_pr", false,-1);
        vcdp->declBit(c+69992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_ppp", false,-1);
        vcdp->declBit(c+69993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_pal", false,-1);
        vcdp->declBit(c+69994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_paa", false,-1);
        vcdp->declBit(c+69995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_eff", false,-1);
        vcdp->declBit(c+69996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_x_c", false,-1);
        vcdp->declBus(c+69981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_u", false,-1);
        vcdp->declBit(c+69983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+69984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_ae_final", false,-1);
        vcdp->declBit(c+69985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_gf", false,-1);
        vcdp->declBit(c+69986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_sw", false,-1);
        vcdp->declBit(c+69987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_sx", false,-1);
        vcdp->declBit(c+69988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_sr", false,-1);
        vcdp->declBit(c+69989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_pw", false,-1);
        vcdp->declBit(c+69990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_px", false,-1);
        vcdp->declBit(c+69991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_pr", false,-1);
        vcdp->declBit(c+69992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_ppp", false,-1);
        vcdp->declBit(c+69993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_pal", false,-1);
        vcdp->declBit(c+69994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_paa", false,-1);
        vcdp->declBit(c+69995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_eff", false,-1);
        vcdp->declBit(c+69996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2_io_y_c", false,-1);
        vcdp->declBus(c+69997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_u", false,-1);
        vcdp->declBit(c+69999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_ae_final", false,-1);
        vcdp->declBit(c+70001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_gf", false,-1);
    }
}

void VTestHarness::traceInitThis__351(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+70002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_sw", false,-1);
        vcdp->declBit(c+70003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_sx", false,-1);
        vcdp->declBit(c+70004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_sr", false,-1);
        vcdp->declBit(c+70005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_pw", false,-1);
        vcdp->declBit(c+70006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_px", false,-1);
        vcdp->declBit(c+70007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_pr", false,-1);
        vcdp->declBit(c+70008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_ppp", false,-1);
        vcdp->declBit(c+70009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_pal", false,-1);
        vcdp->declBit(c+70010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_paa", false,-1);
        vcdp->declBit(c+70011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_eff", false,-1);
        vcdp->declBit(c+70012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_x_c", false,-1);
        vcdp->declBus(c+69997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_u", false,-1);
        vcdp->declBit(c+69999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_ae_final", false,-1);
        vcdp->declBit(c+70001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_gf", false,-1);
        vcdp->declBit(c+70002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_sw", false,-1);
        vcdp->declBit(c+70003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_sx", false,-1);
        vcdp->declBit(c+70004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_sr", false,-1);
        vcdp->declBit(c+70005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_pw", false,-1);
        vcdp->declBit(c+70006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_px", false,-1);
        vcdp->declBit(c+70007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_pr", false,-1);
        vcdp->declBit(c+70008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_ppp", false,-1);
        vcdp->declBit(c+70009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_pal", false,-1);
        vcdp->declBit(c+70010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_paa", false,-1);
        vcdp->declBit(c+70011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_eff", false,-1);
        vcdp->declBit(c+70012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3_io_y_c", false,-1);
        vcdp->declBus(c+70013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_u", false,-1);
        vcdp->declBit(c+70015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_ae_final", false,-1);
        vcdp->declBit(c+70017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_gf", false,-1);
        vcdp->declBit(c+70018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_sw", false,-1);
        vcdp->declBit(c+70019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_sx", false,-1);
        vcdp->declBit(c+70020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_sr", false,-1);
        vcdp->declBit(c+70021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_pw", false,-1);
        vcdp->declBit(c+70022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_px", false,-1);
        vcdp->declBit(c+70023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_pr", false,-1);
        vcdp->declBit(c+70024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_ppp", false,-1);
        vcdp->declBit(c+70025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_pal", false,-1);
        vcdp->declBit(c+70026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_paa", false,-1);
        vcdp->declBit(c+70027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_eff", false,-1);
        vcdp->declBit(c+70028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_x_c", false,-1);
        vcdp->declBus(c+70013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_u", false,-1);
        vcdp->declBit(c+70015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_ae_final", false,-1);
        vcdp->declBit(c+70017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_gf", false,-1);
        vcdp->declBit(c+70018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_sw", false,-1);
        vcdp->declBit(c+70019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_sx", false,-1);
        vcdp->declBit(c+70020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_sr", false,-1);
        vcdp->declBit(c+70021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_pw", false,-1);
        vcdp->declBit(c+70022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_px", false,-1);
        vcdp->declBit(c+70023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_pr", false,-1);
        vcdp->declBit(c+70024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_ppp", false,-1);
        vcdp->declBit(c+70025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_pal", false,-1);
        vcdp->declBit(c+70026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_paa", false,-1);
        vcdp->declBit(c+70027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_eff", false,-1);
        vcdp->declBit(c+70028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4_io_y_c", false,-1);
        vcdp->declBus(c+70029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_u", false,-1);
        vcdp->declBit(c+70031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_ae_final", false,-1);
        vcdp->declBit(c+70033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_gf", false,-1);
        vcdp->declBit(c+70034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_sw", false,-1);
        vcdp->declBit(c+70035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_sx", false,-1);
        vcdp->declBit(c+70036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_sr", false,-1);
        vcdp->declBit(c+70037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_pw", false,-1);
        vcdp->declBit(c+70038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_px", false,-1);
        vcdp->declBit(c+70039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_pr", false,-1);
        vcdp->declBit(c+70040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_ppp", false,-1);
        vcdp->declBit(c+70041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_pal", false,-1);
        vcdp->declBit(c+70042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_paa", false,-1);
        vcdp->declBit(c+70043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_eff", false,-1);
        vcdp->declBit(c+70044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_x_c", false,-1);
        vcdp->declBus(c+70029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_u", false,-1);
        vcdp->declBit(c+70031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_ae_final", false,-1);
        vcdp->declBit(c+70033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_gf", false,-1);
        vcdp->declBit(c+70034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_sw", false,-1);
        vcdp->declBit(c+70035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_sx", false,-1);
        vcdp->declBit(c+70036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_sr", false,-1);
        vcdp->declBit(c+70037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_pw", false,-1);
        vcdp->declBit(c+70038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_px", false,-1);
        vcdp->declBit(c+70039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_pr", false,-1);
        vcdp->declBit(c+70040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_ppp", false,-1);
        vcdp->declBit(c+70041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_pal", false,-1);
        vcdp->declBit(c+70042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_paa", false,-1);
        vcdp->declBit(c+70043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_eff", false,-1);
        vcdp->declBit(c+70044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5_io_y_c", false,-1);
        vcdp->declBus(c+70045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_u", false,-1);
        vcdp->declBit(c+70047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_ae_final", false,-1);
        vcdp->declBit(c+70049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_gf", false,-1);
        vcdp->declBit(c+70050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_sw", false,-1);
        vcdp->declBit(c+70051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_sx", false,-1);
        vcdp->declBit(c+70052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_sr", false,-1);
        vcdp->declBit(c+70053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_pw", false,-1);
        vcdp->declBit(c+70054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_px", false,-1);
    }
}

void VTestHarness::traceInitThis__352(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+70055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_pr", false,-1);
        vcdp->declBit(c+70056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_ppp", false,-1);
        vcdp->declBit(c+70057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_pal", false,-1);
        vcdp->declBit(c+70058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_paa", false,-1);
        vcdp->declBit(c+70059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_eff", false,-1);
        vcdp->declBit(c+70060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_x_c", false,-1);
        vcdp->declBus(c+70045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_u", false,-1);
        vcdp->declBit(c+70047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_ae_final", false,-1);
        vcdp->declBit(c+70049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_gf", false,-1);
        vcdp->declBit(c+70050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_sw", false,-1);
        vcdp->declBit(c+70051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_sx", false,-1);
        vcdp->declBit(c+70052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_sr", false,-1);
        vcdp->declBit(c+70053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_pw", false,-1);
        vcdp->declBit(c+70054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_px", false,-1);
        vcdp->declBit(c+70055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_pr", false,-1);
        vcdp->declBit(c+70056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_ppp", false,-1);
        vcdp->declBit(c+70057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_pal", false,-1);
        vcdp->declBit(c+70058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_paa", false,-1);
        vcdp->declBit(c+70059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_eff", false,-1);
        vcdp->declBit(c+70060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6_io_y_c", false,-1);
        vcdp->declBus(c+70061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_u", false,-1);
        vcdp->declBit(c+70063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_ae_final", false,-1);
        vcdp->declBit(c+70065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_gf", false,-1);
        vcdp->declBit(c+70066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_sw", false,-1);
        vcdp->declBit(c+70067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_sx", false,-1);
        vcdp->declBit(c+70068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_sr", false,-1);
        vcdp->declBit(c+70069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_pw", false,-1);
        vcdp->declBit(c+70070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_px", false,-1);
        vcdp->declBit(c+70071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_pr", false,-1);
        vcdp->declBit(c+70072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_ppp", false,-1);
        vcdp->declBit(c+70073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_pal", false,-1);
        vcdp->declBit(c+70074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_paa", false,-1);
        vcdp->declBit(c+70075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_eff", false,-1);
        vcdp->declBit(c+70076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_x_c", false,-1);
        vcdp->declBus(c+70061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_u", false,-1);
        vcdp->declBit(c+70063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_ae_final", false,-1);
        vcdp->declBit(c+70065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_gf", false,-1);
        vcdp->declBit(c+70066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_sw", false,-1);
        vcdp->declBit(c+70067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_sx", false,-1);
        vcdp->declBit(c+70068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_sr", false,-1);
        vcdp->declBit(c+70069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_pw", false,-1);
        vcdp->declBit(c+70070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_px", false,-1);
        vcdp->declBit(c+70071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_pr", false,-1);
        vcdp->declBit(c+70072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_ppp", false,-1);
        vcdp->declBit(c+70073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_pal", false,-1);
        vcdp->declBit(c+70074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_paa", false,-1);
        vcdp->declBit(c+70075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_eff", false,-1);
        vcdp->declBit(c+70076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7_io_y_c", false,-1);
        vcdp->declBus(c+70077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_u", false,-1);
        vcdp->declBit(c+70079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_ae_final", false,-1);
        vcdp->declBit(c+70081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_gf", false,-1);
        vcdp->declBit(c+70082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_sw", false,-1);
        vcdp->declBit(c+70083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_sx", false,-1);
        vcdp->declBit(c+70084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_sr", false,-1);
        vcdp->declBit(c+70085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_pw", false,-1);
        vcdp->declBit(c+70086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_px", false,-1);
        vcdp->declBit(c+70087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_pr", false,-1);
        vcdp->declBit(c+70088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_ppp", false,-1);
        vcdp->declBit(c+70089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_pal", false,-1);
        vcdp->declBit(c+70090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_paa", false,-1);
        vcdp->declBit(c+70091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_eff", false,-1);
        vcdp->declBit(c+70092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_x_c", false,-1);
        vcdp->declBus(c+70077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_u", false,-1);
        vcdp->declBit(c+70079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_ae_final", false,-1);
        vcdp->declBit(c+70081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_gf", false,-1);
        vcdp->declBit(c+70082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_sw", false,-1);
        vcdp->declBit(c+70083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_sx", false,-1);
        vcdp->declBit(c+70084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_sr", false,-1);
        vcdp->declBit(c+70085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_pw", false,-1);
        vcdp->declBit(c+70086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_px", false,-1);
        vcdp->declBit(c+70087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_pr", false,-1);
        vcdp->declBit(c+70088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_ppp", false,-1);
        vcdp->declBit(c+70089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_pal", false,-1);
        vcdp->declBit(c+70090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_paa", false,-1);
        vcdp->declBit(c+70091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_eff", false,-1);
        vcdp->declBit(c+70092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8_io_y_c", false,-1);
        vcdp->declBus(c+70093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_u", false,-1);
        vcdp->declBit(c+70095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_ae_final", false,-1);
        vcdp->declBit(c+70097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_gf", false,-1);
        vcdp->declBit(c+70098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_sw", false,-1);
        vcdp->declBit(c+70099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_sx", false,-1);
        vcdp->declBit(c+70100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_sr", false,-1);
        vcdp->declBit(c+70101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_pw", false,-1);
        vcdp->declBit(c+70102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_px", false,-1);
        vcdp->declBit(c+70103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_pr", false,-1);
        vcdp->declBit(c+70104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_ppp", false,-1);
        vcdp->declBit(c+70105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_pal", false,-1);
        vcdp->declBit(c+70106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_paa", false,-1);
        vcdp->declBit(c+70107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_eff", false,-1);
    }
}

void VTestHarness::traceInitThis__353(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+70108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_x_c", false,-1);
        vcdp->declBus(c+70093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_u", false,-1);
        vcdp->declBit(c+70095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_ae_final", false,-1);
        vcdp->declBit(c+70097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_gf", false,-1);
        vcdp->declBit(c+70098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_sw", false,-1);
        vcdp->declBit(c+70099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_sx", false,-1);
        vcdp->declBit(c+70100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_sr", false,-1);
        vcdp->declBit(c+70101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_pw", false,-1);
        vcdp->declBit(c+70102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_px", false,-1);
        vcdp->declBit(c+70103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_pr", false,-1);
        vcdp->declBit(c+70104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_ppp", false,-1);
        vcdp->declBit(c+70105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_pal", false,-1);
        vcdp->declBit(c+70106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_paa", false,-1);
        vcdp->declBit(c+70107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_eff", false,-1);
        vcdp->declBit(c+70108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9_io_y_c", false,-1);
        vcdp->declBus(c+70109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_u", false,-1);
        vcdp->declBit(c+70111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_ae_final", false,-1);
        vcdp->declBit(c+70113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_gf", false,-1);
        vcdp->declBit(c+70114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_sw", false,-1);
        vcdp->declBit(c+70115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_sx", false,-1);
        vcdp->declBit(c+70116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_sr", false,-1);
        vcdp->declBit(c+70117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_pw", false,-1);
        vcdp->declBit(c+70118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_px", false,-1);
        vcdp->declBit(c+70119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_pr", false,-1);
        vcdp->declBit(c+70120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_ppp", false,-1);
        vcdp->declBit(c+70121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_pal", false,-1);
        vcdp->declBit(c+70122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_paa", false,-1);
        vcdp->declBit(c+70123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_eff", false,-1);
        vcdp->declBit(c+70124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_x_c", false,-1);
        vcdp->declBus(c+70109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_u", false,-1);
        vcdp->declBit(c+70111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_ae_final", false,-1);
        vcdp->declBit(c+70113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_gf", false,-1);
        vcdp->declBit(c+70114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_sw", false,-1);
        vcdp->declBit(c+70115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_sx", false,-1);
        vcdp->declBit(c+70116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_sr", false,-1);
        vcdp->declBit(c+70117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_pw", false,-1);
        vcdp->declBit(c+70118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_px", false,-1);
        vcdp->declBit(c+70119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_pr", false,-1);
        vcdp->declBit(c+70120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_ppp", false,-1);
        vcdp->declBit(c+70121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_pal", false,-1);
        vcdp->declBit(c+70122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_paa", false,-1);
        vcdp->declBit(c+70123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_eff", false,-1);
        vcdp->declBit(c+70124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10_io_y_c", false,-1);
        vcdp->declBus(c+70125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_u", false,-1);
        vcdp->declBit(c+70127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_ae_final", false,-1);
        vcdp->declBit(c+70129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_gf", false,-1);
        vcdp->declBit(c+70130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_sw", false,-1);
        vcdp->declBit(c+70131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_sx", false,-1);
        vcdp->declBit(c+70132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_sr", false,-1);
        vcdp->declBit(c+70133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_pw", false,-1);
        vcdp->declBit(c+70134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_px", false,-1);
        vcdp->declBit(c+70135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_pr", false,-1);
        vcdp->declBit(c+70136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_ppp", false,-1);
        vcdp->declBit(c+70137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_pal", false,-1);
        vcdp->declBit(c+70138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_paa", false,-1);
        vcdp->declBit(c+70139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_eff", false,-1);
        vcdp->declBit(c+70140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_x_c", false,-1);
        vcdp->declBus(c+70125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_u", false,-1);
        vcdp->declBit(c+70127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_ae_final", false,-1);
        vcdp->declBit(c+70129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_gf", false,-1);
        vcdp->declBit(c+70130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_sw", false,-1);
        vcdp->declBit(c+70131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_sx", false,-1);
        vcdp->declBit(c+70132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_sr", false,-1);
        vcdp->declBit(c+70133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_pw", false,-1);
        vcdp->declBit(c+70134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_px", false,-1);
        vcdp->declBit(c+70135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_pr", false,-1);
        vcdp->declBit(c+70136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_ppp", false,-1);
        vcdp->declBit(c+70137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_pal", false,-1);
        vcdp->declBit(c+70138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_paa", false,-1);
        vcdp->declBit(c+70139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_eff", false,-1);
        vcdp->declBit(c+70140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11_io_y_c", false,-1);
        vcdp->declBus(c+69933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_u", false,-1);
        vcdp->declBit(c+69935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_ae_final", false,-1);
        vcdp->declBit(c+69937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_gf", false,-1);
        vcdp->declBit(c+69938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_sw", false,-1);
        vcdp->declBit(c+69939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_sx", false,-1);
        vcdp->declBit(c+69940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_sr", false,-1);
        vcdp->declBit(c+69941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_pw", false,-1);
        vcdp->declBit(c+69942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_px", false,-1);
        vcdp->declBit(c+69943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_pr", false,-1);
        vcdp->declBit(c+69944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_ppp", false,-1);
        vcdp->declBit(c+69945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_pal", false,-1);
        vcdp->declBit(c+69946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_paa", false,-1);
        vcdp->declBit(c+69947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_eff", false,-1);
        vcdp->declBit(c+69948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_x_c", false,-1);
        vcdp->declBus(c+69933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_u", false,-1);
        vcdp->declBit(c+69935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_ae_ptw", false,-1);
        vcdp->declBit(c+69936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_ae_final", false,-1);
    }
}

void VTestHarness::traceInitThis__354(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_gf", false,-1);
        vcdp->declBit(c+69938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_sw", false,-1);
        vcdp->declBit(c+69939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_sx", false,-1);
        vcdp->declBit(c+69940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_sr", false,-1);
        vcdp->declBit(c+69941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_pw", false,-1);
        vcdp->declBit(c+69942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_px", false,-1);
        vcdp->declBit(c+69943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_pr", false,-1);
        vcdp->declBit(c+69944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_ppp", false,-1);
        vcdp->declBit(c+69945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_pal", false,-1);
        vcdp->declBit(c+69946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_paa", false,-1);
        vcdp->declBit(c+69947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_eff", false,-1);
        vcdp->declBit(c+69948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12_io_y_c", false,-1);
        vcdp->declBus(c+70141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker vpn", false,-1, 26,0);
        vcdp->declBus(c+70142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_0_tag", false,-1, 26,0);
        vcdp->declQuad(c+70143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_0_data_0", false,-1, 40,0);
        vcdp->declQuad(c+70145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_0_data_1", false,-1, 40,0);
        vcdp->declQuad(c+70147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_0_data_2", false,-1, 40,0);
        vcdp->declQuad(c+70149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_0_data_3", false,-1, 40,0);
        vcdp->declBit(c+49191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_0_valid_0", false,-1);
        vcdp->declBit(c+49192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_0_valid_1", false,-1);
        vcdp->declBit(c+49193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_0_valid_2", false,-1);
        vcdp->declBit(c+49194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_0_valid_3", false,-1);
        vcdp->declBus(c+70151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_1_tag", false,-1, 26,0);
        vcdp->declQuad(c+70152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_1_data_0", false,-1, 40,0);
        vcdp->declQuad(c+70154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_1_data_1", false,-1, 40,0);
        vcdp->declQuad(c+70156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_1_data_2", false,-1, 40,0);
        vcdp->declQuad(c+70158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_1_data_3", false,-1, 40,0);
        vcdp->declBit(c+49195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_1_valid_0", false,-1);
        vcdp->declBit(c+49196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_1_valid_1", false,-1);
        vcdp->declBit(c+49197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_1_valid_2", false,-1);
        vcdp->declBit(c+49198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_1_valid_3", false,-1);
        vcdp->declBus(c+70160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_2_tag", false,-1, 26,0);
        vcdp->declQuad(c+70161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_2_data_0", false,-1, 40,0);
        vcdp->declQuad(c+70163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_2_data_1", false,-1, 40,0);
        vcdp->declQuad(c+70165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_2_data_2", false,-1, 40,0);
        vcdp->declQuad(c+70167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_2_data_3", false,-1, 40,0);
        vcdp->declBit(c+49199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_2_valid_0", false,-1);
        vcdp->declBit(c+49200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_2_valid_1", false,-1);
        vcdp->declBit(c+49201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_2_valid_2", false,-1);
        vcdp->declBit(c+49202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_2_valid_3", false,-1);
        vcdp->declBus(c+70169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_3_tag", false,-1, 26,0);
        vcdp->declQuad(c+70170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_3_data_0", false,-1, 40,0);
        vcdp->declQuad(c+70172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_3_data_1", false,-1, 40,0);
        vcdp->declQuad(c+70174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_3_data_2", false,-1, 40,0);
        vcdp->declQuad(c+70176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_3_data_3", false,-1, 40,0);
        vcdp->declBit(c+49203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_3_valid_0", false,-1);
        vcdp->declBit(c+49204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_3_valid_1", false,-1);
        vcdp->declBit(c+49205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_3_valid_2", false,-1);
        vcdp->declBit(c+49206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_3_valid_3", false,-1);
        vcdp->declBus(c+70178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_4_tag", false,-1, 26,0);
        vcdp->declQuad(c+70179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_4_data_0", false,-1, 40,0);
        vcdp->declQuad(c+70181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_4_data_1", false,-1, 40,0);
        vcdp->declQuad(c+70183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_4_data_2", false,-1, 40,0);
        vcdp->declQuad(c+70185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_4_data_3", false,-1, 40,0);
        vcdp->declBit(c+49207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_4_valid_0", false,-1);
        vcdp->declBit(c+49208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_4_valid_1", false,-1);
        vcdp->declBit(c+49209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_4_valid_2", false,-1);
        vcdp->declBit(c+49210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_4_valid_3", false,-1);
        vcdp->declBus(c+70187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_5_tag", false,-1, 26,0);
        vcdp->declQuad(c+70188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_5_data_0", false,-1, 40,0);
        vcdp->declQuad(c+70190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_5_data_1", false,-1, 40,0);
        vcdp->declQuad(c+70192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_5_data_2", false,-1, 40,0);
        vcdp->declQuad(c+70194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_5_data_3", false,-1, 40,0);
        vcdp->declBit(c+49211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_5_valid_0", false,-1);
        vcdp->declBit(c+49212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_5_valid_1", false,-1);
        vcdp->declBit(c+49213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_5_valid_2", false,-1);
        vcdp->declBit(c+49214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_5_valid_3", false,-1);
        vcdp->declBus(c+70196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_6_tag", false,-1, 26,0);
        vcdp->declQuad(c+70197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_6_data_0", false,-1, 40,0);
        vcdp->declQuad(c+70199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_6_data_1", false,-1, 40,0);
        vcdp->declQuad(c+70201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_6_data_2", false,-1, 40,0);
        vcdp->declQuad(c+70203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_6_data_3", false,-1, 40,0);
        vcdp->declBit(c+49215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_6_valid_0", false,-1);
        vcdp->declBit(c+49216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_6_valid_1", false,-1);
        vcdp->declBit(c+49217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_6_valid_2", false,-1);
        vcdp->declBit(c+49218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_6_valid_3", false,-1);
        vcdp->declBus(c+70205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_7_tag", false,-1, 26,0);
        vcdp->declQuad(c+70206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_7_data_0", false,-1, 40,0);
        vcdp->declQuad(c+70208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_7_data_1", false,-1, 40,0);
        vcdp->declQuad(c+70210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_7_data_2", false,-1, 40,0);
        vcdp->declQuad(c+70212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_7_data_3", false,-1, 40,0);
        vcdp->declBit(c+49219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_7_valid_0", false,-1);
        vcdp->declBit(c+49220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_7_valid_1", false,-1);
        vcdp->declBit(c+49221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_7_valid_2", false,-1);
        vcdp->declBit(c+49222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sectored_entries_0_7_valid_3", false,-1);
        vcdp->declBus(c+70214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_0_level", false,-1, 1,0);
        vcdp->declBus(c+70215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_0_tag", false,-1, 26,0);
        vcdp->declQuad(c+70216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_0_data_0", false,-1, 40,0);
        vcdp->declBit(c+49223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_0_valid_0", false,-1);
        vcdp->declBus(c+70218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_1_level", false,-1, 1,0);
        vcdp->declBus(c+70219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_1_tag", false,-1, 26,0);
        vcdp->declQuad(c+70220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_1_data_0", false,-1, 40,0);
        vcdp->declBit(c+49224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_1_valid_0", false,-1);
        vcdp->declBus(c+70222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_2_level", false,-1, 1,0);
        vcdp->declBus(c+70223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_2_tag", false,-1, 26,0);
        vcdp->declQuad(c+70224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_2_data_0", false,-1, 40,0);
        vcdp->declBit(c+49225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_2_valid_0", false,-1);
        vcdp->declBus(c+70226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_3_level", false,-1, 1,0);
        vcdp->declBus(c+70227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_3_tag", false,-1, 26,0);
        vcdp->declQuad(c+70228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_3_data_0", false,-1, 40,0);
        vcdp->declBit(c+49226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_entries_3_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__355(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+70230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker special_entry_level", false,-1, 1,0);
        vcdp->declBus(c+70231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker special_entry_tag", false,-1, 26,0);
        vcdp->declQuad(c+70232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker special_entry_data_0", false,-1, 40,0);
        vcdp->declBit(c+49227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker special_entry_valid_0", false,-1);
        vcdp->declBus(c+49228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state", false,-1, 1,0);
        vcdp->declBus(c+69927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_refill_tag", false,-1, 26,0);
        vcdp->declBus(c+70234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_superpage_repl_addr", false,-1, 1,0);
        vcdp->declBus(c+70235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_sectored_repl_addr", false,-1, 2,0);
        vcdp->declBit(c+70236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_sectored_hit_valid", false,-1);
        vcdp->declBus(c+70237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_sectored_hit_bits", false,-1, 2,0);
        vcdp->declBit(c+69928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_need_gpa", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker priv_s", false,-1);
        vcdp->declBit(c+69932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker priv_uses_vm", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker stage1_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker vm_enabled", false,-1);
        vcdp->declBus(c+70238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker refill_ppn", false,-1, 19,0);
        vcdp->declBit(c+11569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker invalidate_refill", false,-1);
        vcdp->declBus(c+70239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_res", false,-1, 1,0);
        vcdp->declBit(c+70240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_ignore", false,-1);
        vcdp->declBit(c+70241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_ignore_1", false,-1);
        vcdp->declBus(c+70242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn", false,-1, 27,0);
        vcdp->declQuad(c+69923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_physaddr", false,-1, 39,0);
        vcdp->declBus(c+69916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_priv", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker legal_address", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker cacheable", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker deny_access_to_debug", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker prot_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker prot_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker prot_x", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker prot_eff", false,-1);
        vcdp->declBit(c+11570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sector_hits_0", false,-1);
        vcdp->declBit(c+11571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sector_hits_1", false,-1);
        vcdp->declBit(c+11572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sector_hits_2", false,-1);
        vcdp->declBit(c+11573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sector_hits_3", false,-1);
        vcdp->declBit(c+11574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sector_hits_4", false,-1);
        vcdp->declBit(c+11575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sector_hits_5", false,-1);
        vcdp->declBit(c+11576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sector_hits_6", false,-1);
        vcdp->declBit(c+11577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker sector_hits_7", false,-1);
        vcdp->declBit(c+49229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_tagMatch", false,-1);
        vcdp->declBit(c+70243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_ignore_1", false,-1);
        vcdp->declBit(c+11578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_0", false,-1);
        vcdp->declBit(c+49230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_tagMatch_1", false,-1);
        vcdp->declBit(c+70244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_ignore_4", false,-1);
        vcdp->declBit(c+11579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_1", false,-1);
        vcdp->declBit(c+49231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_tagMatch_2", false,-1);
        vcdp->declBit(c+70245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_ignore_7", false,-1);
        vcdp->declBit(c+11580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_2", false,-1);
        vcdp->declBit(c+49232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_tagMatch_3", false,-1);
        vcdp->declBit(c+70246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_ignore_10", false,-1);
        vcdp->declBit(c+11581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker superpage_hits_3", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_idx", false,-1, 1,0);
        vcdp->declBit(c+70247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_0", false,-1);
        vcdp->declBit(c+70248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_1", false,-1);
        vcdp->declBit(c+70249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_2", false,-1);
        vcdp->declBit(c+70250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_0", false,-1);
        vcdp->declBit(c+70251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_0_1", false,-1);
        vcdp->declBit(c+70252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_1_1", false,-1);
        vcdp->declBit(c+70253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_2_1", false,-1);
        vcdp->declBit(c+70254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_3_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_1", false,-1);
        vcdp->declBit(c+70255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_0_2", false,-1);
        vcdp->declBit(c+70256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_1_2", false,-1);
        vcdp->declBit(c+70257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_2_2", false,-1);
        vcdp->declBit(c+70258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_3_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_2", false,-1);
        vcdp->declBit(c+70259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_0_3", false,-1);
        vcdp->declBit(c+70260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_1_3", false,-1);
        vcdp->declBit(c+70261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_2_3", false,-1);
        vcdp->declBit(c+70262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_3_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_3", false,-1);
        vcdp->declBit(c+70263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_0_4", false,-1);
        vcdp->declBit(c+70264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_1_4", false,-1);
        vcdp->declBit(c+70265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_2_4", false,-1);
        vcdp->declBit(c+70266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_3_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_4", false,-1);
        vcdp->declBit(c+70267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_0_5", false,-1);
        vcdp->declBit(c+70268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_1_5", false,-1);
        vcdp->declBit(c+70269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_2_5", false,-1);
        vcdp->declBit(c+70270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_3_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_5", false,-1);
        vcdp->declBit(c+70271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_0_6", false,-1);
        vcdp->declBit(c+70272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_1_6", false,-1);
        vcdp->declBit(c+70273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_2_6", false,-1);
        vcdp->declBit(c+70274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_3_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_6", false,-1);
        vcdp->declBit(c+70275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_0_7", false,-1);
        vcdp->declBit(c+70276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_1_7", false,-1);
        vcdp->declBit(c+70277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_2_7", false,-1);
        vcdp->declBit(c+70278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_virtualMatch_3_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_9", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_11", false,-1);
        vcdp->declBit(c+49233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_tagMatch_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hitsVec_12", false,-1);
        vcdp->declBus(c+70279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker real_hits_lo", false,-1, 5,0);
        vcdp->declBus(c+70280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker real_hits", false,-1, 12,0);
        vcdp->declBus(c+70281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hits", false,-1, 13,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker newEntry_g", false,-1);
    }
}

void VTestHarness::traceInitThis__356(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker newEntry_sr", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker newEntry_sw", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker newEntry_sx", false,-1);
        vcdp->declBus(c+70282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker special_entry_data_0_lo_lo", false,-1, 4,0);
        vcdp->declBus(c+70283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker special_entry_data_0_lo", false,-1, 10,0);
        vcdp->declBus(c+70284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker special_entry_data_0_hi_lo", false,-1, 4,0);
        vcdp->declBus(c+103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker waddr_1", false,-1, 2,0);
        vcdp->declBus(c+70285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker idx", false,-1, 1,0);
        vcdp->declBus(c+70286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ppn_res", false,-1, 1,0);
        vcdp->declBus(c+70287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ppn_res_1", false,-1, 1,0);
        vcdp->declBus(c+70288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ppn_res_2", false,-1, 1,0);
        vcdp->declBus(c+70289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ppn_res_3", false,-1, 1,0);
        vcdp->declBus(c+70239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ppn_res_4", false,-1, 1,0);
        vcdp->declBus(c+70238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ppn", false,-1, 19,0);
        vcdp->declBus(c+70290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ptw_ae_array_lo", false,-1, 5,0);
        vcdp->declBus(c+104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ptw_ae_array", false,-1, 13,0);
        vcdp->declBus(c+70291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker final_ae_array_lo", false,-1, 5,0);
        vcdp->declBus(c+70292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker final_ae_array", false,-1, 13,0);
        vcdp->declBus(c+70293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ptw_gf_array_lo", false,-1, 5,0);
        vcdp->declBus(c+70294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ptw_gf_array", false,-1, 13,0);
        vcdp->declBus(c+70295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker priv_rw_ok_lo", false,-1, 5,0);
        vcdp->declBus(c+105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker priv_rw_ok", false,-1, 12,0);
        vcdp->declBus(c+70296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_array_lo", false,-1, 5,0);
        vcdp->declBus(c+70297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_array_lo_1", false,-1, 5,0);
        vcdp->declBus(c+106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_array", false,-1, 13,0);
        vcdp->declBus(c+70298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker w_array_lo", false,-1, 5,0);
        vcdp->declBus(c+107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker w_array", false,-1, 13,0);
        vcdp->declBus(c+70299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pr_array_lo", false,-1, 5,0);
        vcdp->declBus(c+108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pr_array", false,-1, 13,0);
        vcdp->declBus(c+70300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pw_array_lo", false,-1, 5,0);
        vcdp->declBus(c+109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pw_array", false,-1, 13,0);
        vcdp->declBus(c+70301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker eff_array_lo", false,-1, 5,0);
        vcdp->declBus(c+70302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker eff_array", false,-1, 13,0);
        vcdp->declBus(c+70303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker c_array_lo", false,-1, 5,0);
        vcdp->declBus(c+110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker c_array", false,-1, 13,0);
        vcdp->declBus(c+70304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ppp_array_lo", false,-1, 5,0);
        vcdp->declBus(c+70305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ppp_array", false,-1, 13,0);
        vcdp->declBus(c+70306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker paa_array_lo", false,-1, 5,0);
        vcdp->declBus(c+70307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker paa_array", false,-1, 13,0);
        vcdp->declBus(c+70308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pal_array_lo", false,-1, 5,0);
        vcdp->declBus(c+70309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pal_array", false,-1, 13,0);
        vcdp->declBus(c+111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ppp_array_if_cached", false,-1, 13,0);
        vcdp->declBus(c+112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker paa_array_if_cached", false,-1, 13,0);
        vcdp->declBus(c+113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pal_array_if_cached", false,-1, 13,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker misaligned", false,-1);
        vcdp->declQuad(c+69923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker bad_va_maskedVAddr", false,-1, 39,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker bad_va", false,-1);
        vcdp->declBit(c+49234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker cmd_lrsc", false,-1);
        vcdp->declBit(c+11582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker cmd_amo_logical", false,-1);
        vcdp->declBit(c+11583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker cmd_amo_arithmetic", false,-1);
        vcdp->declBit(c+49235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker cmd_put_partial", false,-1);
        vcdp->declBit(c+11584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker cmd_read", false,-1);
        vcdp->declBit(c+11585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker cmd_write", false,-1);
        vcdp->declBit(c+11586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker cmd_write_perms", false,-1);
        vcdp->declBus(c+11587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ae_array", false,-1, 13,0);
        vcdp->declBus(c+11588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ae_ld_array", false,-1, 13,0);
        vcdp->declBus(c+11589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker ae_st_array", false,-1, 13,0);
        vcdp->declBus(c+11590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pf_ld_array", false,-1, 13,0);
        vcdp->declBus(c+11591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pf_st_array", false,-1, 13,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker tlb_hit_if_not_gpa_miss", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker tlb_miss", false,-1);
        vcdp->declBus(c+49236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0", false,-1, 6,0);
        vcdp->declBus(c+49237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_reg_1", false,-1, 2,0);
        vcdp->declBus(c+11592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hi_1", false,-1, 3,0);
        vcdp->declBus(c+11593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker lo_1", false,-1, 3,0);
        vcdp->declBus(c+11594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hi_2", false,-1, 1,0);
        vcdp->declBus(c+11595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker lo_2", false,-1, 1,0);
        vcdp->declBus(c+11596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0_touch_way_sized", false,-1, 2,0);
        vcdp->declBit(c+11597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0_set_left_older", false,-1);
        vcdp->declBus(c+49238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0_left_subtree_state", false,-1, 2,0);
        vcdp->declBus(c+49239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0_right_subtree_state", false,-1, 2,0);
        vcdp->declBit(c+11598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0_set_left_older_1", false,-1);
        vcdp->declBit(c+49240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0_left_subtree_state_1", false,-1);
        vcdp->declBit(c+49241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0_right_subtree_state_1", false,-1);
        vcdp->declBit(c+49242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0_left_subtree_state_2", false,-1);
        vcdp->declBit(c+49243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_vec_0_right_subtree_state_2", false,-1);
        vcdp->declBus(c+11599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker hi_4", false,-1, 1,0);
        vcdp->declBus(c+11600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker lo_4", false,-1, 1,0);
        vcdp->declBus(c+11601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_reg_touch_way_sized", false,-1, 1,0);
        vcdp->declBit(c+11602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_reg_set_left_older", false,-1);
        vcdp->declBit(c+49244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_reg_left_subtree_state", false,-1);
        vcdp->declBit(c+49245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker state_reg_right_subtree_state", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightTwo", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftTwo", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightTwo_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightTwo_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftTwo_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_5", false,-1);
    }
}

void VTestHarness::traceInitThis__357(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightTwo_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftTwo_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_9", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftTwo_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_leftOne_11", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_9", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightTwo_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightTwo_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightOne_11", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits_rightTwo_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker multipleHits", false,-1);
        vcdp->declBit(c+49246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_superpage_repl_addr_left_subtree_older", false,-1);
        vcdp->declBus(c+49247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_superpage_repl_addr_valids", false,-1, 3,0);
        vcdp->declBit(c+49248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_sectored_repl_addr_left_subtree_older", false,-1);
        vcdp->declBit(c+49249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_sectored_repl_addr_left_subtree_older_1", false,-1);
        vcdp->declBit(c+49250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_sectored_repl_addr_left_subtree_older_2", false,-1);
        vcdp->declBus(c+11603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker r_sectored_repl_addr_valids", false,-1, 7,0);
        vcdp->declBus(c+69933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_u", false,-1);
        vcdp->declBit(c+69935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_ae_final", false,-1);
        vcdp->declBit(c+69937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_gf", false,-1);
        vcdp->declBit(c+69938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_sw", false,-1);
        vcdp->declBit(c+69939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_sx", false,-1);
        vcdp->declBit(c+69940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_sr", false,-1);
        vcdp->declBit(c+69941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_pw", false,-1);
        vcdp->declBit(c+69942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_px", false,-1);
        vcdp->declBit(c+69943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_pr", false,-1);
        vcdp->declBit(c+69944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_ppp", false,-1);
        vcdp->declBit(c+69945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_pal", false,-1);
        vcdp->declBit(c+69946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_paa", false,-1);
        vcdp->declBit(c+69947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_eff", false,-1);
        vcdp->declBit(c+69948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_x_c", false,-1);
        vcdp->declBus(c+69933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_u", false,-1);
        vcdp->declBit(c+69935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_ae_ptw", false,-1);
        vcdp->declBit(c+69936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_ae_final", false,-1);
        vcdp->declBit(c+69937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_gf", false,-1);
        vcdp->declBit(c+69938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_sw", false,-1);
        vcdp->declBit(c+69939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_sx", false,-1);
        vcdp->declBit(c+69940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_sr", false,-1);
        vcdp->declBit(c+69941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_pw", false,-1);
        vcdp->declBit(c+69942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_px", false,-1);
        vcdp->declBit(c+69943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_pr", false,-1);
        vcdp->declBit(c+69944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_ppp", false,-1);
        vcdp->declBit(c+69945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_pal", false,-1);
        vcdp->declBit(c+69946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_paa", false,-1);
        vcdp->declBit(c+69947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_eff", false,-1);
        vcdp->declBit(c+69948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker mpu_ppn_barrier io_y_c", false,-1);
        vcdp->declBus(c+69914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_prv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_6_cfg_x", false,-1);
    }
}

void VTestHarness::traceInitThis__358(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+69931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_addr", false,-1, 31,0);
        vcdp->declBus(c+48720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_size", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp io_x", false,-1);
        vcdp->declBit(c+70310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp default_", false,-1);
        vcdp->declBus(c+49251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMask", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbMatch", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMatch", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsLess", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsEqual", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsLess_1", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsEqual_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_ignore", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesLowerBound", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesUpperBound", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_rangeAligned", false,-1);
        vcdp->declBit(c+49252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_pow2Aligned", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_cfg_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_cfg_x", false,-1);
        vcdp->declBus(c+49251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMask_1", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbMatch_1", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMatch_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsLess_2", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsEqual_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_ignore_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesLowerBound_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesUpperBound_1", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_rangeAligned_1", false,-1);
        vcdp->declBit(c+49252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_pow2Aligned_1", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_1", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_1_cfg_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_1_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_1_cfg_x", false,-1);
        vcdp->declBus(c+49251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMask_2", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbMatch_2", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMatch_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsLess_4", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsEqual_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_ignore_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesLowerBound_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesUpperBound_2", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_rangeAligned_2", false,-1);
        vcdp->declBit(c+49252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_pow2Aligned_2", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_2", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_2_cfg_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_2_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_2_cfg_x", false,-1);
        vcdp->declBus(c+49251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMask_3", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbMatch_3", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMatch_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsLess_6", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsEqual_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_ignore_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesLowerBound_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesUpperBound_3", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_rangeAligned_3", false,-1);
        vcdp->declBit(c+49252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_pow2Aligned_3", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_3", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_3_cfg_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_3_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_3_cfg_x", false,-1);
        vcdp->declBus(c+49251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMask_4", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbMatch_4", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMatch_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsLess_8", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsEqual_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_8", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_9", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_ignore_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesLowerBound_4", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesUpperBound_4", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_rangeAligned_4", false,-1);
        vcdp->declBit(c+49252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_pow2Aligned_4", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_4", false,-1);
    }
}

void VTestHarness::traceInitThis__359(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_4_cfg_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_4_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_4_cfg_x", false,-1);
        vcdp->declBus(c+49251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMask_5", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbMatch_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMatch_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsLess_10", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsEqual_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_10", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_11", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_ignore_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesLowerBound_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesUpperBound_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_rangeAligned_5", false,-1);
        vcdp->declBit(c+49252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_pow2Aligned_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_5", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_5_cfg_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_5_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_5_cfg_x", false,-1);
        vcdp->declBus(c+49251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMask_6", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbMatch_6", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMatch_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsLess_12", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbsEqual_12", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_12", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_13", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_ignore_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesLowerBound_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesUpperBound_6", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_rangeAligned_6", false,-1);
        vcdp->declBit(c+49252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_pow2Aligned_6", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_6", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_6_cfg_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_6_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_6_cfg_x", false,-1);
        vcdp->declBus(c+49251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMask_7", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_msbMatch_7", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbMatch_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_lsbsLess_15", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_hit_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_ignore_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_straddlesUpperBound_7", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_rangeAligned_7", false,-1);
        vcdp->declBit(c+49252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_pow2Aligned_7", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_aligned_7", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_7_cfg_r", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_7_cfg_w", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker pmp res_cur_7_cfg_x", false,-1);
        vcdp->declBus(c+69949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_u", false,-1);
        vcdp->declBit(c+69951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_ae_final", false,-1);
        vcdp->declBit(c+69953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_gf", false,-1);
        vcdp->declBit(c+69954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_sw", false,-1);
        vcdp->declBit(c+69955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_sx", false,-1);
        vcdp->declBit(c+69956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_sr", false,-1);
        vcdp->declBit(c+69957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_pw", false,-1);
        vcdp->declBit(c+69958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_px", false,-1);
        vcdp->declBit(c+69959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_pr", false,-1);
        vcdp->declBit(c+69960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_ppp", false,-1);
        vcdp->declBit(c+69961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_pal", false,-1);
        vcdp->declBit(c+69962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_paa", false,-1);
        vcdp->declBit(c+69963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_eff", false,-1);
        vcdp->declBit(c+69964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_x_c", false,-1);
        vcdp->declBus(c+69949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_u", false,-1);
        vcdp->declBit(c+69951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_ae_ptw", false,-1);
        vcdp->declBit(c+69952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_ae_final", false,-1);
        vcdp->declBit(c+69953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_gf", false,-1);
        vcdp->declBit(c+69954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_sw", false,-1);
        vcdp->declBit(c+69955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_sx", false,-1);
        vcdp->declBit(c+69956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_sr", false,-1);
        vcdp->declBit(c+69957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_pw", false,-1);
        vcdp->declBit(c+69958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_px", false,-1);
        vcdp->declBit(c+69959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_pr", false,-1);
        vcdp->declBit(c+69960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_ppp", false,-1);
        vcdp->declBit(c+69961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_pal", false,-1);
        vcdp->declBit(c+69962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_paa", false,-1);
        vcdp->declBit(c+69963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_eff", false,-1);
        vcdp->declBit(c+69964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier io_y_c", false,-1);
        vcdp->declBus(c+69965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_u", false,-1);
        vcdp->declBit(c+69967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_ae_final", false,-1);
        vcdp->declBit(c+69969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_gf", false,-1);
        vcdp->declBit(c+69970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_sw", false,-1);
        vcdp->declBit(c+69971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_sx", false,-1);
        vcdp->declBit(c+69972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_sr", false,-1);
        vcdp->declBit(c+69973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_pw", false,-1);
        vcdp->declBit(c+69974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_px", false,-1);
        vcdp->declBit(c+69975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_pr", false,-1);
        vcdp->declBit(c+69976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_ppp", false,-1);
        vcdp->declBit(c+69977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_pal", false,-1);
        vcdp->declBit(c+69978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_paa", false,-1);
        vcdp->declBit(c+69979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_eff", false,-1);
        vcdp->declBit(c+69980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_x_c", false,-1);
        vcdp->declBus(c+69965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_u", false,-1);
        vcdp->declBit(c+69967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_ae_ptw", false,-1);
    }
}

void VTestHarness::traceInitThis__360(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_ae_final", false,-1);
        vcdp->declBit(c+69969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_gf", false,-1);
        vcdp->declBit(c+69970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_sw", false,-1);
        vcdp->declBit(c+69971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_sx", false,-1);
        vcdp->declBit(c+69972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_sr", false,-1);
        vcdp->declBit(c+69973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_pw", false,-1);
        vcdp->declBit(c+69974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_px", false,-1);
        vcdp->declBit(c+69975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_pr", false,-1);
        vcdp->declBit(c+69976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_ppp", false,-1);
        vcdp->declBit(c+69977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_pal", false,-1);
        vcdp->declBit(c+69978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_paa", false,-1);
        vcdp->declBit(c+69979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_eff", false,-1);
        vcdp->declBit(c+69980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_1 io_y_c", false,-1);
        vcdp->declBus(c+69981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_u", false,-1);
        vcdp->declBit(c+69983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_ae_final", false,-1);
        vcdp->declBit(c+69985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_gf", false,-1);
        vcdp->declBit(c+69986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_sw", false,-1);
        vcdp->declBit(c+69987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_sx", false,-1);
        vcdp->declBit(c+69988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_sr", false,-1);
        vcdp->declBit(c+69989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_pw", false,-1);
        vcdp->declBit(c+69990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_px", false,-1);
        vcdp->declBit(c+69991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_pr", false,-1);
        vcdp->declBit(c+69992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_ppp", false,-1);
        vcdp->declBit(c+69993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_pal", false,-1);
        vcdp->declBit(c+69994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_paa", false,-1);
        vcdp->declBit(c+69995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_eff", false,-1);
        vcdp->declBit(c+69996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_x_c", false,-1);
        vcdp->declBus(c+69981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_u", false,-1);
        vcdp->declBit(c+69983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+69984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_ae_final", false,-1);
        vcdp->declBit(c+69985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_gf", false,-1);
        vcdp->declBit(c+69986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_sw", false,-1);
        vcdp->declBit(c+69987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_sx", false,-1);
        vcdp->declBit(c+69988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_sr", false,-1);
        vcdp->declBit(c+69989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_pw", false,-1);
        vcdp->declBit(c+69990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_px", false,-1);
        vcdp->declBit(c+69991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_pr", false,-1);
        vcdp->declBit(c+69992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_ppp", false,-1);
        vcdp->declBit(c+69993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_pal", false,-1);
        vcdp->declBit(c+69994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_paa", false,-1);
        vcdp->declBit(c+69995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_eff", false,-1);
        vcdp->declBit(c+69996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_2 io_y_c", false,-1);
        vcdp->declBus(c+69997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_u", false,-1);
        vcdp->declBit(c+69999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_ae_final", false,-1);
        vcdp->declBit(c+70001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_gf", false,-1);
        vcdp->declBit(c+70002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_sw", false,-1);
        vcdp->declBit(c+70003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_sx", false,-1);
        vcdp->declBit(c+70004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_sr", false,-1);
        vcdp->declBit(c+70005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_pw", false,-1);
        vcdp->declBit(c+70006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_px", false,-1);
        vcdp->declBit(c+70007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_pr", false,-1);
        vcdp->declBit(c+70008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_ppp", false,-1);
        vcdp->declBit(c+70009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_pal", false,-1);
        vcdp->declBit(c+70010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_paa", false,-1);
        vcdp->declBit(c+70011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_eff", false,-1);
        vcdp->declBit(c+70012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_x_c", false,-1);
        vcdp->declBus(c+69997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_u", false,-1);
        vcdp->declBit(c+69999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_ae_final", false,-1);
        vcdp->declBit(c+70001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_gf", false,-1);
        vcdp->declBit(c+70002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_sw", false,-1);
        vcdp->declBit(c+70003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_sx", false,-1);
        vcdp->declBit(c+70004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_sr", false,-1);
        vcdp->declBit(c+70005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_pw", false,-1);
        vcdp->declBit(c+70006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_px", false,-1);
        vcdp->declBit(c+70007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_pr", false,-1);
        vcdp->declBit(c+70008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_ppp", false,-1);
        vcdp->declBit(c+70009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_pal", false,-1);
        vcdp->declBit(c+70010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_paa", false,-1);
        vcdp->declBit(c+70011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_eff", false,-1);
        vcdp->declBit(c+70012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_3 io_y_c", false,-1);
        vcdp->declBus(c+70013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_u", false,-1);
        vcdp->declBit(c+70015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_ae_final", false,-1);
        vcdp->declBit(c+70017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_gf", false,-1);
        vcdp->declBit(c+70018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_sw", false,-1);
        vcdp->declBit(c+70019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_sx", false,-1);
        vcdp->declBit(c+70020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_sr", false,-1);
        vcdp->declBit(c+70021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_pw", false,-1);
        vcdp->declBit(c+70022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_px", false,-1);
        vcdp->declBit(c+70023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_pr", false,-1);
        vcdp->declBit(c+70024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_ppp", false,-1);
        vcdp->declBit(c+70025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_pal", false,-1);
        vcdp->declBit(c+70026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_paa", false,-1);
        vcdp->declBit(c+70027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_eff", false,-1);
        vcdp->declBit(c+70028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_x_c", false,-1);
        vcdp->declBus(c+70013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_u", false,-1);
        vcdp->declBit(c+70015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_ae_final", false,-1);
        vcdp->declBit(c+70017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_gf", false,-1);
        vcdp->declBit(c+70018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_sw", false,-1);
        vcdp->declBit(c+70019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_sx", false,-1);
        vcdp->declBit(c+70020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_sr", false,-1);
    }
}

void VTestHarness::traceInitThis__361(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+70021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_pw", false,-1);
        vcdp->declBit(c+70022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_px", false,-1);
        vcdp->declBit(c+70023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_pr", false,-1);
        vcdp->declBit(c+70024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_ppp", false,-1);
        vcdp->declBit(c+70025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_pal", false,-1);
        vcdp->declBit(c+70026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_paa", false,-1);
        vcdp->declBit(c+70027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_eff", false,-1);
        vcdp->declBit(c+70028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_4 io_y_c", false,-1);
        vcdp->declBus(c+70029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_u", false,-1);
        vcdp->declBit(c+70031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_ae_final", false,-1);
        vcdp->declBit(c+70033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_gf", false,-1);
        vcdp->declBit(c+70034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_sw", false,-1);
        vcdp->declBit(c+70035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_sx", false,-1);
        vcdp->declBit(c+70036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_sr", false,-1);
        vcdp->declBit(c+70037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_pw", false,-1);
        vcdp->declBit(c+70038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_px", false,-1);
        vcdp->declBit(c+70039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_pr", false,-1);
        vcdp->declBit(c+70040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_ppp", false,-1);
        vcdp->declBit(c+70041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_pal", false,-1);
        vcdp->declBit(c+70042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_paa", false,-1);
        vcdp->declBit(c+70043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_eff", false,-1);
        vcdp->declBit(c+70044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_x_c", false,-1);
        vcdp->declBus(c+70029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_u", false,-1);
        vcdp->declBit(c+70031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_ae_final", false,-1);
        vcdp->declBit(c+70033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_gf", false,-1);
        vcdp->declBit(c+70034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_sw", false,-1);
        vcdp->declBit(c+70035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_sx", false,-1);
        vcdp->declBit(c+70036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_sr", false,-1);
        vcdp->declBit(c+70037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_pw", false,-1);
        vcdp->declBit(c+70038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_px", false,-1);
        vcdp->declBit(c+70039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_pr", false,-1);
        vcdp->declBit(c+70040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_ppp", false,-1);
        vcdp->declBit(c+70041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_pal", false,-1);
        vcdp->declBit(c+70042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_paa", false,-1);
        vcdp->declBit(c+70043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_eff", false,-1);
        vcdp->declBit(c+70044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_5 io_y_c", false,-1);
        vcdp->declBus(c+70045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_u", false,-1);
        vcdp->declBit(c+70047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_ae_final", false,-1);
        vcdp->declBit(c+70049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_gf", false,-1);
        vcdp->declBit(c+70050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_sw", false,-1);
        vcdp->declBit(c+70051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_sx", false,-1);
        vcdp->declBit(c+70052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_sr", false,-1);
        vcdp->declBit(c+70053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_pw", false,-1);
        vcdp->declBit(c+70054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_px", false,-1);
        vcdp->declBit(c+70055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_pr", false,-1);
        vcdp->declBit(c+70056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_ppp", false,-1);
        vcdp->declBit(c+70057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_pal", false,-1);
        vcdp->declBit(c+70058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_paa", false,-1);
        vcdp->declBit(c+70059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_eff", false,-1);
        vcdp->declBit(c+70060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_x_c", false,-1);
        vcdp->declBus(c+70045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_u", false,-1);
        vcdp->declBit(c+70047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_ae_final", false,-1);
        vcdp->declBit(c+70049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_gf", false,-1);
        vcdp->declBit(c+70050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_sw", false,-1);
        vcdp->declBit(c+70051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_sx", false,-1);
        vcdp->declBit(c+70052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_sr", false,-1);
        vcdp->declBit(c+70053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_pw", false,-1);
        vcdp->declBit(c+70054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_px", false,-1);
        vcdp->declBit(c+70055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_pr", false,-1);
        vcdp->declBit(c+70056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_ppp", false,-1);
        vcdp->declBit(c+70057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_pal", false,-1);
        vcdp->declBit(c+70058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_paa", false,-1);
        vcdp->declBit(c+70059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_eff", false,-1);
        vcdp->declBit(c+70060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_6 io_y_c", false,-1);
        vcdp->declBus(c+70061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_u", false,-1);
        vcdp->declBit(c+70063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_ae_final", false,-1);
        vcdp->declBit(c+70065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_gf", false,-1);
        vcdp->declBit(c+70066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_sw", false,-1);
        vcdp->declBit(c+70067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_sx", false,-1);
        vcdp->declBit(c+70068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_sr", false,-1);
        vcdp->declBit(c+70069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_pw", false,-1);
        vcdp->declBit(c+70070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_px", false,-1);
        vcdp->declBit(c+70071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_pr", false,-1);
        vcdp->declBit(c+70072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_ppp", false,-1);
        vcdp->declBit(c+70073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_pal", false,-1);
        vcdp->declBit(c+70074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_paa", false,-1);
        vcdp->declBit(c+70075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_eff", false,-1);
        vcdp->declBit(c+70076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_x_c", false,-1);
        vcdp->declBus(c+70061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_u", false,-1);
        vcdp->declBit(c+70063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_ae_final", false,-1);
        vcdp->declBit(c+70065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_gf", false,-1);
        vcdp->declBit(c+70066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_sw", false,-1);
        vcdp->declBit(c+70067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_sx", false,-1);
        vcdp->declBit(c+70068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_sr", false,-1);
        vcdp->declBit(c+70069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_pw", false,-1);
        vcdp->declBit(c+70070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_px", false,-1);
        vcdp->declBit(c+70071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_pr", false,-1);
        vcdp->declBit(c+70072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_ppp", false,-1);
        vcdp->declBit(c+70073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_pal", false,-1);
    }
}
