INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2025.1.110.2.15
INFO     : Compiled: Jun 21 2025.
INFO     : 
INFO     : Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

INFO     : Reading project database "/home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.xml"
INFO     : Analyzing Verilog file '/opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(186): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(205): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(231): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(279): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(285): compiling module 'EFX_OSC_V3' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(294): compiling module 'EFX_FPLL_V1' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(348): compiling module 'EFX_JTAG_V1' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(357): compiling module 'EFX_JTAG_CTRL' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(364): compiling module 'EFX_LVDS_RX_V1' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(381): compiling module 'EFX_LVDS_TX_V1' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(399): compiling module 'EFX_LVDS_RX_V2' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(426): compiling module 'EFX_LVDS_TX_V2' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(446): compiling module 'EFX_LVDS_BIDIR_V2' [VERI-1018]
INFO     : Reading project database "/home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.xml"
INFO     : ***** Beginning Analysis ... *****
INFO     : default VHDL library search path is now "/opt/efinix/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file '/opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/opt/efinix/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/lalli/Downloads/Efinity_stuff/testing_PLLs/top.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/lalli/Downloads/Efinity_stuff/testing_PLLs/test_counter.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v' [VERI-1482]
INFO     : Analysis took 0.023325 seconds.
INFO     : 	Analysis took 0.02 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 124.4 MB, end = 125.424 MB, delta = 1.024 MB
INFO     : Analysis resident set memory usage: begin = 74.176 MB, end = 75.708 MB, delta = 1.532 MB
INFO     : 	Analysis peak resident set memory usage = 398.352 MB
INFO     : ***** Ending Analysis ... *****
INFO     : ***** Beginning Elaboration ... *****
INFO     : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/top.v(1): compiling module 'top' [VERI-1018]
INFO     : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/test_counter.v(1): compiling module 'test_counter' [VERI-1018]
WARNING  : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/test_counter.v(19): expression size 22 truncated to fit in target size 21 [VERI-1209]
WARNING  : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/test_counter.v(34): expression size 22 truncated to fit in target size 21 [VERI-1209]
INFO     : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v(10): compiling module 'edb_top' [VERI-1018]
INFO     : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v(523): compiling module 'edb_vio_top(NUM_PROBE_IN=2,UUID=128'b11000000101000101001001100110001011011000101101101001100001001101010010011101001111000100101110001100001001010100111101011101000,PROBE_IN0_WIDTH=256,PROBE_IN1_WIDTH=256,PROBE_OUT0_INIT_VAL=256'b0)' [VERI-1018]
INFO     : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v(1084): compiling module 'vio_core(INT_WIDTH=512,PROBE_OUT_INIT_VAL=1'b0,UUID=128'b11000000101000101001001100110001011011000101101101001100001001101010010011101001111000100101110001100001001010100111101011101000)' [VERI-1018]
INFO     : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v(303): compiling module 'edb_adbg_crc32' [VERI-1018]
INFO     : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v(1881): compiling module 'syncer' [VERI-1018]
WARNING  : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v(1864): cannot index into scalar type parameter/localparam 'PROBE_OUT_INIT_VAL' [VERI-2572]
INFO     : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v(381): compiling module 'debug_hub' [VERI-1018]
INFO     : Elaboration took 0.0738047 seconds.
INFO     : 	Elaboration took 0.07 seconds (approximately) in total CPU time.
INFO     : Elaboration virtual memory usage: begin = 125.424 MB, end = 138.736 MB, delta = 13.312 MB
INFO     : Elaboration resident set memory usage: begin = 75.708 MB, end = 88.948 MB, delta = 13.24 MB
INFO     : 	Elaboration peak resident set memory usage = 398.352 MB
INFO     : ***** Ending Elaboration ... *****
INFO     : ... Setting Synthesis Option: mode=speed
INFO     : ***** Beginning Reading Mapping Library ... *****
INFO     : Analyzing Verilog file '/opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(8): compiling module 'EFX_ADD' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(21): compiling module 'EFX_FF' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(38): compiling module 'EFX_COMB4' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(48): compiling module 'EFX_GBUFCE' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(57): compiling module 'EFX_LUT4' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(65): compiling module 'EFX_MULT' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(100): compiling module 'EFX_DSP48' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(156): compiling module 'EFX_DSP24' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(209): compiling module 'EFX_DSP12' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(262): compiling module 'EFX_RAM_4K' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(322): compiling module 'EFX_RAM_5K' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(394): compiling module 'EFX_DPRAM_5K' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(499): compiling module 'RAMB5' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(561): compiling module 'EFX_RAM_10K' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(653): compiling module 'EFX_RAM10' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(754): compiling module 'EFX_DPRAM10' [VERI-1018]
INFO     : /opt/efinix/efinity/2025.1/sim_models/maplib/efinix_maplib.v(884): compiling module 'EFX_SRL8' [VERI-1018]
INFO     : Reading Mapping Library took 0.0104274 seconds.
INFO     : 	Reading Mapping Library took 0.01 seconds (approximately) in total CPU time.
INFO     : Reading Mapping Library virtual memory usage: begin = 146.928 MB, end = 146.928 MB, delta = 0 MB
INFO     : Reading Mapping Library resident set memory usage: begin = 98.948 MB, end = 98.948 MB, delta = 0 MB
INFO     : 	Reading Mapping Library peak resident set memory usage = 398.352 MB
INFO     : ***** Ending Reading Mapping Library ... *****
INFO     : ... Pre-synthesis checks begin
INFO     : Module Instance 'gen_probe_in_sync[0].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[0].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[0].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[1].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[1].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[1].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[2].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[2].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[2].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[3].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[3].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[3].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[4].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[4].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[4].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[5].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[5].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[5].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[6].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[6].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[6].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[7].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[7].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[7].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[8].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[8].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[8].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[9].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[9].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[9].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[10].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[10].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[10].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[11].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[11].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[11].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[12].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[12].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[12].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[13].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[13].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[13].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[14].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[14].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[14].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[15].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[15].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[15].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[16].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[16].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[16].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[17].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[17].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[17].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[18].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[18].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[18].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[19].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[19].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[19].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[20].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[20].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[20].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[21].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[21].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[21].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[22].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[22].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[22].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[23].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[23].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[23].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[24].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[24].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[24].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[25].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[25].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[25].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[26].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[26].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[26].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[27].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[27].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[27].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[28].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[28].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[28].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[29].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[29].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[29].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[30].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[30].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[30].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[31].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[31].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[31].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[32].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[32].sync_probe_in_U' input pin 'RSTB' is tied to constant (=0). [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[32].sync_probe_in_U' input pin 'ENB' is tied to constant (=1). [EFX-0266]
INFO     : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0266]
INFO     : Module Instance 'gen_probe_in_sync[33].sync_probe_in_U' input pin 'RSTA' is tied to constant (=0). [EFX-0266]
WARNING  : Removing redundant signal : bscan_DRCK. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1092) [EFX-0200]
WARNING  : Removing redundant signal : bscan_RESET. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1093) [EFX-0200]
WARNING  : Removing redundant signal : bscan_RUNTEST. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1094) [EFX-0200]
WARNING  : Removing redundant signal : bscan_SEL. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1095) [EFX-0200]
WARNING  : Removing redundant signal : bscan_TMS. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1099) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[44]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[43]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[42]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[41]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[40]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[39]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[38]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[37]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[36]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[35]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[34]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[33]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[32]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[31]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : Removing redundant signal : edb_user_dr[30]. (/home/lalli/Downloads/Efinity_stuff/testing_PLLs/debug_top.v:1106) [EFX-0200]
WARNING  : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0200]
INFO     : ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 398352KB)
INFO     : ... NameSpace init begin
INFO     : ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Mapping design "top"
INFO     : ... Hierarchical pre-synthesis "test_counter" begin
INFO     : ... Hierarchical pre-synthesis "test_counter" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
INFO     : ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Hierarchical pre-synthesis "syncer" begin
INFO     : ... Hierarchical pre-synthesis "syncer" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Hierarchical pre-synthesis "vio_core(INT_WIDTH=512,PROBE_OUT_INIT_VAL=1'b0,UUID=128'b11000000101000101001001100110001011011000101101101001100001001101010010011101001111000100101110001100001001010100111101011101000)" begin
INFO     : ... Hierarchical pre-synthesis "vio_core(INT_WIDTH=512,PROBE_OUT_INIT_VAL=1'b0,UUID=128'b11000000101000101001001100110001011011000101101101001100001001101010010011101001111000100101110001100001001010100111101011101000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Hierarchical pre-synthesis "edb_vio_top(NUM_PROBE_IN=2,UUID=128'b11000000101000101001001100110001011011000101101101001100001001101010010011101001111000100101110001100001001010100111101011101000,PROBE_IN0_WIDTH=256,PROBE_IN1_WIDTH=256,PROBE_OUT0_INIT_VAL=256'b0)" begin
INFO     : ... Hierarchical pre-synthesis "edb_vio_top(NUM_PROBE_IN=2,UUID=128'b11000000101000101001001100110001011011000101101101001100001001101010010011101001111000100101110001100001001010100111101011101000,PROBE_IN0_WIDTH=256,PROBE_IN1_WIDTH=256,PROBE_OUT0_INIT_VAL=256'b0)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Hierarchical pre-synthesis "debug_hub" begin
INFO     : ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Hierarchical pre-synthesis "edb_top" begin
INFO     : ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Hierarchical pre-synthesis "top" begin
INFO     : ... Clock Enable Synthesis Performed on 96 flops.
INFO     : ... Hierarchical pre-synthesis "top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Flat synthesis begin
INFO     : ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Check and break combinational loops begin
INFO     : ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 398352KB)
INFO     : ... Sequential Optimization begin
INFO     : ... Clock Network 'clk_0' with 1304 loads will be considered for sequential optimization.
INFO     : ... Clock Network 'bscan_TCK' with 688 loads will be considered for sequential optimization.
INFO     : ... Clock Network 'clk_1' with 277 loads will be considered for sequential optimization.
INFO     : ... Sequential Optimization deduced 94 equivalent points.
INFO     : ... Sequential Optimization end (Real time : 14s CPU user time : 14s CPU sys time : 1s MEM : 398352KB)
INFO     : ... Setup for logic synthesis begin
INFO     : ... Setup for logic synthesis end (Real time : 0s CPU user time : 14s CPU sys time : 1s MEM : 398352KB)
INFO     : ... LUT mapping begin
INFO     : ... LS, strategy: 3, nd: 690, ed: 2428, lv: 5, pw: 3057.92
INFO     : ... LUT mapping end (Real time : 4s CPU user time : 17s CPU sys time : 3s MEM : 398352KB)
INFO     : ... Post-synthesis Verific netlist creation begin
INFO     : ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 3s MEM : 398352KB)
INFO     : ... Postmap Retiming Optimization begin
INFO     : ... Clock Network 'clk_0~clk_0' with 1297 loads will be considered for retiming optimization.
INFO     : ... Clock Network 'bscan_TCK~bscan_TCK' with 686 loads will be considered for retiming optimization.
INFO     : ... Clock Network 'clk_1~clk_1' with 270 loads will be considered for retiming optimization.
INFO     : ... Performed 0 retime moves.
INFO     : ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 28s CPU sys time : 3s MEM : 398352KB)
INFO     : ***** Beginning VDB Netlist Checker ... *****
WARNING  : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/top.v(2): Input/inout port clk is unconnected and will be removed. [VDB-8003]
WARNING  : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/top.v(10): Input/inout port bscan_DRCK is unconnected and will be removed. [VDB-8003]
WARNING  : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/top.v(12): Input/inout port bscan_TMS is unconnected and will be removed. [VDB-8003]
WARNING  : /home/lalli/Downloads/Efinity_stuff/testing_PLLs/top.v(13): Input/inout port bscan_RUNTEST is unconnected and will be removed. [VDB-8003]
WARNING  : Found 4 warnings in the post-synthesis netlist.
INFO     : VDB Netlist Checker took 0.0062336 seconds.
INFO     : 	VDB Netlist Checker took 0.02 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 299 MB, end = 299 MB, delta = 0 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 199.664 MB, end = 199.664 MB, delta = 0 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 398.352 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Resource Summary 
INFO     : =============================== 
INFO     : EFX_ADD         : 	546
INFO     : EFX_LUT4        : 	663
INFO     : EFX_FF          : 	2226
INFO     : EFX_GBUFCE      : 	3
INFO     : =============================== 
INFO     : ... Post-Map Verilog Writer begin
INFO     : Writing netlist 'top' to Verilog file '/home/lalli/Downloads/Efinity_stuff/testing_PLLs/outflow/testing_PLLs.map.v' [VDB-1030]
INFO     : ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 28s CPU sys time : 3s MEM : 398352KB)
INFO     : The entire flow of EFX_MAP took 30.6284 seconds.
INFO     : 	The entire flow of EFX_MAP took 28.45 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_MAP virtual memory usage: begin = 88.24 MB, end = 299 MB, delta = 210.76 MB
INFO     : The entire flow of EFX_MAP resident set memory usage: begin = 27.944 MB, end = 199.812 MB, delta = 171.868 MB
INFO     : 	The entire flow of EFX_MAP peak resident set memory usage = 398.352 MB
