{"Source Block": ["oh/etx/hdl/etx_io.v@82:92@HdlIdDef", "   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n      // Sync these control bits into our domain\n   always @ (posedge txlclk_p) begin\n\n      txenb_sync <= {ecfg_tx_enable, txenb_sync[1]};\n"], "Clone Blocks": [["oh/etx/hdl/etx_io.v@76:86", "   \n   //#############################\n   //# Serializer instantiations\n   //#############################\n\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n"], ["oh/etx/hdl/etx_io.v@79:89", "   //#############################\n\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n      // Sync these control bits into our domain\n"], ["oh/etx/hdl/etx_io.v@81:91", "   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n      // Sync these control bits into our domain\n   always @ (posedge txlclk_p) begin\n\n"], ["oh/etx/hdl/etx_io.v@80:90", "\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n      // Sync these control bits into our domain\n   always @ (posedge txlclk_p) begin\n"], ["oh/etx/hdl/etx_io.v@77:87", "   //#############################\n   //# Serializer instantiations\n   //#############################\n\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n"], ["oh/etx/hdl/etx_io.v@78:88", "   //# Serializer instantiations\n   //#############################\n\n   reg [63:0]   pdata;\n   reg [7:0]    pframe;\n   reg [1:0]    txenb_sync;\n   wire         txenb = txenb_sync[0];\n   reg [1:0]    txgpio_sync;\n   wire         txgpio = txgpio_sync[0];\n   integer      n;\n   \n"]], "Diff Content": {"Delete": [[87, "   integer      n;\n"]], "Add": [[87, "   always @ (posedge tx_lclk_par) \n"], [87, "     begin\n"], [87, "\ttxenb_sync <= {ecfg_tx_enable, txenb_sync[1]};\n"], [87, "\ttxgpio_sync <= {ecfg_tx_gpio_mode, txgpio_sync[1]};      \n"], [87, "\tif(txgpio) \n"], [87, "\t  begin\n"], [87, "             pframe <= {8{ecfg_dataout[8]}};           \n"], [87, "             for(n=0; n<8; n=n+1)\n"], [87, "               pdata[n*8+7 -: 8] <= ecfg_dataout[7:0];\t   \n"], [87, "\t  end else if(txenb) \n"], [87, "\t    begin\n"], [87, "               pframe[7:0]  <= tx_frame_par[7:0];\n"], [87, "               pdata[63:0]  <= tx_data_par[63:0];         \n"], [87, "\t    end \n"], [87, "\t  else \n"], [87, "\t    begin\t   \n"], [87, "               pframe[7:0] <= 8'd0;\n"], [87, "               pdata[63:0] <= 64'd0;\t   \n"], [87, "\t    end\n"], [87, "     end\n"]]}}