

================================================================
== Vitis HLS Report for 'p2s'
================================================================
* Date:           Sat Apr 17 23:37:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ParallelToSerial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.773 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_in_read = read i4 @_ssdm_op_Read.ap_none.i4, i4 %data_in"   --->   Operation 2 'read' 'data_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%begin_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %begin_r"   --->   Operation 3 'read' 'begin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i4 %data_in_read"   --->   Operation 4 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %begin_r"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %begin_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %data_in"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%count_load = load i8 %count" [ParallelToSerial/p2s.cpp:23]   --->   Operation 17 'load' 'count_load' <Predicate = (!begin_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%select_ln17 = select i1 %begin_read, i8 0, i8 %count_load" [ParallelToSerial/p2s.cpp:17]   --->   Operation 18 'select' 'select_ln17' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln23 = icmp_eq  i8 %select_ln17, i8 0" [ParallelToSerial/p2s.cpp:23]   --->   Operation 19 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void, void" [ParallelToSerial/p2s.cpp:23]   --->   Operation 20 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln29 = icmp_slt  i8 %select_ln17, i8 3" [ParallelToSerial/p2s.cpp:29]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %start_r, i1 0"   --->   Operation 22 'write' 'write_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void, void" [ParallelToSerial/p2s.cpp:29]   --->   Operation 23 'br' 'br_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln35 = icmp_eq  i8 %select_ln17, i8 3" [ParallelToSerial/p2s.cpp:35]   --->   Operation 24 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln23 & !icmp_ln29)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void, void" [ParallelToSerial/p2s.cpp:35]   --->   Operation 25 'br' 'br_ln35' <Predicate = (!icmp_ln23 & !icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 0" [ParallelToSerial/p2s.cpp:44]   --->   Operation 26 'write' 'write_ln44' <Predicate = (!icmp_ln23 & !icmp_ln29 & !icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.50ns)   --->   "%br_ln0 = br void %mergeST"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln23 & !icmp_ln29 & !icmp_ln35)> <Delay = 0.50>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 1" [ParallelToSerial/p2s.cpp:37]   --->   Operation 28 'write' 'write_ln37' <Predicate = (!icmp_ln23 & !icmp_ln29 & icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %data_in_read, i32 3"   --->   Operation 29 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln23 & !icmp_ln29 & icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %data_out, i1 %p_Result_2" [ParallelToSerial/p2s.cpp:38]   --->   Operation 30 'write' 'write_ln38' <Predicate = (!icmp_ln23 & !icmp_ln29 & icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.50ns)   --->   "%br_ln40 = br void %mergeST" [ParallelToSerial/p2s.cpp:40]   --->   Operation 31 'br' 'br_ln40' <Predicate = (!icmp_ln23 & !icmp_ln29 & icmp_ln35)> <Delay = 0.50>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 0" [ParallelToSerial/p2s.cpp:31]   --->   Operation 32 'write' 'write_ln31' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.87ns)   --->   "%add_ln32 = add i8 %select_ln17, i8 1" [ParallelToSerial/p2s.cpp:32]   --->   Operation 33 'add' 'add_ln32' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%trunc_ln819 = trunc i8 %select_ln17"   --->   Operation 34 'trunc' 'trunc_ln819' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%shl_ln819 = shl i4 1, i4 %trunc_ln819"   --->   Operation 35 'shl' 'shl_ln819' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%and_ln819 = and i4 %shl_ln819, i4 %data_in_read"   --->   Operation 36 'and' 'and_ln819' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.72ns) (out node of the LUT)   --->   "%p_Result_1 = icmp_ne  i4 %and_ln819, i4 0"   --->   Operation 37 'icmp' 'p_Result_1' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %data_out, i1 %p_Result_1" [ParallelToSerial/p2s.cpp:32]   --->   Operation 38 'write' 'write_ln32' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.50ns)   --->   "%br_ln33 = br void %mergeST" [ParallelToSerial/p2s.cpp:33]   --->   Operation 39 'br' 'br_ln33' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.50>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %start_r, i1 1" [ParallelToSerial/p2s.cpp:24]   --->   Operation 40 'write' 'write_ln24' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 0" [ParallelToSerial/p2s.cpp:25]   --->   Operation 41 'write' 'write_ln25' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %data_out, i1 %p_Result_s" [ParallelToSerial/p2s.cpp:26]   --->   Operation 42 'write' 'write_ln26' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.50ns)   --->   "%br_ln27 = br void %mergeST" [ParallelToSerial/p2s.cpp:27]   --->   Operation 43 'br' 'br_ln27' <Predicate = (icmp_ln23)> <Delay = 0.50>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%count_new_0 = phi i8 1, void, i8 %add_ln32, void, i8 4, void, i8 4, void" [ParallelToSerial/p2s.cpp:32]   --->   Operation 44 'phi' 'count_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln19 = store i8 %count_new_0, i8 %count" [ParallelToSerial/p2s.cpp:19]   --->   Operation 45 'store' 'store_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [ParallelToSerial/p2s.cpp:47]   --->   Operation 46 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ begin_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ end_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_in_read      (read         ) [ 00]
begin_read        (read         ) [ 01]
p_Result_s        (trunc        ) [ 00]
spectopmodule_ln0 (spectopmodule) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
count_load        (load         ) [ 00]
select_ln17       (select       ) [ 00]
icmp_ln23         (icmp         ) [ 01]
br_ln23           (br           ) [ 00]
icmp_ln29         (icmp         ) [ 01]
write_ln0         (write        ) [ 00]
br_ln29           (br           ) [ 00]
icmp_ln35         (icmp         ) [ 01]
br_ln35           (br           ) [ 00]
write_ln44        (write        ) [ 00]
br_ln0            (br           ) [ 00]
write_ln37        (write        ) [ 00]
p_Result_2        (bitselect    ) [ 00]
write_ln38        (write        ) [ 00]
br_ln40           (br           ) [ 00]
write_ln31        (write        ) [ 00]
add_ln32          (add          ) [ 00]
trunc_ln819       (trunc        ) [ 00]
shl_ln819         (shl          ) [ 00]
and_ln819         (and          ) [ 00]
p_Result_1        (icmp         ) [ 00]
write_ln32        (write        ) [ 00]
br_ln33           (br           ) [ 00]
write_ln24        (write        ) [ 00]
write_ln25        (write        ) [ 00]
write_ln26        (write        ) [ 00]
br_ln27           (br           ) [ 00]
count_new_0       (phi          ) [ 00]
store_ln19        (store        ) [ 00]
ret_ln47          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="begin_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="begin_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="start_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="end_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="data_in_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="begin_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="begin_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 write_ln24/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/1 write_ln37/1 write_ln31/1 write_ln25/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/1 write_ln32/1 write_ln26/1 "/>
</bind>
</comp>

<comp id="91" class="1005" name="count_new_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="93" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="count_new_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="count_new_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="4" bw="4" slack="0"/>
<pin id="100" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="4" slack="0"/>
<pin id="102" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_new_0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_Result_s_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="count_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln17_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln23_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln29_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln35_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Result_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln32_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln819_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln819/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shl_ln819_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln819/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="and_ln819_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln819/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Result_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln19_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="110"><net_src comp="54" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="60" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="116" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="116" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="54" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="155"><net_src comp="116" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="161"><net_src comp="116" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="54" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="2"/><net_sink comp="83" pin=2"/></net>

<net id="185"><net_src comp="94" pin="8"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: start_r | {1 }
	Port: end_r | {1 }
	Port: data_out | {1 }
	Port: count | {1 }
 - Input state : 
	Port: p2s : begin_r | {1 }
	Port: p2s : data_in | {1 }
	Port: p2s : count | {1 }
  - Chain level:
	State 1
		select_ln17 : 1
		icmp_ln23 : 2
		br_ln23 : 3
		icmp_ln29 : 2
		br_ln29 : 3
		icmp_ln35 : 2
		br_ln35 : 3
		write_ln38 : 1
		add_ln32 : 2
		trunc_ln819 : 2
		shl_ln819 : 3
		and_ln819 : 4
		p_Result_1 : 4
		write_ln32 : 5
		write_ln26 : 1
		count_new_0 : 3
		store_ln19 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln23_fu_124    |    0    |    11   |
|   icmp   |     icmp_ln29_fu_130    |    0    |    11   |
|          |     icmp_ln35_fu_136    |    0    |    11   |
|          |    p_Result_1_fu_174    |    0    |    9    |
|----------|-------------------------|---------|---------|
|    add   |     add_ln32_fu_151     |    0    |    15   |
|----------|-------------------------|---------|---------|
|    shl   |     shl_ln819_fu_162    |    0    |    9    |
|----------|-------------------------|---------|---------|
|  select  |    select_ln17_fu_116   |    0    |    8    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln819_fu_168    |    0    |    4    |
|----------|-------------------------|---------|---------|
|   read   | data_in_read_read_fu_54 |    0    |    0    |
|          |  begin_read_read_fu_60  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     grp_write_fu_66     |    0    |    0    |
|   write  |     grp_write_fu_74     |    0    |    0    |
|          |     grp_write_fu_83     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    p_Result_s_fu_107    |    0    |    0    |
|          |    trunc_ln819_fu_158   |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|    p_Result_2_fu_142    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    78   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|count_new_0_reg_91|    8   |
+------------------+--------+
|       Total      |    8   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_66 |  p2  |   2  |   1  |    2   |
| grp_write_fu_74 |  p2  |   2  |   1  |    2   |
| grp_write_fu_83 |  p2  |   3  |   1  |    3   ||    14   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    7   || 1.42214 ||    14   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   78   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   14   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    8   |   92   |
+-----------+--------+--------+--------+
