Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri Feb 16 14:21:52 2024
| Host         : SOE-EE-237552 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.681        0.000                      0                 2779        0.146        0.000                      0                 2779        4.500        0.000                       0                  1263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.681        0.000                      0                 2779        0.146        0.000                      0                 2779        4.500        0.000                       0                  1263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 DUM/encode/mid1/temp_encoded_data_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid2/temp_encoded_data_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 1.822ns (24.496%)  route 5.616ns (75.504%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.214     4.145    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X35Y123        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_fdre_C_Q)         0.313     4.458 r  DUM/encode/mid1/temp_encoded_data_reg[112]/Q
                         net (fo=32, routed)          1.223     5.681    DUM/encode/mid1/encoded_data_2[15]
    SLICE_X34Y130        LUT6 (Prop_lut6_I0_O)        0.215     5.896 r  DUM/encode/mid1/g3_b7__61/O
                         net (fo=1, routed)           0.000     5.896    DUM/encode/mid2/DUM1/RiSB/aes02/temp_encoded_data_reg[112]_30
    SLICE_X34Y130        MUXF7 (Prop_muxf7_I1_O)      0.160     6.056 r  DUM/encode/mid2/DUM1/RiSB/aes02/g0_b0__74_i_14/O
                         net (fo=1, routed)           0.000     6.056    DUM/encode/mid2/DUM1/RiSB/aes02/g0_b0__74_i_14_n_0
    SLICE_X34Y130        MUXF8 (Prop_muxf8_I1_O)      0.067     6.123 r  DUM/encode/mid2/DUM1/RiSB/aes02/g0_b0__74_i_7/O
                         net (fo=7, routed)           0.869     6.992    DUM/encode/mid1/data_after_subs_1[8]
    SLICE_X41Y136        LUT2 (Prop_lut2_I0_O)        0.234     7.226 r  DUM/encode/mid1/g0_b0__73_i_7/O
                         net (fo=4, routed)           0.337     7.563    DUM/encode/mid1/g0_b0__73_i_7_n_0
    SLICE_X44Y137        LUT6 (Prop_lut6_I1_O)        0.239     7.802 r  DUM/encode/mid1/g0_b0__73_i_2/O
                         net (fo=32, routed)          1.587     9.388    DUM/encode/mid1/g0_b0__73_i_2_n_0
    SLICE_X59Y150        LUT6 (Prop_lut6_I1_O)        0.097     9.485 r  DUM/encode/mid1/g2_b7__73/O
                         net (fo=2, routed)           0.000     9.485    DUM/encode/mid2/DUM2/RiSB/aes06/temp_encoded_data_reg[95]
    SLICE_X59Y150        MUXF7 (Prop_muxf7_I1_O)      0.167     9.652 r  DUM/encode/mid2/DUM2/RiSB/aes06/temp_encoded_data_reg[63]_i_13/O
                         net (fo=2, routed)           0.610    10.263    DUM/encode/mid1/temp_encoded_data_reg[119]_99
    SLICE_X59Y149        LUT6 (Prop_lut6_I2_O)        0.229    10.492 r  DUM/encode/mid1/temp_encoded_data[63]_i_5__1/O
                         net (fo=6, routed)           0.990    11.482    DUM/encode/mid1/temp_encoded_data[63]_i_5__1_n_0
    SLICE_X50Y150        LUT3 (Prop_lut3_I1_O)        0.101    11.583 r  DUM/encode/mid1/temp_encoded_data[48]_i_1__1/O
                         net (fo=1, routed)           0.000    11.583    DUM/encode/mid2/temp_encoded_data_reg[15]_42[48]
    SLICE_X50Y150        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.265    14.043    DUM/encode/mid2/clk_IBUF_BUFG
    SLICE_X50Y150        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[48]/C
                         clock pessimism              0.158    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X50Y150        FDRE (Setup_fdre_C_D)        0.098    14.264    DUM/encode/mid2/temp_encoded_data_reg[48]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 DUM/encode/first/temp_encoded_data_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid1/temp_encoded_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 1.020ns (14.264%)  route 6.131ns (85.736%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 13.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.216     4.147    DUM/encode/first/clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  DUM/encode/first/temp_encoded_data_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.341     4.488 r  DUM/encode/first/temp_encoded_data_reg[121]/Q
                         net (fo=32, routed)          1.145     5.633    DUM/encode/first/encoded_data_1[6]
    SLICE_X62Y132        LUT6 (Prop_lut6_I1_O)        0.097     5.730 r  DUM/encode/first/g3_b5__30/O
                         net (fo=2, routed)           0.494     6.224    DUM/encode/mid1/DUM1/RiSB/aes01/temp_encoded_data_reg[120]_19
    SLICE_X62Y132        LUT6 (Prop_lut6_I0_O)        0.097     6.321 r  DUM/encode/mid1/DUM1/RiSB/aes01/g0_b0__43_i_69/O
                         net (fo=3, routed)           1.050     7.371    DUM/encode/first/data_after_subs_1[2]
    SLICE_X43Y116        LUT6 (Prop_lut6_I5_O)        0.097     7.468 r  DUM/encode/first/g0_b0__43_i_29/O
                         net (fo=2, routed)           0.808     8.275    DUM/encode/first/g0_b0__43_i_29_n_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.097     8.372 r  DUM/encode/first/g0_b0__43_i_6/O
                         net (fo=32, routed)          1.021     9.393    DUM/encode/first/g0_b0__43_i_6_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I5_O)        0.097     9.490 r  DUM/encode/first/g0_b0__43/O
                         net (fo=2, routed)           0.722    10.212    DUM/encode/mid1/DUM2/RiSB/aes04/temp_encoded_data_reg[47]_27
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.097    10.309 r  DUM/encode/mid1/DUM2/RiSB/aes04/temp_encoded_data[24]_i_2/O
                         net (fo=2, routed)           0.892    11.201    DUM/encode/first/data_after_subs_2[31]
    SLICE_X39Y131        LUT3 (Prop_lut3_I0_O)        0.097    11.298 r  DUM/encode/first/temp_encoded_data[24]_i_1/O
                         net (fo=1, routed)           0.000    11.298    DUM/encode/mid1/temp_encoded_data_reg[15]_40[24]
    SLICE_X39Y131        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.120    13.898    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X39Y131        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[24]/C
                         clock pessimism              0.158    14.056    
                         clock uncertainty           -0.035    14.021    
    SLICE_X39Y131        FDRE (Setup_fdre_C_D)        0.064    14.085    DUM/encode/mid1/temp_encoded_data_reg[24]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 DUM/encode/mid1/temp_encoded_data_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid2/temp_encoded_data_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 1.319ns (18.374%)  route 5.860ns (81.626%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 13.906 - 10.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.217     4.148    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X36Y121        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.341     4.489 r  DUM/encode/mid1/temp_encoded_data_reg[98]/Q
                         net (fo=32, routed)          1.214     5.703    DUM/encode/mid1/encoded_data_2[29]
    SLICE_X42Y130        LUT6 (Prop_lut6_I2_O)        0.097     5.800 r  DUM/encode/mid1/g2_b5__59/O
                         net (fo=2, routed)           0.677     6.477    DUM/encode/mid2/DUM1/RiSB/aes04/temp_encoded_data_reg[96]_20
    SLICE_X42Y130        LUT6 (Prop_lut6_I1_O)        0.097     6.574 r  DUM/encode/mid2/DUM1/RiSB/aes04/g0_b0__65_i_11/O
                         net (fo=3, routed)           0.718     7.292    DUM/encode/mid1/data_after_subs_1[26]
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.097     7.389 r  DUM/encode/mid1/g0_b0__65_i_10/O
                         net (fo=2, routed)           0.495     7.885    DUM/encode/mid1/g0_b0__65_i_10_n_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I5_O)        0.097     7.982 r  DUM/encode/mid1/g0_b0__65_i_6/O
                         net (fo=32, routed)          1.388     9.369    DUM/encode/mid1/g0_b0__65_i_6_n_0
    SLICE_X53Y145        LUT6 (Prop_lut6_I5_O)        0.097     9.466 r  DUM/encode/mid1/g2_b3__65/O
                         net (fo=2, routed)           0.000     9.466    DUM/encode/mid2/DUM2/RiSB/aes14/temp_encoded_data_reg[31]_15
    SLICE_X53Y145        MUXF7 (Prop_muxf7_I1_O)      0.167     9.633 r  DUM/encode/mid2/DUM2/RiSB/aes14/temp_encoded_data_reg[124]_i_13/O
                         net (fo=1, routed)           0.585    10.218    DUM/encode/mid1/temp_encoded_data_reg[55]_51
    SLICE_X54Y145        LUT6 (Prop_lut6_I2_O)        0.229    10.447 r  DUM/encode/mid1/temp_encoded_data[124]_i_5__1/O
                         net (fo=3, routed)           0.782    11.230    DUM/encode/mid1/temp_encoded_data[124]_i_5__1_n_0
    SLICE_X41Y145        LUT4 (Prop_lut4_I2_O)        0.097    11.327 r  DUM/encode/mid1/temp_encoded_data[99]_i_1__1/O
                         net (fo=1, routed)           0.000    11.327    DUM/encode/mid2/temp_encoded_data_reg[15]_42[99]
    SLICE_X41Y145        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.128    13.906    DUM/encode/mid2/clk_IBUF_BUFG
    SLICE_X41Y145        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[99]/C
                         clock pessimism              0.212    14.118    
                         clock uncertainty           -0.035    14.083    
    SLICE_X41Y145        FDRE (Setup_fdre_C_D)        0.032    14.115    DUM/encode/mid2/temp_encoded_data_reg[99]
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 DUM/encode/first/temp_encoded_data_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid1/temp_encoded_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.298ns (18.252%)  route 5.813ns (81.748%))
  Logic Levels:           8  (LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 13.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.216     4.147    DUM/encode/first/clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  DUM/encode/first/temp_encoded_data_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.341     4.488 r  DUM/encode/first/temp_encoded_data_reg[121]/Q
                         net (fo=32, routed)          1.145     5.633    DUM/encode/first/encoded_data_1[6]
    SLICE_X62Y132        LUT6 (Prop_lut6_I1_O)        0.097     5.730 r  DUM/encode/first/g3_b5__30/O
                         net (fo=2, routed)           0.494     6.224    DUM/encode/mid1/DUM1/RiSB/aes01/temp_encoded_data_reg[120]_19
    SLICE_X62Y132        LUT6 (Prop_lut6_I0_O)        0.097     6.321 r  DUM/encode/mid1/DUM1/RiSB/aes01/g0_b0__43_i_69/O
                         net (fo=3, routed)           1.050     7.371    DUM/encode/first/data_after_subs_1[2]
    SLICE_X43Y116        LUT6 (Prop_lut6_I5_O)        0.097     7.468 r  DUM/encode/first/g0_b0__43_i_29/O
                         net (fo=2, routed)           0.808     8.275    DUM/encode/first/g0_b0__43_i_29_n_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.097     8.372 r  DUM/encode/first/g0_b0__43_i_6/O
                         net (fo=32, routed)          0.966     9.338    DUM/encode/first/g0_b0__43_i_6_n_0
    SLICE_X38Y124        LUT6 (Prop_lut6_I5_O)        0.097     9.435 r  DUM/encode/first/g2_b1__43/O
                         net (fo=2, routed)           0.000     9.435    DUM/encode/mid1/DUM2/RiSB/aes04/temp_encoded_data_reg[47]_25
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I1_O)      0.160     9.595 r  DUM/encode/mid1/DUM2/RiSB/aes04/temp_encoded_data_reg[25]_i_6/O
                         net (fo=1, routed)           0.639    10.235    DUM/encode/first/temp_encoded_data_reg[127]_28
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.215    10.450 r  DUM/encode/first/temp_encoded_data[25]_i_4__0/O
                         net (fo=3, routed)           0.711    11.161    DUM/encode/first/temp_encoded_data[25]_i_4__0_n_0
    SLICE_X40Y131        LUT5 (Prop_lut5_I2_O)        0.097    11.258 r  DUM/encode/first/temp_encoded_data[25]_i_1/O
                         net (fo=1, routed)           0.000    11.258    DUM/encode/mid1/temp_encoded_data_reg[15]_40[25]
    SLICE_X40Y131        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.120    13.898    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X40Y131        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[25]/C
                         clock pessimism              0.158    14.056    
                         clock uncertainty           -0.035    14.021    
    SLICE_X40Y131        FDRE (Setup_fdre_C_D)        0.032    14.053    DUM/encode/mid1/temp_encoded_data_reg[25]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 DUM/encode/first/temp_encoded_data_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid1/temp_encoded_data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.876ns (26.427%)  route 5.223ns (73.573%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 13.897 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.216     4.147    DUM/encode/first/clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  DUM/encode/first/temp_encoded_data_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.313     4.460 r  DUM/encode/first/temp_encoded_data_reg[112]/Q
                         net (fo=32, routed)          1.450     5.909    DUM/encode/first/encoded_data_1[15]
    SLICE_X55Y128        LUT6 (Prop_lut6_I0_O)        0.215     6.124 r  DUM/encode/first/g1_b7__29/O
                         net (fo=1, routed)           0.000     6.124    DUM/encode/mid1/DUM1/RiSB/aes02/temp_encoded_data_reg[112]_28
    SLICE_X55Y128        MUXF7 (Prop_muxf7_I1_O)      0.188     6.312 r  DUM/encode/mid1/DUM1/RiSB/aes02/g0_b0__42_i_13/O
                         net (fo=1, routed)           0.000     6.312    DUM/encode/mid1/DUM1/RiSB/aes02/g0_b0__42_i_13_n_0
    SLICE_X55Y128        MUXF8 (Prop_muxf8_I0_O)      0.076     6.388 r  DUM/encode/mid1/DUM1/RiSB/aes02/g0_b0__42_i_7/O
                         net (fo=7, routed)           0.898     7.287    DUM/encode/first/data_after_subs_1[8]
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.255     7.542 r  DUM/encode/first/g0_b0__41_i_7/O
                         net (fo=4, routed)           0.359     7.900    DUM/encode/first/g0_b0__41_i_7_n_0
    SLICE_X43Y125        LUT4 (Prop_lut4_I1_O)        0.239     8.139 r  DUM/encode/first/g0_b0__41_i_1/O
                         net (fo=32, routed)          1.044     9.183    DUM/encode/first/mid1/DUM1/data_after_mixcol[47]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.097     9.280 r  DUM/encode/first/g0_b7__41/O
                         net (fo=2, routed)           0.000     9.280    DUM/encode/mid1/DUM2/RiSB/aes06/temp_encoded_data_reg[95]_1
    SLICE_X29Y123        MUXF7 (Prop_muxf7_I1_O)      0.167     9.447 r  DUM/encode/mid1/DUM2/RiSB/aes06/temp_encoded_data_reg[63]_i_12/O
                         net (fo=2, routed)           0.502     9.950    DUM/encode/first/temp_encoded_data_reg[119]_52
    SLICE_X28Y123        LUT6 (Prop_lut6_I0_O)        0.229    10.179 r  DUM/encode/first/temp_encoded_data[60]_i_3__0/O
                         net (fo=4, routed)           0.970    11.149    DUM/encode/first/temp_encoded_data[60]_i_3__0_n_0
    SLICE_X31Y127        LUT3 (Prop_lut3_I1_O)        0.097    11.246 r  DUM/encode/first/temp_encoded_data[56]_i_1__1/O
                         net (fo=1, routed)           0.000    11.246    DUM/encode/mid1/temp_encoded_data_reg[15]_40[56]
    SLICE_X31Y127        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.119    13.897    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X31Y127        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[56]/C
                         clock pessimism              0.158    14.055    
                         clock uncertainty           -0.035    14.020    
    SLICE_X31Y127        FDRE (Setup_fdre_C_D)        0.064    14.084    DUM/encode/mid1/temp_encoded_data_reg[56]
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 DUM/encode/first/temp_encoded_data_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid1/temp_encoded_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 1.319ns (18.583%)  route 5.779ns (81.417%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 13.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.216     4.147    DUM/encode/first/clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  DUM/encode/first/temp_encoded_data_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.341     4.488 r  DUM/encode/first/temp_encoded_data_reg[121]/Q
                         net (fo=32, routed)          1.145     5.633    DUM/encode/first/encoded_data_1[6]
    SLICE_X62Y132        LUT6 (Prop_lut6_I1_O)        0.097     5.730 r  DUM/encode/first/g3_b5__30/O
                         net (fo=2, routed)           0.494     6.224    DUM/encode/mid1/DUM1/RiSB/aes01/temp_encoded_data_reg[120]_19
    SLICE_X62Y132        LUT6 (Prop_lut6_I0_O)        0.097     6.321 r  DUM/encode/mid1/DUM1/RiSB/aes01/g0_b0__43_i_69/O
                         net (fo=3, routed)           1.050     7.371    DUM/encode/first/data_after_subs_1[2]
    SLICE_X43Y116        LUT6 (Prop_lut6_I5_O)        0.097     7.468 r  DUM/encode/first/g0_b0__43_i_29/O
                         net (fo=2, routed)           0.808     8.275    DUM/encode/first/g0_b0__43_i_29_n_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.097     8.372 r  DUM/encode/first/g0_b0__43_i_6/O
                         net (fo=32, routed)          1.091     9.464    DUM/encode/first/g0_b0__43_i_6_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I5_O)        0.097     9.561 r  DUM/encode/first/g0_b7__43/O
                         net (fo=2, routed)           0.000     9.561    DUM/encode/mid1/DUM2/RiSB/aes04/temp_encoded_data_reg[47]
    SLICE_X36Y123        MUXF7 (Prop_muxf7_I1_O)      0.167     9.728 r  DUM/encode/mid1/DUM2/RiSB/aes04/temp_encoded_data_reg[23]_i_5/O
                         net (fo=2, routed)           0.355    10.083    DUM/encode/first/temp_encoded_data_reg[127]_23
    SLICE_X36Y127        LUT6 (Prop_lut6_I5_O)        0.229    10.312 r  DUM/encode/first/temp_encoded_data[12]_i_3__0/O
                         net (fo=4, routed)           0.836    11.148    DUM/encode/first/temp_encoded_data[12]_i_3__0_n_0
    SLICE_X39Y131        LUT3 (Prop_lut3_I2_O)        0.097    11.245 r  DUM/encode/first/temp_encoded_data[8]_i_1/O
                         net (fo=1, routed)           0.000    11.245    DUM/encode/mid1/temp_encoded_data_reg[15]_40[8]
    SLICE_X39Y131        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.120    13.898    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X39Y131        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[8]/C
                         clock pessimism              0.158    14.056    
                         clock uncertainty           -0.035    14.021    
    SLICE_X39Y131        FDRE (Setup_fdre_C_D)        0.064    14.085    DUM/encode/mid1/temp_encoded_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 DUM/encode/first/temp_encoded_data_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid1/temp_encoded_data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 1.338ns (18.953%)  route 5.722ns (81.047%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 13.896 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.216     4.147    DUM/encode/first/clk_IBUF_BUFG
    SLICE_X61Y134        FDRE                                         r  DUM/encode/first/temp_encoded_data_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.341     4.488 r  DUM/encode/first/temp_encoded_data_reg[121]/Q
                         net (fo=32, routed)          1.145     5.633    DUM/encode/first/encoded_data_1[6]
    SLICE_X62Y132        LUT6 (Prop_lut6_I1_O)        0.097     5.730 r  DUM/encode/first/g3_b5__30/O
                         net (fo=2, routed)           0.494     6.224    DUM/encode/mid1/DUM1/RiSB/aes01/temp_encoded_data_reg[120]_19
    SLICE_X62Y132        LUT6 (Prop_lut6_I0_O)        0.097     6.321 r  DUM/encode/mid1/DUM1/RiSB/aes01/g0_b0__43_i_69/O
                         net (fo=3, routed)           1.050     7.371    DUM/encode/first/data_after_subs_1[2]
    SLICE_X43Y116        LUT6 (Prop_lut6_I5_O)        0.097     7.468 r  DUM/encode/first/g0_b0__43_i_29/O
                         net (fo=2, routed)           0.517     7.985    DUM/encode/first/g0_b0__43_i_29_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I5_O)        0.097     8.082 r  DUM/encode/first/g0_b0__44_i_6/O
                         net (fo=32, routed)          1.060     9.143    DUM/encode/first/mid1/DUM1/data_after_mixcol[18]
    SLICE_X29Y121        LUT6 (Prop_lut6_I5_O)        0.097     9.240 r  DUM/encode/first/g0_b7__44/O
                         net (fo=2, routed)           0.000     9.240    DUM/encode/mid1/DUM2/RiSB/aes03/temp_encoded_data_reg[71]_1
    SLICE_X29Y121        MUXF7 (Prop_muxf7_I1_O)      0.188     9.428 r  DUM/encode/mid1/DUM2/RiSB/aes03/temp_encoded_data_reg[63]_i_14/O
                         net (fo=2, routed)           0.610    10.037    DUM/encode/first/temp_encoded_data_reg[23]_26
    SLICE_X28Y122        LUT6 (Prop_lut6_I0_O)        0.227    10.264 r  DUM/encode/first/temp_encoded_data[44]_i_3__0/O
                         net (fo=4, routed)           0.845    11.109    DUM/encode/first/temp_encoded_data[44]_i_3__0_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I1_O)        0.097    11.206 r  DUM/encode/first/temp_encoded_data[44]_i_1/O
                         net (fo=1, routed)           0.000    11.206    DUM/encode/mid1/temp_encoded_data_reg[15]_40[44]
    SLICE_X29Y126        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.118    13.896    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X29Y126        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[44]/C
                         clock pessimism              0.158    14.054    
                         clock uncertainty           -0.035    14.019    
    SLICE_X29Y126        FDRE (Setup_fdre_C_D)        0.032    14.051    DUM/encode/mid1/temp_encoded_data_reg[44]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 DUM/encode/mid1/temp_encoded_data_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid2/temp_encoded_data_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.298ns (18.244%)  route 5.817ns (81.756%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 13.904 - 10.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.217     4.148    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X36Y121        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.341     4.489 r  DUM/encode/mid1/temp_encoded_data_reg[98]/Q
                         net (fo=32, routed)          1.214     5.703    DUM/encode/mid1/encoded_data_2[29]
    SLICE_X42Y130        LUT6 (Prop_lut6_I2_O)        0.097     5.800 r  DUM/encode/mid1/g2_b5__59/O
                         net (fo=2, routed)           0.677     6.477    DUM/encode/mid2/DUM1/RiSB/aes04/temp_encoded_data_reg[96]_20
    SLICE_X42Y130        LUT6 (Prop_lut6_I1_O)        0.097     6.574 r  DUM/encode/mid2/DUM1/RiSB/aes04/g0_b0__65_i_11/O
                         net (fo=3, routed)           0.718     7.292    DUM/encode/mid1/data_after_subs_1[26]
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.097     7.389 r  DUM/encode/mid1/g0_b0__65_i_10/O
                         net (fo=2, routed)           0.495     7.885    DUM/encode/mid1/g0_b0__65_i_10_n_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I5_O)        0.097     7.982 r  DUM/encode/mid1/g0_b0__65_i_6/O
                         net (fo=32, routed)          1.382     9.363    DUM/encode/mid1/g0_b0__65_i_6_n_0
    SLICE_X54Y146        LUT6 (Prop_lut6_I5_O)        0.097     9.460 r  DUM/encode/mid1/g0_b2__65/O
                         net (fo=2, routed)           0.000     9.460    DUM/encode/mid2/DUM2/RiSB/aes14/temp_encoded_data_reg[31]_21
    SLICE_X54Y146        MUXF7 (Prop_muxf7_I1_O)      0.160     9.620 r  DUM/encode/mid2/DUM2/RiSB/aes14/temp_encoded_data_reg[122]_i_6/O
                         net (fo=1, routed)           0.849    10.470    DUM/encode/mid1/temp_encoded_data_reg[55]_44
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.215    10.685 r  DUM/encode/mid1/temp_encoded_data[122]_i_5__1/O
                         net (fo=3, routed)           0.481    11.166    DUM/encode/mid1/temp_encoded_data[122]_i_5__1_n_0
    SLICE_X44Y146        LUT3 (Prop_lut3_I1_O)        0.097    11.263 r  DUM/encode/mid1/temp_encoded_data[98]_i_1__0/O
                         net (fo=1, routed)           0.000    11.263    DUM/encode/mid2/temp_encoded_data_reg[15]_42[98]
    SLICE_X44Y146        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.126    13.904    DUM/encode/mid2/clk_IBUF_BUFG
    SLICE_X44Y146        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[98]/C
                         clock pessimism              0.212    14.116    
                         clock uncertainty           -0.035    14.081    
    SLICE_X44Y146        FDRE (Setup_fdre_C_D)        0.033    14.114    DUM/encode/mid2/temp_encoded_data_reg[98]
  -------------------------------------------------------------------
                         required time                         14.114    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 DUM/encode/mid1/temp_encoded_data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid2/temp_encoded_data_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.020ns (14.367%)  route 6.079ns (85.633%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 13.902 - 10.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.216     4.147    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X31Y126        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.341     4.488 r  DUM/encode/mid1/temp_encoded_data_reg[41]/Q
                         net (fo=32, routed)          1.018     5.506    DUM/encode/mid1/encoded_data_2[86]
    SLICE_X32Y130        LUT6 (Prop_lut6_I1_O)        0.097     5.603 r  DUM/encode/mid1/g3_b5__52/O
                         net (fo=2, routed)           0.546     6.148    DUM/encode/mid2/DUM1/RiSB/aes11/temp_encoded_data_reg[40]_19
    SLICE_X33Y130        LUT6 (Prop_lut6_I0_O)        0.097     6.245 r  DUM/encode/mid2/DUM1/RiSB/aes11/g0_b0__77_i_11/O
                         net (fo=3, routed)           0.835     7.080    DUM/encode/mid1/data_after_subs_1[82]
    SLICE_X55Y135        LUT6 (Prop_lut6_I5_O)        0.097     7.177 r  DUM/encode/mid1/g0_b0__77_i_10/O
                         net (fo=2, routed)           0.697     7.874    DUM/encode/mid1/g0_b0__77_i_10_n_0
    SLICE_X42Y132        LUT6 (Prop_lut6_I3_O)        0.097     7.971 r  DUM/encode/mid1/g0_b0__77_i_6/O
                         net (fo=32, routed)          1.590     9.561    DUM/encode/mid1/g0_b0__77_i_6_n_0
    SLICE_X58Y142        LUT6 (Prop_lut6_I5_O)        0.097     9.658 r  DUM/encode/mid1/g1_b6__77/O
                         net (fo=1, routed)           0.507    10.165    DUM/encode/mid2/DUM2/RiSB/aes02/temp_encoded_data_reg[127]_6
    SLICE_X58Y142        LUT6 (Prop_lut6_I5_O)        0.097    10.262 r  DUM/encode/mid2/DUM2/RiSB/aes02/temp_encoded_data[95]_i_5/O
                         net (fo=5, routed)           0.887    11.149    DUM/encode/mid1/data_after_subs_2[9]
    SLICE_X49Y142        LUT5 (Prop_lut5_I0_O)        0.097    11.246 r  DUM/encode/mid1/temp_encoded_data[94]_i_1__2/O
                         net (fo=1, routed)           0.000    11.246    DUM/encode/mid2/temp_encoded_data_reg[15]_42[94]
    SLICE_X49Y142        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.124    13.902    DUM/encode/mid2/clk_IBUF_BUFG
    SLICE_X49Y142        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[94]/C
                         clock pessimism              0.212    14.114    
                         clock uncertainty           -0.035    14.079    
    SLICE_X49Y142        FDRE (Setup_fdre_C_D)        0.033    14.112    DUM/encode/mid2/temp_encoded_data_reg[94]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 DUM/encode/mid1/temp_encoded_data_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUM/encode/mid2/temp_encoded_data_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 1.298ns (18.383%)  route 5.763ns (81.617%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 13.904 - 10.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.217     4.148    DUM/encode/mid1/clk_IBUF_BUFG
    SLICE_X36Y121        FDRE                                         r  DUM/encode/mid1/temp_encoded_data_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.341     4.489 r  DUM/encode/mid1/temp_encoded_data_reg[98]/Q
                         net (fo=32, routed)          1.214     5.703    DUM/encode/mid1/encoded_data_2[29]
    SLICE_X42Y130        LUT6 (Prop_lut6_I2_O)        0.097     5.800 r  DUM/encode/mid1/g2_b5__59/O
                         net (fo=2, routed)           0.677     6.477    DUM/encode/mid2/DUM1/RiSB/aes04/temp_encoded_data_reg[96]_20
    SLICE_X42Y130        LUT6 (Prop_lut6_I1_O)        0.097     6.574 r  DUM/encode/mid2/DUM1/RiSB/aes04/g0_b0__65_i_11/O
                         net (fo=3, routed)           0.718     7.292    DUM/encode/mid1/data_after_subs_1[26]
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.097     7.389 r  DUM/encode/mid1/g0_b0__65_i_10/O
                         net (fo=2, routed)           0.495     7.885    DUM/encode/mid1/g0_b0__65_i_10_n_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I5_O)        0.097     7.982 r  DUM/encode/mid1/g0_b0__65_i_6/O
                         net (fo=32, routed)          1.382     9.363    DUM/encode/mid1/g0_b0__65_i_6_n_0
    SLICE_X54Y146        LUT6 (Prop_lut6_I5_O)        0.097     9.460 r  DUM/encode/mid1/g0_b2__65/O
                         net (fo=2, routed)           0.000     9.460    DUM/encode/mid2/DUM2/RiSB/aes14/temp_encoded_data_reg[31]_21
    SLICE_X54Y146        MUXF7 (Prop_muxf7_I1_O)      0.160     9.620 r  DUM/encode/mid2/DUM2/RiSB/aes14/temp_encoded_data_reg[122]_i_6/O
                         net (fo=1, routed)           0.849    10.470    DUM/encode/mid1/temp_encoded_data_reg[55]_44
    SLICE_X46Y145        LUT6 (Prop_lut6_I0_O)        0.215    10.685 r  DUM/encode/mid1/temp_encoded_data[122]_i_5__1/O
                         net (fo=3, routed)           0.427    11.112    DUM/encode/mid1/temp_encoded_data[122]_i_5__1_n_0
    SLICE_X44Y145        LUT4 (Prop_lut4_I2_O)        0.097    11.209 r  DUM/encode/mid1/temp_encoded_data[115]_i_1__2/O
                         net (fo=1, routed)           0.000    11.209    DUM/encode/mid2/temp_encoded_data_reg[15]_42[115]
    SLICE_X44Y145        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        1.126    13.904    DUM/encode/mid2/clk_IBUF_BUFG
    SLICE_X44Y145        FDRE                                         r  DUM/encode/mid2/temp_encoded_data_reg[115]/C
                         clock pessimism              0.212    14.116    
                         clock uncertainty           -0.035    14.081    
    SLICE_X44Y145        FDRE (Setup_fdre_C_D)        0.030    14.111    DUM/encode/mid2/temp_encoded_data_reg[115]
  -------------------------------------------------------------------
                         required time                         14.111    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  2.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DUT1/temp_data_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_temp_data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.819%)  route 0.064ns (31.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.581     1.500    DUT1/clk_IBUF_BUFG
    SLICE_X72Y119        FDRE                                         r  DUT1/temp_data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  DUT1/temp_data_out_reg[16]/Q
                         net (fo=2, routed)           0.064     1.705    DUT1/temp_data_out[16]
    SLICE_X73Y119        FDRE                                         r  DUT1/temp_temp_data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.850     2.016    DUT1/clk_IBUF_BUFG
    SLICE_X73Y119        FDRE                                         r  DUT1/temp_temp_data_out_reg[16]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X73Y119        FDRE (Hold_fdre_C_D)         0.046     1.559    DUT1/temp_temp_data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.130%)  route 0.097ns (40.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.560     1.479    DUT1/clk_IBUF_BUFG
    SLICE_X65Y110        FDRE                                         r  DUT1/temp_temp_data_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  DUT1/temp_temp_data_out_reg[53]/Q
                         net (fo=1, routed)           0.097     1.718    DUT1/temp_temp_data_out[53]
    SLICE_X66Y110        FDRE                                         r  DUT1/temp_data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.832     1.997    DUT1/clk_IBUF_BUFG
    SLICE_X66Y110        FDRE                                         r  DUT1/temp_data_out_reg[61]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X66Y110        FDRE (Hold_fdre_C_D)         0.076     1.571    DUT1/temp_data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.379%)  route 0.096ns (40.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.556     1.475    DUT1/clk_IBUF_BUFG
    SLICE_X59Y113        FDRE                                         r  DUT1/temp_temp_data_out_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DUT1/temp_temp_data_out_reg[97]/Q
                         net (fo=1, routed)           0.096     1.713    DUT1/temp_temp_data_out[97]
    SLICE_X60Y113        FDRE                                         r  DUT1/temp_data_out_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.826     1.991    DUT1/clk_IBUF_BUFG
    SLICE_X60Y113        FDRE                                         r  DUT1/temp_data_out_reg[105]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X60Y113        FDRE (Hold_fdre_C_D)         0.076     1.566    DUT1/temp_data_out_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.294%)  route 0.119ns (45.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.556     1.475    DUT1/clk_IBUF_BUFG
    SLICE_X68Y117        FDRE                                         r  DUT1/temp_temp_data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DUT1/temp_temp_data_out_reg[46]/Q
                         net (fo=1, routed)           0.119     1.735    DUT1/temp_temp_data_out[46]
    SLICE_X67Y117        FDRE                                         r  DUT1/temp_data_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.826     1.991    DUT1/clk_IBUF_BUFG
    SLICE_X67Y117        FDRE                                         r  DUT1/temp_data_out_reg[54]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X67Y117        FDRE (Hold_fdre_C_D)         0.072     1.583    DUT1/temp_data_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.993%)  route 0.049ns (23.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.558     1.477    DUT1/clk_IBUF_BUFG
    SLICE_X60Y110        FDRE                                         r  DUT1/temp_temp_data_out_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  DUT1/temp_temp_data_out_reg[75]/Q
                         net (fo=1, routed)           0.049     1.690    DUT1/temp_temp_data_out[75]
    SLICE_X61Y110        FDRE                                         r  DUT1/temp_data_out_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.829     1.994    DUT1/clk_IBUF_BUFG
    SLICE_X61Y110        FDRE                                         r  DUT1/temp_data_out_reg[83]/C
                         clock pessimism             -0.503     1.490    
    SLICE_X61Y110        FDRE (Hold_fdre_C_D)         0.047     1.537    DUT1/temp_data_out_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.558     1.477    DUT1/clk_IBUF_BUFG
    SLICE_X67Y115        FDRE                                         r  DUT1/temp_temp_data_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  DUT1/temp_temp_data_out_reg[44]/Q
                         net (fo=1, routed)           0.098     1.717    DUT1/temp_temp_data_out[44]
    SLICE_X65Y115        FDRE                                         r  DUT1/temp_data_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.828     1.993    DUT1/clk_IBUF_BUFG
    SLICE_X65Y115        FDRE                                         r  DUT1/temp_data_out_reg[52]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X65Y115        FDRE (Hold_fdre_C_D)         0.072     1.563    DUT1/temp_data_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.105%)  route 0.120ns (45.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.558     1.477    DUT1/clk_IBUF_BUFG
    SLICE_X64Y113        FDRE                                         r  DUT1/temp_temp_data_out_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  DUT1/temp_temp_data_out_reg[64]/Q
                         net (fo=1, routed)           0.120     1.738    DUT1/temp_temp_data_out[64]
    SLICE_X63Y113        FDRE                                         r  DUT1/temp_data_out_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.827     1.993    DUT1/clk_IBUF_BUFG
    SLICE_X63Y113        FDRE                                         r  DUT1/temp_data_out_reg[72]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X63Y113        FDRE (Hold_fdre_C_D)         0.070     1.583    DUT1/temp_data_out_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.518%)  route 0.108ns (43.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.555     1.474    DUT1/clk_IBUF_BUFG
    SLICE_X71Y118        FDRE                                         r  DUT1/temp_temp_data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DUT1/temp_temp_data_out_reg[28]/Q
                         net (fo=1, routed)           0.108     1.724    DUT1/temp_temp_data_out[28]
    SLICE_X70Y118        FDRE                                         r  DUT1/temp_data_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.825     1.990    DUT1/clk_IBUF_BUFG
    SLICE_X70Y118        FDRE                                         r  DUT1/temp_data_out_reg[36]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X70Y118        FDRE (Hold_fdre_C_D)         0.076     1.563    DUT1/temp_data_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DUT1/temp_data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_temp_data_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.679%)  route 0.127ns (47.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.558     1.477    DUT1/clk_IBUF_BUFG
    SLICE_X63Y113        FDRE                                         r  DUT1/temp_data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  DUT1/temp_data_out_reg[60]/Q
                         net (fo=2, routed)           0.127     1.745    DUT1/temp_data_out[60]
    SLICE_X65Y113        FDRE                                         r  DUT1/temp_temp_data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.829     1.994    DUT1/clk_IBUF_BUFG
    SLICE_X65Y113        FDRE                                         r  DUT1/temp_temp_data_out_reg[60]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X65Y113        FDRE (Hold_fdre_C_D)         0.070     1.584    DUT1/temp_temp_data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DUT1/temp_temp_data_out_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT1/temp_data_out_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.620%)  route 0.056ns (30.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.559     1.478    DUT1/clk_IBUF_BUFG
    SLICE_X61Y109        FDRE                                         r  DUT1/temp_temp_data_out_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  DUT1/temp_temp_data_out_reg[90]/Q
                         net (fo=1, routed)           0.056     1.662    DUT1/temp_temp_data_out[90]
    SLICE_X60Y109        FDRE                                         r  DUT1/temp_data_out_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1262, routed)        0.830     1.995    DUT1/clk_IBUF_BUFG
    SLICE_X60Y109        FDRE                                         r  DUT1/temp_data_out_reg[98]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X60Y109        FDRE (Hold_fdre_C_D)         0.010     1.501    DUT1/temp_data_out_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y122   DUM/encode/first/temp_encoded_data_reg[94]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y122   DUM/encode/first/temp_encoded_data_reg[95]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y134   DUM/encode/first/temp_encoded_data_reg[96]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y134   DUM/encode/first/temp_encoded_data_reg[97]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y134   DUM/encode/first/temp_encoded_data_reg[98]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y134   DUM/encode/first/temp_encoded_data_reg[99]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y118   DUM/encode/first/temp_encoded_data_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y110   DUM/encode/first/temp_encoded_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y165   DUM/encode/last/temp_encoded_data_reg[77]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y134   DUM/encode/mid1/temp_encoded_data_reg[67]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y134   DUM/encode/mid1/temp_encoded_data_reg[68]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y134   DUM/encode/mid1/temp_encoded_data_reg[74]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y134   DUM/encode/mid1/temp_encoded_data_reg[75]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y134   DUM/encode/mid1/temp_encoded_data_reg[76]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y134   DUM/encode/mid1/temp_encoded_data_reg[83]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y134   DUM/encode/mid1/temp_encoded_data_reg[84]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y134   DUM/encode/mid1/temp_encoded_data_reg[90]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y134   DUM/encode/mid1/temp_encoded_data_reg[91]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y121   DUM/encode/mid1/temp_encoded_data_reg[98]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y117   DUT1/data_out128_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y117   DUT1/data_out128_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y117   DUT1/data_out128_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y113   DUT1/temp_data_out_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y113   DUT1/temp_data_out_reg[105]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y113   DUT1/temp_data_out_reg[106]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y113   DUT1/temp_data_out_reg[107]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y113   DUT1/temp_data_out_reg[109]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y117   DUT1/data_out128_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y117   DUT1/data_out128_reg[37]/C



