[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919792 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919792 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919792 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13100921 heartbeat IPC: 0.9822 cumulative IPC: 0.9822 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22188847 heartbeat IPC: 1.1 cumulative IPC: 1.038 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30028550 heartbeat IPC: 1.276 cumulative IPC: 1.107 (Simulation time: 00 hr 04 min 13 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 36140185 cumulative IPC: 1.107 (Simulation time: 00 hr 05 min 23 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 36140185 cumulative IPC: 1.107 (Simulation time: 00 hr 05 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.107 instructions: 40000002 cycles: 36140185
CPU 0 Branch Prediction Accuracy: 94.2% MPKI: 12.89 Average ROB Occupancy at Mispredict: 38.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331487 HIT:     329939 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331487 HIT:     329939 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 328.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875212 HIT:     830956 MISS:      44256 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711564 HIT:     678532 MISS:      33032 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43566 HIT:      35458 MISS:       8108 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116864 HIT:     116767 MISS:         97 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        199 MISS:       3019 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4512374 HIT:    4099178 MISS:     413196 MSHR_MERGE:     106642
cpu0->cpu0_L1I LOAD         ACCESS:    4512374 HIT:    4099178 MISS:     413196 MSHR_MERGE:     106642
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.135 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14327159 HIT:   13715950 MISS:     611209 MSHR_MERGE:     159411
cpu0->cpu0_L1D LOAD         ACCESS:    7990040 HIT:    7497679 MISS:     492361 MSHR_MERGE:      87348
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333653 HIT:    6218030 MISS:     115623 MSHR_MERGE:      72056
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        241 MISS:       3225 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3954901 HIT:    3854944 MISS:      99957 MSHR_MERGE:      62890
cpu0->cpu0_ITLB LOAD         ACCESS:    3954901 HIT:    3854944 MISS:      99957 MSHR_MERGE:      62890
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.817 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13593642 HIT:   13216442 MISS:     377200 MSHR_MERGE:      82780
cpu0->cpu0_DTLB LOAD         ACCESS:   13593642 HIT:   13216442 MISS:     377200 MSHR_MERGE:      82780
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.629 cycles
cpu0->LLC TOTAL        ACCESS:      58311 HIT:      42461 MISS:      15850 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33032 HIT:      24113 MISS:       8919 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8108 HIT:       5318 MISS:       2790 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14152 HIT:      11421 MISS:       2731 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3019 HIT:       1609 MISS:       1410 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        683
  ROW_BUFFER_MISS:      12436
  AVG DBUS CONGESTED CYCLE: 16.62
Channel 0 WQ ROW_BUFFER_HIT:        381
  ROW_BUFFER_MISS:       2225
  FULL:          0
Channel 0 REFRESHES ISSUED:       3011
