{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397835287011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397835287013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 18 12:34:46 2014 " "Processing started: Fri Apr 18 12:34:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397835287013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397835287013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397835287013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1397835288242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/rom/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/rom/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-arch " "Found design unit 1: memoriaROM-arch" {  } { { "../ROM/memoriaROM.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ROM/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290021 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "../ROM/memoriaROM.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ROM/memoriaROM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397835290021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demultiplexador-ArquiteturaDemux " "Found design unit 1: Demultiplexador-ArquiteturaDemux" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexador " "Found entity 1: Demultiplexador" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397835290034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalculadoraEndereco-rtl " "Found design unit 1: CalculadoraEndereco-rtl" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290049 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalculadoraEndereco " "Found entity 1: CalculadoraEndereco" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397835290049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uce_aux " "Found design unit 1: uce_aux" {  } { { "../UnidadeDeControleDeEnderecos/uce_aux.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/uce_aux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397835290062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroSegmento-ArquiteturaRS " "Found design unit 1: RegistroSegmento-ArquiteturaRS" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290076 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroSegmento " "Found entity 1: RegistroSegmento" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397835290076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControleDeEnderecos-Arquitetura " "Found design unit 1: UnidadeDeControleDeEnderecos-Arquitetura" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290090 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControleDeEnderecos " "Found entity 1: UnidadeDeControleDeEnderecos" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397835290090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorendmemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorendmemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorEndMemoria-ArquiteturaMicro " "Found design unit 1: MicroprocessadorEndMemoria-ArquiteturaMicro" {  } { { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290104 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorEndMemoria " "Found entity 1: MicroprocessadorEndMemoria" {  } { { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397835290104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorendmemoriatb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorendmemoriatb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorEndMemoriaTB-ArquiteturaMicroEndMTB " "Found design unit 1: MicroprocessadorEndMemoriaTB-ArquiteturaMicroEndMTB" {  } { { "MicroprocessadorEndMemoriaTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoriaTB.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290117 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorEndMemoriaTB " "Found entity 1: MicroprocessadorEndMemoriaTB" {  } { { "MicroprocessadorEndMemoriaTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoriaTB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397835290117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397835290117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MicroprocessadorEndMemoria " "Elaborating entity \"MicroprocessadorEndMemoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397835290253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habMemoria MicroprocessadorEndMemoria.vhd(30) " "Verilog HDL or VHDL warning at MicroprocessadorEndMemoria.vhd(30): object \"habMemoria\" assigned a value but never read" {  } { { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397835290258 "|MicroprocessadorEndMemoria"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habUnidCtrl MicroprocessadorEndMemoria.vhd(31) " "Verilog HDL or VHDL warning at MicroprocessadorEndMemoria.vhd(31): object \"habUnidCtrl\" assigned a value but never read" {  } { { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397835290258 "|MicroprocessadorEndMemoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControleDeEnderecos UnidadeDeControleDeEnderecos:UCE " "Elaborating entity \"UnidadeDeControleDeEnderecos\" for hierarchy \"UnidadeDeControleDeEnderecos:UCE\"" {  } { { "MicroprocessadorEndMemoria.vhd" "UCE" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397835290265 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado UnidadeDeControleDeEnderecos.vhd(104) " "VHDL Process Statement warning at UnidadeDeControleDeEnderecos.vhd(104): inferring latch(es) for signal or variable \"Estado\", which holds its previous value in one or more paths through the process" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397835290270 "|MicroprocessadorEndMemoria|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado.Erro UnidadeDeControleDeEnderecos.vhd(104) " "Inferred latch for \"Estado.Erro\" at UnidadeDeControleDeEnderecos.vhd(104)" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290270 "|MicroprocessadorEndMemoria|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroSegmento RegistroSegmento:RegS " "Elaborating entity \"RegistroSegmento\" for hierarchy \"RegistroSegmento:RegS\"" {  } { { "MicroprocessadorEndMemoria.vhd" "RegS" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397835290278 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(40) " "VHDL Process Statement warning at RegistroSegmento.vhd(40): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397835290293 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397835290293 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397835290294 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397835290294 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397835290295 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexador Demultiplexador:Demux " "Elaborating entity \"Demultiplexador\" for hierarchy \"Demultiplexador:Demux\"" {  } { { "MicroprocessadorEndMemoria.vhd" "Demux" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397835290301 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada Demultiplexador.vhd(25) " "VHDL Process Statement warning at Demultiplexador.vhd(25): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397835290306 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada Demultiplexador.vhd(27) " "VHDL Process Statement warning at Demultiplexador.vhd(27): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397835290306 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_01 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_01\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397835290306 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_02 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_02\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397835290307 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290307 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290307 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290308 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290308 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290308 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290308 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290309 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290309 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290309 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290309 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290310 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290310 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290310 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290311 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290311 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290311 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290311 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290312 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290312 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290312 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290312 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290313 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290313 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290314 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290314 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290314 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290314 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290315 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290315 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290315 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290315 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290316 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalculadoraEndereco CalculadoraEndereco:Calc " "Elaborating entity \"CalculadoraEndereco\" for hierarchy \"CalculadoraEndereco:Calc\"" {  } { { "MicroprocessadorEndMemoria.vhd" "Calc" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397835290322 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita CalculadoraEndereco.vhd(35) " "VHDL Process Statement warning at CalculadoraEndereco.vhd(35): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397835290328 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[0\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290328 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[1\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290328 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[2\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290329 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[3\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290329 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[4\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290329 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[5\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290330 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[6\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290330 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[7\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290330 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[8\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290330 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[9\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290331 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[10\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290331 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[11\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290331 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[12\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290332 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[13\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290332 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[14\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290332 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[15\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290332 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[16\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290333 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[17\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290333 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[18\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290333 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[19\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397835290333 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[0\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[0\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[1\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[1\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[2\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[2\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[3\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[3\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[4\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[4\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[5\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[5\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[6\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[6\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[7\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[7\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[8\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[8\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[9\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[9\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[10\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[10\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[11\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[11\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[12\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[12\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[13\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[13\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[14\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[14\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[15\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[15\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|selecSeg " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|selecSeg\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|incIP " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|incIP\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\] " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[1\] " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[1\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[2\] " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[2\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|leRegSeg " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|leRegSeg\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|habilitaCalc " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|habilitaCalc\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1397835291071 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1397835291071 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1397835292167 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1397835292167 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1397835292694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1397835293152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1397835293644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397835293644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397835293845 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397835293845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397835293845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397835293845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397835293970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 18 12:34:53 2014 " "Processing ended: Fri Apr 18 12:34:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397835293970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397835293970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397835293970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397835293970 ""}
