# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISC_V_EXTERNAL/Components/ALU.vhd" \
"../../../../RISC_V_EXTERNAL/Components/EX_MEM_DIV.vhd" \
"../../../../RISC_V_EXTERNAL/Components/ID_EX_DIV.vhd" \
"../../../../RISC_V_EXTERNAL/Components/IF_ID_DIV.vhd" \
"../../../../RISC_V_EXTERNAL/Components/MEM_WB_DIV.vhd" \
"../../../../RISC_V_EXTERNAL/Components/adder.vhd" \
"../../../../RISC_V_EXTERNAL/Components/controller.vhd" \
"../../../../RISC_V_EXTERNAL/Components/datamem.vhd" \
"../../../../RISC_V_EXTERNAL/Components/datamem_interface.vhd" \
"../../../../RISC_V_EXTERNAL/Components/datapath.vhd" \
"../../../../RISC_V_EXTERNAL/Components/flushing_unit.vhd" \
"../../../../RISC_V_EXTERNAL/Components/forwarding_unit.vhd" \
"../../../../RISC_V_EXTERNAL/Components/jump_target_unit.vhd" \
"../../../../RISC_V_EXTERNAL/Components/mux_2_1.vhd" \
"../../../../RISC_V_EXTERNAL/Components/mux_32_1.vhd" \
"../../../../RISC_V_EXTERNAL/Components/mux_3_1.vhd" \
"../../../../RISC_V_EXTERNAL/Components/mux_5_1.vhd" \
"../../../../RISC_V_EXTERNAL/Components/progmem_interface.vhd" \
"../../../../RISC_V_EXTERNAL/Components/program_counter.vhd" \
"../../../../RISC_V_EXTERNAL/Components/reg1b.vhd" \
"../../../../RISC_V_EXTERNAL/Components/reg2b.vhd" \
"../../../../RISC_V_EXTERNAL/Components/reg32b.vhd" \
"../../../../RISC_V_EXTERNAL/Components/reg32b_falling_edge.vhd" \
"../../../../RISC_V_EXTERNAL/Components/reg3b.vhd" \
"../../../../RISC_V_EXTERNAL/Components/reg4b.vhd" \
"../../../../RISC_V_EXTERNAL/Components/reg5b.vhd" \
"../../../../RISC_V_EXTERNAL/Components/register_file.vhd" \
"../../../../RISC_V_EXTERNAL/Components/microcontroller.vhd" \

# Do not sort compile order
nosort
