/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_34z;
  wire [13:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  reg [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_0z[6] ? celloutsig_0_0z[10] : celloutsig_0_5z[3]);
  assign celloutsig_1_10z = !(celloutsig_1_8z[0] ? celloutsig_1_9z : celloutsig_1_0z[3]);
  assign celloutsig_0_8z = !(celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_2z);
  assign celloutsig_0_17z = !(celloutsig_0_9z ? celloutsig_0_0z[2] : celloutsig_0_5z[8]);
  assign celloutsig_0_21z = !(celloutsig_0_20z[2] ? celloutsig_0_9z : celloutsig_0_5z[4]);
  assign celloutsig_0_25z = !(celloutsig_0_10z[3] ? celloutsig_0_3z : celloutsig_0_10z[4]);
  assign celloutsig_0_53z = ~celloutsig_0_27z[0];
  assign celloutsig_0_52z = ~((celloutsig_0_36z[10] | celloutsig_0_15z) & celloutsig_0_20z[2]);
  assign celloutsig_1_14z = ~((celloutsig_1_7z | in_data[159]) & celloutsig_1_1z);
  assign celloutsig_0_15z = ~((celloutsig_0_1z[2] | celloutsig_0_0z[9]) & (celloutsig_0_8z | celloutsig_0_0z[7]));
  assign celloutsig_0_14z = celloutsig_0_12z | ~(celloutsig_0_12z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z } === { in_data[24:12], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_24z = celloutsig_0_0z[9:3] === celloutsig_0_22z[18:12];
  assign celloutsig_0_3z = in_data[44:42] >= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_0z[6:4] >= celloutsig_0_0z[9:7];
  assign celloutsig_1_2z = { in_data[117:111], celloutsig_1_0z } >= in_data[171:157];
  assign celloutsig_1_3z = { in_data[149:112], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } >= { in_data[181:144], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_0z[7:2] >= { celloutsig_1_0z[7:4], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_4z[13:9] >= { celloutsig_1_4z[10:8], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_16z[2:0], celloutsig_1_11z } >= { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_0z[6:5], celloutsig_1_5z } >= { celloutsig_1_0z[5:4], celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_10z[7:4], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_6z } >= { in_data[73:51], celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_1_6z = in_data[174] & ~(celloutsig_1_1z);
  assign celloutsig_1_11z = celloutsig_1_8z[2] & ~(in_data[117]);
  assign celloutsig_0_34z = celloutsig_0_22z[4:0] % { 1'h1, celloutsig_0_10z[6:3] };
  assign celloutsig_0_13z = { in_data[66:63], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[6:1] };
  assign celloutsig_0_10z = celloutsig_0_0z[7:0] * celloutsig_0_1z[9:2];
  assign celloutsig_0_1z = { celloutsig_0_0z[9], celloutsig_0_0z } * in_data[27:14];
  assign celloutsig_1_0z = - in_data[150:143];
  assign celloutsig_0_11z = - celloutsig_0_1z[8:1];
  assign celloutsig_1_1z = & in_data[113:107];
  assign celloutsig_0_7z = & celloutsig_0_1z[13:9];
  assign celloutsig_0_16z = & { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_3z, in_data[90:88] };
  assign celloutsig_0_2z = & in_data[11:5];
  assign celloutsig_0_29z = & { celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_1z[11:6] };
  assign celloutsig_0_12z = ~^ { celloutsig_0_10z[7:3], celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_1z[13:2], celloutsig_0_4z } >> { celloutsig_0_0z[11:0], celloutsig_0_2z };
  assign celloutsig_1_4z = in_data[145:126] >> { celloutsig_1_0z[6:4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_22z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } >> { celloutsig_0_5z[9:4], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_27z = { celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_14z } >> { celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_21z };
  assign celloutsig_0_36z = { celloutsig_0_11z[4:3], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_2z } << { celloutsig_0_34z[4:1], celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_14z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_0_0z = in_data[14:2];
  always_latch
    if (!clkin_data[160]) celloutsig_1_8z = 7'h00;
    else if (!clkin_data[96]) celloutsig_1_8z = { celloutsig_1_0z[4:3], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z };
  always_latch
    if (clkin_data[128]) celloutsig_1_16z = 11'h000;
    else if (!clkin_data[64]) celloutsig_1_16z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_9z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_20z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_20z = { in_data[9:8], celloutsig_0_3z, celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
