# vsim -c -vopt -sv_seed 10 -voptargs="+acc=npr" -assertdebug "+UVM_VERBOSITY=UVM_LOW" "+UVM_TESTNAME=utmi_speed_neg_test" -l ../../../usb/scratch_area/log/utmi_speed_neg_test_10/utmi_speed_neg_test_10.log -sva -coverage -do "coverage save -onexit ../../../usb/scratch_area/log/utmi_speed_neg_test_10/utmi_speed_neg_test_10.ucdb; add log sim:/top/dut/*; do ../../../usb/scratch_area/sim/wave.do;run -all; exit" work.top 
# Start time: 06:56:06 on Jan 31,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../../usb/project_area/verif/agents/utmi_agent/base_pkt.sv(20): (vopt-2250) Function "calc_crc5" has no return value assignment.
# ** Warning: ../../../usb/project_area/verif/agents/utmi_agent/base_pkt.sv(25): (vopt-2250) Function "calc_crc16" has no return value assignment.
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_pe(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_utmi_ls(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_idma(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_pd(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_pa(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_wb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.reset_intf(fast__2)
# Loading work.wb_intf(fast__2)
# Loading work.utmi_intf(fast__2)
# Loading work.sram_intf(fast__2)
# Loading work.usbf_top(fast)
# Loading work.usbf_utmi_if(fast)
# Loading work.usbf_utmi_ls(fast)
# Loading work.usbf_pl(fast)
# Loading work.usbf_pd(fast)
# Loading work.usbf_crc5(fast)
# Loading work.usbf_crc16(fast)
# Loading work.usbf_pa(fast)
# Loading work.usbf_idma(fast)
# Loading work.usbf_pe(fast)
# Loading work.usbf_mem_arb(fast)
# Loading work.usbf_rf(fast)
# Loading work.usbf_ep_rf(fast)
# Loading work.usbf_wb(fast)
# Loading work.reset_intf(fast)
# Loading work.wb_intf(fast)
# Loading work.utmi_intf(fast)
# Loading work.sram_intf(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# coverage save -onexit ../../../usb/scratch_area/log/utmi_speed_neg_test_10/utmi_speed_neg_test_10.ucdb
#  add log sim:/top/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Khadeer  Hostname: DESKTOP-MTHNR30  ProcessID: 10036
#           Attempting to use alternate WLF file "./wlft87yyid".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft87yyid
#  do ../../../usb/scratch_area/sim/wave.do
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# 
# 
# 
# INFO: USB Function core instantiated (top.dut)
#       Supported Endpoints: 16 (0 through 15)
#       WISHBONE Address bus size: A17:0
#       SSRAM Address bus size: A14:0
#       Buffer Memory Size: 131072 bytes
# 
# UVM_INFO @ 0: reporter [RNTST] Running test utmi_speed_neg_test...
# include_coverage not located
#   did you mean recording_detail?
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               utmi_speed_neg_test     -     @487 
#   env_h                    usb_env                 -     @494 
#     reset_agent_h          reset_agent             -     @626 
#       reset_drv_h          reset_drv               -     @1449
#         rsp_port           uvm_analysis_port       -     @1464
#         seq_item_port      uvm_seq_item_pull_port  -     @1456
#       reset_sqr_h          uvm_sequencer           -     @1472
#         rsp_export         uvm_analysis_export     -     @1479
#         seq_item_export    uvm_seq_item_pull_imp   -     @1573
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sram_agent_h           sram_agent              -     @647 
#       sram_cov_h           sram_cov                -     @1730
#         analysis_imp       uvm_analysis_imp        -     @1737
#         sram_cov_port      uvm_analysis_imp        -     @1748
#       sram_drv_h           sram_drv                -     @1598
#         rsp_port           uvm_analysis_port       -     @1613
#         seq_item_port      uvm_seq_item_pull_port  -     @1605
#       sram_mon_h           sram_mon                -     @1591
#         sram_mon_port      uvm_analysis_port       -     @1761
#       sram_sqr_h           sram_sqr                -     @1621
#         rsp_export         uvm_analysis_export     -     @1628
#         seq_item_export    uvm_seq_item_pull_imp   -     @1722
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     utmi_agent_h           utmi_agent              -     @640 
#       utmi_cov_h           utmi_cov                -     @1918
#         analysis_imp       uvm_analysis_imp        -     @1925
#         utmi_cov_port      uvm_analysis_imp        -     @1936
#       utmi_drv_h           utmi_drv                -     @1786
#         rsp_port           uvm_analysis_port       -     @1801
#         seq_item_port      uvm_seq_item_pull_port  -     @1793
#       utmi_mon_h           utmi_mon                -     @1779
#         utmi_mon_port      uvm_analysis_port       -     @1949
#       utmi_sqr_h           utmi_sqr                -     @1809
#         rsp_export         uvm_analysis_export     -     @1816
#         seq_item_export    uvm_seq_item_pull_imp   -     @1910
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     v_sqr_h                usb_virtual_sqr         -     @517 
#       reset_sqr_h          uvm_sequencer           -     @1971
#         rsp_export         uvm_analysis_export     -     @1978
#         seq_item_export    uvm_seq_item_pull_imp   -     @2072
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#       rsp_export           uvm_analysis_export     -     @524 
#       seq_item_export      uvm_seq_item_pull_imp   -     @618 
#       sram_sqr_h           sram_sqr                -     @2298
#         rsp_export         uvm_analysis_export     -     @2305
#         seq_item_export    uvm_seq_item_pull_imp   -     @2399
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#       utmi_sqr_h           utmi_sqr                -     @2189
#         rsp_export         uvm_analysis_export     -     @2196
#         seq_item_export    uvm_seq_item_pull_imp   -     @2290
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#       wb_sqr_h             wb_sqr                  -     @2080
#         rsp_export         uvm_analysis_export     -     @2087
#         seq_item_export    uvm_seq_item_pull_imp   -     @2181
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#       arbitration_queue    array                   0     -    
#       lock_queue           array                   0     -    
#       num_last_reqs        integral                32    'd1  
#       num_last_rsps        integral                32    'd1  
#     wb_agent_h             wb_agent                -     @633 
#       wb_cov_h             wb_cov                  -     @2567
#         analysis_imp       uvm_analysis_imp        -     @2574
#         wb_cov_port        uvm_analysis_imp        -     @2585
#       wb_drv_h             wb_drv                  -     @2435
#         rsp_port           uvm_analysis_port       -     @2450
#         seq_item_port      uvm_seq_item_pull_port  -     @2442
#       wb_mon_h             wb_mon                  -     @2428
#         wb_mon_port        uvm_analysis_port       -     @2598
#       wb_sqr_h             wb_sqr                  -     @2458
#         rsp_export         uvm_analysis_export     -     @2465
#         seq_item_export    uvm_seq_item_pull_imp   -     @2559
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO ../../../usb/project_area/verif/agents/wb_agent/wb_mon.sv(24) @ 0: uvm_test_top.env_h.wb_agent_h.wb_mon_h [wb_mon] Monitor Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/wb_agent/wb_cov.sv(34) @ 0: uvm_test_top.env_h.wb_agent_h.wb_cov_h [wb_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/utmi_agent/utmi_mon.sv(24) @ 0: uvm_test_top.env_h.utmi_agent_h.utmi_mon_h [utmi_mon] Monitor Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/utmi_agent/utmi_drv.sv(30) @ 0: uvm_test_top.env_h.utmi_agent_h.utmi_drv_h [RESET] Reset Signaling Started
# UVM_INFO ../../../usb/project_area/verif/agents/utmi_agent/utmi_cov.sv(34) @ 0: uvm_test_top.env_h.utmi_agent_h.utmi_cov_h [utmi_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/sram_agent/sram_mon.sv(24) @ 0: uvm_test_top.env_h.sram_agent_h.sram_mon_h [sram_mon] Monitor Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/sram_agent/sram_cov.sv(34) @ 0: uvm_test_top.env_h.sram_agent_h.sram_cov_h [sram_agent_COV] From Coverage Run Phase
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            reset_tr  -     @2634                                                   
#   kind                         kind_e    32    DEASSERT                                                
#   cycles                       integral  32    'ha                                                     
#   begin_time                   time      64    0                                                       
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    11    reset_seq_h                                             
#   parent sequence (full name)  string    56    uvm_test_top.env_h.reset_agent_h.reset_sqr_h.reset_seq_h
#   sequencer                    string    44    uvm_test_top.env_h.reset_agent_h.reset_sqr_h            
# -------------------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            reset_tr  -     @2855                                                   
#   kind                         kind_e    32    ASSERT                                                  
#   cycles                       integral  32    'h2                                                     
#   begin_time                   time      64    9500                                                    
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    11    reset_seq_h                                             
#   parent sequence (full name)  string    56    uvm_test_top.env_h.reset_agent_h.reset_sqr_h.reset_seq_h
#   sequencer                    string    44    uvm_test_top.env_h.reset_agent_h.reset_sqr_h            
# -------------------------------------------------------------------------------------------------------
# ERROR: IDMA: IDLE: abort is unknown. (               12500)
# ERROR: IDMA: IDLE: abort is unknown. (               20800)
# ERROR: IDMA: IDLE: abort is unknown. (               29200)
# UVM_INFO ../../../usb/project_area/verif/agents/utmi_agent/utmi_drv.sv(37) @ 20830833: uvm_test_top.env_h.utmi_agent_h.utmi_drv_h [RESET] Reset Signaling Completed
# --------------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                          
# --------------------------------------------------------------------------------------------------------------
# req                            base_pkt  -     @2860                                                          
#   pid                          integral  8     'hf                                                            
#   begin_time                   time      64    20830833                                                       
#   depth                        int       32    'd2                                                            
#   parent sequence (name)       string    20    utmi_speed_neg_seq_h                                           
#   parent sequence (full name)  string    63    uvm_test_top.env_h.utmi_agent_h.utmi_sqr_h.utmi_speed_neg_seq_h
#   sequencer                    string    42    uvm_test_top.env_h.utmi_agent_h.utmi_sqr_h                     
# --------------------------------------------------------------------------------------------------------------
# UVM_INFO ../../../usb/project_area/verif/agents/utmi_agent/utmi_drv.sv(65) @ 51505927597: uvm_test_top.env_h.utmi_agent_h.utmi_drv_h [UTMI_DRV] HIGH Seed Negotiaion is Done
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 51505927697: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# **************************************************
# ****************** TEST Summary ******************
# **************************************************
# **************************************************
# ****************** TEST  PASSED ******************
# **************************************************
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   12
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RESET]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UTMI_DRV]     1
# [UVMTOP]     1
# [sram_agent_COV]     1
# [sram_mon]     1
# [utmi_agent_COV]     1
# [utmi_mon]     1
# [wb_agent_COV]     1
# [wb_mon]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 515059276970 ps  Iteration: 53  Instance: /top
# Saving coverage database on exit...
# End time: 06:57:24 on Jan 31,2024, Elapsed time: 0:01:18
# Errors: 0, Warnings: 5
