
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1780M, PVMEM - 2637M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1780M, PVMEM - 2637M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1581 movable and 180 fixed cells in partition booth_multiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 12    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 169   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 92    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1780M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1749M, PVMEM - 2637M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1749M, PVMEM - 2637M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1749M, PVMEM - 2637M, PRSS - 331M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition booth_multiplier (started at Fri Dec 23 03:41:48 2022)

Congestion ratio stats: min = 0.05, max = 0.56, mean = 0.23 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 347M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '1821' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition booth_multiplier with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'booth_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 03:41:48 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
info Found 1581 movable and 180 fixed cells in partition booth_multiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
RRT info: Set routing priority of '12' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:41:49 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 12         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 12
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (12) clock nets ...

info UI30: performing final routing on partition booth_multiplier (started at Fri Dec 23 03:41:49 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   41 with    164 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 12   | 192  | 
|-------------------+------+------|
| To be routed :    | 12   | 192  | 
|-------------------+------+------|
|   - signal        | 12   | 192  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 12   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 5    | 
|-----------------------+------|
|   - clock + NDR       | 7    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
RRT info: Set routing priority of '12' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Fri Dec 23 03:41:49 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | booth_multiplier           | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '181' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'booth_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition booth_multiplier (started at Fri Dec 23 03:41:49 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1622 of 1632 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 670704 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'i_64_194/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[27]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_64_194/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[19]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[0]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[8]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[27]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[30]' status: 'gr_small'
info GR11: Skipping net 'i_64_196/p_0[31]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[7]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[9]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[9]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[23]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[19]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[8]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[27]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[29]' status: 'gr_small'
info GR11: Skipping net 'i_64_197/p_0[31]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[32]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[34]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[38]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[40]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[42]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[44]' status: 'gr_small'
info GR11: Skipping net 'i_64_198/p_0[28]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[48]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[50]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[54]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[7]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[58]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[62]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[19]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_64_203/p_0[29]' status: 'gr_small'
Built 1036 nets   (0 seconds elapsed)

Will perform 'repair' routing on 19 nets: 
         19 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 19 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 728M 136k Elapsed Time: 464377:41:49 CPU Time: 0:1:36
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 03:41:49 2022
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+------------+----------+-------------|
|                | X           | Y          | Via      | Total       | 
|----------------+-------------+------------+----------+-------------|
| Edge Count     | 748         | 768        | 1428     | 2944        | 
|----------------+-------------+------------+----------+-------------|
| Overflow Edges | 0           | 0          | 0        | 0           | 
|----------------+-------------+------------+----------+-------------|
| Overflow as %  | 0           | 0          | 0        | 0           | 
|----------------+-------------+------------+----------+-------------|
| Worst          | 0.833333    | 1          | 1        | 1           | 
|----------------+-------------+------------+----------+-------------|
| Average        | 0.157509    | 0.0834348  | 0.055862 | 0.0755244   | 
|----------------+-------------+------------+----------+-------------|
| Overflow Nodes | 0           | 0          | -1       | 0           | 
|----------------+-------------+------------+----------+-------------|
| Wire Length    | 5.71113e+07 | 4.7922e+07 | 3943     | 1.05033e+08 | 
----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 03:41:49 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 10.50   | 0.63   | 4.59   | 5.04   | 0.13   | 0.03   | 0.03   | 0.01   | 0.05   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 6.03   | 43.67  | 47.97  | 1.24   | 0.32   | 0.28   | 0.05   | 0.44   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1827.00 | 94.00  | 987.00 | 713.00 | 20.00  | 2.00   | 7.00   | 1.00   | 3.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 3.94   | 2.44   | 1.41   | 0.05   | 0.01   | 0.01   | 0.01   | 0.01   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 61.98  | 35.84  | 1.17   | 0.36   | 0.36   | 0.15   | 0.15   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition booth_multiplier (started at Fri Dec 23 03:41:49 2022)

Congestion ratio stats: min = 0.05, max = 0.56, mean = 0.23 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 785) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 263 pins
info TDRO: wns = -63 tns = -227
info TDRO: Set tdro_pin_criticality attribute on 6303 pins
Found 1 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 670700 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.321931 min: 0.000000 avg: 0.157972
info metal2 layer density max: 0.037654 min: 0.000000 avg: 0.013391
info metal3 layer density max: 0.084402 min: 0.000000 avg: 0.016138
info metal4 layer density max: 0.028000 min: 0.000400 avg: 0.019135
info metal5 layer density max: 0.088643 min: 0.000400 avg: 0.026854
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.347178
info metal7 layer density max: 0.051450 min: 0.000000 avg: 0.027597
info metal8 layer density max: 0.066070 min: 0.000000 avg: 0.019734
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 1 sec; MEM: RSS - 352M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '1' clock network cells from IPO sizing
RRT info: Passing 16 candidates for IPO sizing
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1749M, PVMEM - 2637M, PRSS - 331M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:41:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:41:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 331M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'booth_multiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0150 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Fri Dec 23 03:41:51 2022)
Running full-chip extraction...
info Full-chip area is (0 0 670700 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.321931 min: 0.000000 avg: 0.157972
info metal2 layer density max: 0.037654 min: 0.000000 avg: 0.013391
info metal3 layer density max: 0.084402 min: 0.000000 avg: 0.016138
info metal4 layer density max: 0.028000 min: 0.000400 avg: 0.019135
info metal5 layer density max: 0.088643 min: 0.000400 avg: 0.026854
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.347178
info metal7 layer density max: 0.051450 min: 0.000000 avg: 0.027597
info metal8 layer density max: 0.066070 min: 0.000000 avg: 0.019734
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed grsi sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
RRT info: IPO changed 0 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:41:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:41:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'booth_multiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0150 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:41:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:41:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'booth_multiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0150 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-------------------------------------------------------------------
| Property Name                | Property Value   | Property Type | 
|------------------------------+------------------+---------------|
| name                         | sda root         | string        | 
|------------------------------+------------------+---------------|
| top_hier                     | booth_multiplier | string        | 
|------------------------------+------------------+---------------|
| auto_ideal_fanout_threshold* | 1024             | int           | 
|------------------------------+------------------+---------------|
| mv_is_enabled*               | false            | bool          | 
|------------------------------+------------------+---------------|
| mxdb.design_state.netlist*   | false            | bool          | 
-------------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
RRT info: Retrieving global routing info...
---------------------------------------------------------------
|                        | tr_opt_init                        | 
|------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m                            | 
|------------------------+------------------------------------|
| cpu_time  (min)        | 0.001173611111111111d 00.0h 00.0m  | 
|------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                               | 
|------------------------+------------------------------------|
| logic_utilization  (%) | 56.59                              | 
|------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| setup_viols            | 0                                  | 
|------------------------+------------------------------------|
| hold_viols             | 0                                  | 
|------------------------+------------------------------------|
| slew_viols             | 66                                 | 
|------------------------+------------------------------------|
| worst_slew  (ps)       | -508.0                             | 
|------------------------+------------------------------------|
| total_slew  (ps)       | -33.5                              | 
|------------------------+------------------------------------|
| overflow_edges         | 0                                  | 
|------------------------+------------------------------------|
| overflow_nodes         | 0                                  | 
|------------------------+------------------------------------|
| wire_len_total  (mm)   | 10.5                               | 
|------------------------+------------------------------------|
| via_count_total        | 3943                               | 
---------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 12 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 670700 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.321931 min: 0.000000 avg: 0.157972
info metal2 layer density max: 0.037654 min: 0.000000 avg: 0.013391
info metal3 layer density max: 0.084402 min: 0.000000 avg: 0.016138
info metal4 layer density max: 0.028000 min: 0.000400 avg: 0.019135
info metal5 layer density max: 0.088643 min: 0.000400 avg: 0.026854
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.347178
info metal7 layer density max: 0.051450 min: 0.000000 avg: 0.027597
info metal8 layer density max: 0.066070 min: 0.000000 avg: 0.019734
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 341M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 17       | 
|------------+----------|
| Count, %   | 0.93     | 
|------------+----------|
| Length, um | 862      | 
|------------+----------|
| Length, %  | 8.2      | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'true'

Setting all clock networks in partition(s) 'booth_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 169   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 11    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 11    | 
-----------------------------------------


Found 11 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 11 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 169 pre-existing "fixed" Sequential leaf cells of clock networks
 169 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition booth_multiplier.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition booth_multiplier (started at Fri Dec 23 03:41:51 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1841 | 5681 | 
|-----------------------+------+------|
| To be routed :        | 1821 | 5486 | 
|-----------------------+------+------|
|   - signal            | 1821 | 5486 | 
|-----------------------+------+------|
| To be skipped :       | 20   | 195  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 192  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 1017 | 
|-----------------------+------|
|   - no any wires      | 804  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   41 with    127 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 154 core library pins:
 Ideal   :   154 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 17 rows x 12 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1821 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 353X x 480Y
M2:   vertical grid 353X x 480Y
M3: horizontal grid 579X x 480Y
M4:   vertical grid 239X x 480Y
M5: horizontal grid 239X x 240Y
M6:   vertical grid 239X x 312Y
M7: horizontal grid 311X x 84Y
M8:   vertical grid 84X x 84Y
M9: horizontal grid 84X x 42Y
M10:   vertical grid 42X x 42Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1317
Fixed net vias 28386
Core cells 1761
Core cells with unique orientation 117: pin objects 1574, obstructions 682
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1017 nets with global routing
Detected 804 nets without any routing
Detected 1827 wires, 3943 vias
Detected 5486 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 1 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed     2994 of     8363 tested segments in    84 channels. Unresolved     3733 violations and       94 notes
1.001 Changed     2288 of     7529 tested segments in   102 channels. Unresolved     2887 violations and      157 notes
1.002 Changed     1997 of     6571 tested segments in   115 channels. Unresolved     2322 violations and      146 notes
1.003 Changed     1647 of     5691 tested segments in   118 channels. Unresolved     1914 violations and      130 notes
1.004 Changed     1283 of     4794 tested segments in   121 channels. Unresolved     1601 violations and      123 notes
1.005 Changed     1089 of     4012 tested segments in   119 channels. Unresolved     1413 violations and      108 notes
1.006 Changed      949 of     3506 tested segments in   121 channels. Unresolved     1260 violations and      125 notes
1.007 Changed      916 of     3281 tested segments in   117 channels. Unresolved     1213 violations and      105 notes
1.008 Changed      930 of     3132 tested segments in   110 channels. Unresolved     1173 violations and      115 notes
1.009 Changed      842 of     2991 tested segments in   117 channels. Unresolved     1109 violations and       93 notes
1.010 Changed      803 of     2829 tested segments in   111 channels. Unresolved     1045 violations and       98 notes
1.011 Changed      664 of     2622 tested segments in   112 channels. Unresolved      944 violations and      104 notes
1.012 Changed      647 of     2392 tested segments in   110 channels. Unresolved      895 violations and      115 notes
1.013 Changed      573 of     2318 tested segments in   113 channels. Unresolved      795 violations and      134 notes
1.014 Changed      555 of     2137 tested segments in   106 channels. Unresolved      740 violations and      152 notes
1.015 Changed      490 of     2034 tested segments in   108 channels. Unresolved      682 violations and      161 notes
1.016 Changed      452 of     1757 tested segments in   104 channels. Unresolved      619 violations and      183 notes
1.017 Changed      432 of     1781 tested segments in   108 channels. Unresolved      580 violations and      199 notes
1.018 Changed      366 of     1680 tested segments in   112 channels. Unresolved      566 violations and      209 notes
1.019 Changed      324 of     1484 tested segments in   109 channels. Unresolved      523 violations and      233 notes
1.020 Changed      305 of     1426 tested segments in   111 channels. Unresolved      491 violations and      243 notes
1.021 Changed      285 of     1341 tested segments in   109 channels. Unresolved      478 violations and      249 notes
1.022 Changed      257 of     1256 tested segments in   109 channels. Unresolved      413 violations and      263 notes
1.023 Changed      244 of     1129 tested segments in   102 channels. Unresolved      402 violations and      279 notes
1.024 Changed      215 of     1128 tested segments in   106 channels. Unresolved      385 violations and      284 notes
1.025 Changed      201 of     1039 tested segments in   103 channels. Unresolved      372 violations and      285 notes
1.026 Changed      177 of      971 tested segments in   100 channels. Unresolved      355 violations and      290 notes
1.027 Changed      152 of      910 tested segments in    99 channels. Unresolved      353 violations and      294 notes
1.028 Changed      155 of      861 tested segments in    94 channels. Unresolved      347 violations and      299 notes
1.029 Changed      146 of      807 tested segments in    96 channels. Unresolved      343 violations and      296 notes
1.030 Changed      124 of      761 tested segments in    94 channels. Unresolved      339 violations and      310 notes
1.031 Changed       92 of      689 tested segments in    87 channels. Unresolved      326 violations and      309 notes
1.032 Changed       69 of      529 tested segments in    83 channels. Unresolved      324 violations and      310 notes
1.033 Changed       34 of      403 tested segments in    76 channels. Unresolved      322 violations and      314 notes
1.034 Changed       17 of      199 tested segments in    55 channels. Unresolved      310 violations and      318 notes
1.035 Changed       21 of       89 tested segments in    37 channels. Unresolved      313 violations and      319 notes
1.036 Changed       15 of       69 tested segments in    32 channels. Unresolved      311 violations and      320 notes
1.037 Changed       16 of       67 tested segments in    31 channels. Unresolved      313 violations and      318 notes
1.038 Changed       12 of       71 tested segments in    35 channels. Unresolved      314 violations and      318 notes
1.039 Changed        9 of       57 tested segments in    25 channels. Unresolved      313 violations and      319 notes
1.040 Changed        4 of       37 tested segments in    14 channels. Unresolved      314 violations and      319 notes
1.041 Changed        8 of       38 tested segments in    15 channels. Unresolved      308 violations and      322 notes
1.042 Changed        5 of       25 tested segments in    14 channels. Unresolved      308 violations and      322 notes
1.043 Changed        2 of       17 tested segments in     8 channels. Unresolved      306 violations and      323 notes
1.044 Changed        3 of       14 tested segments in     9 channels. Unresolved      304 violations and      325 notes
1.045 Changed        0 of        9 tested segments in     6 channels. Unresolved      304 violations and      325 notes
1.046 Changed        0 of        0 tested segments in     0 channels. Unresolved      304 violations and      325 notes
Result=end(begin): viols=304(3733), notes=325(94)
Cpu time: 00:01:35, Elapsed time: 00:00:56, Memory: 1.8G

Run(2) ...
2.000 Changed      286 of     9826 tested segments in   131 channels. Unresolved      334 violations and      305 notes
2.001 Changed      349 of     1590 tested segments in   120 channels. Unresolved      367 violations and      326 notes
2.002 Changed      394 of     1539 tested segments in   120 channels. Unresolved      349 violations and      337 notes
2.003 Changed      434 of     1378 tested segments in   112 channels. Unresolved      347 violations and      370 notes
2.004 Changed      260 of     1162 tested segments in   113 channels. Unresolved      308 violations and      395 notes
2.005 Changed      204 of      920 tested segments in   103 channels. Unresolved      238 violations and      431 notes
2.006 Changed      188 of      745 tested segments in   104 channels. Unresolved      209 violations and      464 notes
2.007 Changed      146 of      632 tested segments in    92 channels. Unresolved      189 violations and      474 notes
2.008 Changed      113 of      558 tested segments in    88 channels. Unresolved      167 violations and      482 notes
2.009 Changed       96 of      474 tested segments in    84 channels. Unresolved      157 violations and      479 notes
2.010 Changed       91 of      435 tested segments in    86 channels. Unresolved      155 violations and      481 notes
2.011 Changed      107 of      434 tested segments in    81 channels. Unresolved      152 violations and      488 notes
2.012 Changed       94 of      458 tested segments in    82 channels. Unresolved      140 violations and      485 notes
2.013 Changed       82 of      414 tested segments in    84 channels. Unresolved      137 violations and      494 notes
2.014 Changed      102 of      417 tested segments in    83 channels. Unresolved      139 violations and      498 notes
2.015 Changed      123 of      432 tested segments in    81 channels. Unresolved      143 violations and      501 notes
2.016 Changed      131 of      482 tested segments in    86 channels. Unresolved      140 violations and      508 notes
2.017 Changed      125 of      469 tested segments in    86 channels. Unresolved      160 violations and      514 notes
2.018 Changed      123 of      490 tested segments in    90 channels. Unresolved      147 violations and      513 notes
2.019 Changed      132 of      491 tested segments in    91 channels. Unresolved      152 violations and      520 notes
2.020 Changed      116 of      451 tested segments in    90 channels. Unresolved      142 violations and      527 notes
2.021 Changed      119 of      441 tested segments in    85 channels. Unresolved      137 violations and      536 notes
2.022 Changed       79 of      412 tested segments in    88 channels. Unresolved      111 violations and      539 notes
2.023 Changed       61 of      306 tested segments in    78 channels. Unresolved       99 violations and      548 notes
2.024 Changed       60 of      294 tested segments in    76 channels. Unresolved      102 violations and      550 notes
2.025 Changed       72 of      295 tested segments in    75 channels. Unresolved       83 violations and      553 notes
2.026 Changed       64 of      274 tested segments in    74 channels. Unresolved       81 violations and      554 notes
2.027 Changed       52 of      254 tested segments in    76 channels. Unresolved       80 violations and      555 notes
2.028 Changed       44 of      223 tested segments in    73 channels. Unresolved       80 violations and      556 notes
2.029 Changed       38 of      227 tested segments in    70 channels. Unresolved       79 violations and      558 notes
2.030 Changed       30 of      189 tested segments in    65 channels. Unresolved       76 violations and      557 notes
2.031 Changed       22 of      182 tested segments in    61 channels. Unresolved       71 violations and      561 notes
2.032 Changed       15 of      125 tested segments in    50 channels. Unresolved       65 violations and      561 notes
2.033 Changed       10 of      100 tested segments in    42 channels. Unresolved       65 violations and      561 notes
2.034 Changed        1 of       73 tested segments in    34 channels. Unresolved       65 violations and      562 notes
2.035 Changed        3 of       14 tested segments in     9 channels. Unresolved       65 violations and      562 notes
2.036 Changed        2 of       13 tested segments in     7 channels. Unresolved       65 violations and      563 notes
2.037 Changed        0 of       12 tested segments in     6 channels. Unresolved       65 violations and      564 notes
2.038 Changed        0 of        9 tested segments in     5 channels. Unresolved       65 violations and      564 notes
2.039 Changed        0 of        8 tested segments in     5 channels. Unresolved       65 violations and      564 notes
2.040 Changed        0 of        4 tested segments in     4 channels. Unresolved       65 violations and      564 notes
2.041 Changed        1 of        4 tested segments in     4 channels. Unresolved       65 violations and      564 notes
2.042 Changed        2 of        6 tested segments in     4 channels. Unresolved       65 violations and      563 notes
2.043 Changed        1 of        4 tested segments in     3 channels. Unresolved       65 violations and      563 notes
2.044 Changed        2 of        6 tested segments in     3 channels. Unresolved       65 violations and      563 notes
2.045 Changed        3 of        7 tested segments in     4 channels. Unresolved       68 violations and      562 notes
2.046 Changed        4 of       17 tested segments in     8 channels. Unresolved       68 violations and      562 notes
2.047 Changed        9 of       28 tested segments in    10 channels. Unresolved       67 violations and      567 notes
2.048 Changed        2 of       15 tested segments in     8 channels. Unresolved       62 violations and      569 notes
2.049 Changed        0 of        2 tested segments in     2 channels. Unresolved       62 violations and      569 notes
2.050 Changed        0 of        0 tested segments in     0 channels. Unresolved       62 violations and      569 notes
Result=end(begin): viols=62(334), notes=569(305)
Cpu time: 00:00:40, Elapsed time: 00:00:24, Memory: 1.8G

Write routing ...
M1: 5629 vias and 664 wires with length 0.379 (0.018 in non-prefer direction)
M2: 8444 vias and 7202 wires with length 5.762 (0.165 in non-prefer direction)
M3: 1106 vias and 5179 wires with length 7.365 (0.082 in non-prefer direction)
M4: 621 vias and 572 wires with length 0.500 (0.034 in non-prefer direction)
M5: 31 vias and 372 wires with length 1.534 (0.017 in non-prefer direction)
M6: 6 vias and 22 wires with length 0.078 (0.001 in non-prefer direction)
M7: 6 vias and 5 wires with length 0.013 (0.000 in non-prefer direction)
M8: 0 vias and 3 wires with length 0.049 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 15843 vias and 14019 wires with length 15.681 (0.316 in non-prefer direction)

Total 62 violated segments:
Viol: Stat short - 36
Viol: Stat spacing - 14
Viol: Diffnet short - 8
Viol: Samenet spacing - 4

Total 569 notes:
Note: Offgrid - 288
Note: Fork - 5
Note: Split - 99
Note: Parallel length - 3
Note: Segment orientation - 174

Info: Via overhang - 49
Info: Detour - 7
info UI33: performed track routing for 1 min 20 sec (CPU time: 2 min 16 sec; MEM: RSS - 378M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 349M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'booth_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 3 sec; MEM: RSS - 400M, CVMEM - 1749M, PVMEM - 2637M, PRSS - 371M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'booth_multiplier' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0630 | 0.0000 | 0       | 0.0470 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   41 with    127 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1841 | 5681 | 
|-----------------------+------+------|
| To be routed :        | 1821 | 5486 | 
|-----------------------+------+------|
|   - signal            | 1821 | 5486 | 
|-----------------------+------+------|
| To be skipped :       | 20   | 195  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 192  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1821 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 670700 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.321931 min: 0.000000 avg: 0.162640
info metal2 layer density max: 0.180872 min: 0.000000 avg: 0.084852
info metal3 layer density max: 0.263129 min: 0.000000 avg: 0.106239
info metal4 layer density max: 0.084757 min: 0.004571 avg: 0.031850
info metal5 layer density max: 0.174957 min: 0.000400 avg: 0.062791
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.349002
info metal7 layer density max: 0.062530 min: 0.000000 avg: 0.028424
info metal8 layer density max: 0.089930 min: 0.000000 avg: 0.022813
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'booth_multiplier' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0630 | 0.0000 | 0       | 0.0470 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 371M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                         | 
|------------------------+------------------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 03m                            | 00h 01m                             | 
|------------------------+------------------------------------+-------------------------------------|
| cpu_time  (min)        | 0.001173611111111111d 00.0h 00.0m  | 0.0017083333333333332d 00.0h 00.0m  | 
|------------------------+------------------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                               | 1245                                | 
|------------------------+------------------------------------+-------------------------------------|
| logic_utilization  (%) | 56.59                              | 56.59                               | 
|------------------------+------------------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                 | 
|------------------------+------------------------------------+-------------------------------------|
| setup_viols            | 0                                  | 0                                   | 
|------------------------+------------------------------------+-------------------------------------|
| hold_viols             | 0                                  | 0                                   | 
|------------------------+------------------------------------+-------------------------------------|
| slew_viols             | 66                                 | 66                                  | 
|------------------------+------------------------------------+-------------------------------------|
| worst_slew  (ps)       | -508.0                             | -508.0                              | 
|------------------------+------------------------------------+-------------------------------------|
| total_slew  (ps)       | -33.5                              | -33.5                               | 
|------------------------+------------------------------------+-------------------------------------|
| overflow_edges         | 0                                  |                                     | 
|------------------------+------------------------------------+-------------------------------------|
| overflow_nodes         | 0                                  |                                     | 
|------------------------+------------------------------------+-------------------------------------|
| wire_len_total  (mm)   | 10.5                               | 17.9                                | 
|------------------------+------------------------------------+-------------------------------------|
| via_count_total        | 3943                               | 16969                               | 
-----------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition booth_multiplier old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 13
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 49 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 13
3.31362 | 0
6.62723 | 0
9.94085 | 0
13.2545 | 0
16.5681 | 0
19.8817 | 0
23.1953 | 0
26.5089 | 0
29.8225 | 0
33.1362 | 0
36.4498 | 0
39.7634 | 0
43.077  | 0
46.3906 |===== 1
49.7042 |========================== 5
53.0179 |==================================================================== 13
56.3315 |========================================= 8
59.6451 |=============================== 6
62.9587 |=============== 3
66.2723 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:43:16 2022)
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:16 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:43:16 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| booth_multiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design booth_multiplier.
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT3: 66 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:697m:732k]
info OPT4: Total 66 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:732k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 0 sec (CPU time: 0 sec; MEM: RSS - 409M, CVMEM - 1749M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).


info DUM207: optimize: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition booth_multiplier old max-util 100 new max-util 100.
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:16 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                       | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 01m                            | 00h 00m                            | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.001173611111111111d 00.0h00.0m  | 0.0017083333333333332d 00.0h00.0m  | 1.3888888888888888e-5d 00.0h00.0m  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                               | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 56.59                             | 56.59                              | 56.59                              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                 | 0                                  | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                 | 0                                  | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 66                                | 66                                 | 66                                 | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                             | -508.0                             | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | -33.5                             | -33.5                              | -33.5                              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                 |                                    |                                    | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                 |                                    |                                    | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 10.5                              | 17.9                               | 17.9                               | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 3943                              | 16969                              | 16969                              | 
----------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:43:17 2022)
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:43:17 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| booth_multiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design booth_multiplier.
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).


info DUM207: optimize: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition booth_multiplier old max-util 100 new max-util 100.
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0 | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 01m                            | 00h 00m                            | 00h 00m      | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m  | 0.0017083333333333332d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                               | 1245         | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| logic_utilization  (%) | 56.59                             | 56.59                              | 56.59                              | 56.59        | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| setup_viols            | 0                                 | 0                                  | 0                                  | 0            | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| hold_viols             | 0                                 | 0                                  | 0                                  | 0            | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| slew_viols             | 66                                | 66                                 | 66                                 | 66           | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| worst_slew  (ps)       | -508.0                            | -508.0                             | -508.0                             | -508.0       | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| total_slew  (ps)       | -33.5                             | -33.5                              | -33.5                              | -33.5        | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| overflow_edges         | 0                                 |                                    |                                    |              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| overflow_nodes         | 0                                 |                                    |                                    |              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 10.5                              | 17.9                               | 17.9                               | 17.9         | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------|
| via_count_total        | 3943                              | 16969                              | 16969                              | 16969        | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1809473
info LP: The total power for corner_0_0 corner: 1809473
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Fri Dec 23 03:43:17 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1144668 |    613185 |  | 1757853 |   51620 |  | 1809473 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1144668 |    442613 |  | 1587281 |   51620 |  | 1638901 |   90.57 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    86936 |     18441 |  |  105377 |     828 |  |  106205 |    5.87 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1057695 |    424171 |  | 1481866 |   50793 |  | 1532659 |   84.70 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   385720 |    352035 |  |  737756 |   37441 |  |  775197 |   42.84 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   671801 |     72136 |  |  743937 |   13351 |  |  757288 |   41.85 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    170573 |  |  170573 |         |  |  170573 |    9.43 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     72417 |  |   72417 |         |  |   72417 |    4.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     62874 |  |   62874 |         |  |   62874 |    3.47 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     98156 |  |   98156 |         |  |   98156 |    5.42 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:43:17 2022)
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:43:17 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| booth_multiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:17 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.2000    | 236       | 9                   | 3.8                   | -0.1360 | -0.7320 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.2000    | 236       | 9                   | 3.8                   | -0.1360 | -0.7320 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 169       | 9                   | 5.3                   | -0.1360 | -0.7320 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design booth_multiplier.
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

WNS:-136 TNS:-732 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT10: optimized 3 targets
SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT9: total 3 nets optimized
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:648k]
SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT10: optimized 16 targets
SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT9: total 16 nets optimized
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:644k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1749M, PVMEM - 2637M)
WNS:-136 TNS:-732 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).


info DUM207: optimize: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition booth_multiplier old max-util 100 new max-util 100.
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:18 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:18 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                    PATH GROUPS (SETUP) (nano)                                                     |
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                 | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**      |     | 1      |        | 0.2000    | 236       | 9                   | 3.8                   | -0.1360 | -0.7320 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**         |     | 1      |        | 0.2000    | 236       | 9                   | 3.8                   | -0.1360 | -0.7320 | 
|-----------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| sysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 169       | 9                   | 5.3                   | -0.1360 | -0.7320 | 
-------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Fri Dec 23 03:43:18 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1144668 |    613185 |  | 1757853 |   51620 |  | 1809473 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1144668 |    442613 |  | 1587281 |   51620 |  | 1638901 |   90.57 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    86936 |     18441 |  |  105377 |     828 |  |  106205 |    5.87 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1057695 |    424171 |  | 1481866 |   50793 |  | 1532659 |   84.70 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   385720 |    352035 |  |  737756 |   37441 |  |  775197 |   42.84 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   671801 |     72136 |  |  743937 |   13351 |  |  757288 |   41.85 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    170573 |  |  170573 |         |  |  170573 |    9.43 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     72417 |  |   72417 |         |  |   72417 |    4.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     62874 |  |   62874 |         |  |   62874 |    3.47 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     98156 |  |   98156 |         |  |   98156 |    5.42 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:18 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 373M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0 | tr_opt_power_0                     | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 01m                            | 00h 00m                            | 00h 00m      | 00h 00m                            | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m  | 0.0017083333333333332d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                               | 1245         | 1245                               | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 56.59                             | 56.59                              | 56.59                              | 56.59        | 56.59                              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                 | 0                                  | 0                                  | 0            | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                 | 0                                  | 0                                  | 0            | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| slew_viols             | 66                                | 66                                 | 66                                 | 66           | 66                                 | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                             | -508.0                             | -508.0       | -508.0                             | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | -33.5                             | -33.5                              | -33.5                              | -33.5        | -33.5                              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| overflow_edges         | 0                                 |                                    |                                    |              |                                    | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                                 |                                    |                                    |              |                                    | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 10.5                              | 17.9                               | 17.9                               | 17.9         | 17.9                               | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------|
| via_count_total        | 3943                              | 16969                              | 16969                              | 16969        | 16969                              | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:43:18 2022)
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:18 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:43:18 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| booth_multiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design booth_multiplier.
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).


info DUM207: optimize: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition booth_multiplier old max-util 100 new max-util 100.
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:18 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0 | tr_opt_power_0                     | tr_opt_wns_0 | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 01m                            | 00h 00m                            | 00h 00m      | 00h 00m                            | 00h 00m      | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m  | 0.0017083333333333332d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                               | 1245         | 1245                               | 1245         | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| logic_utilization  (%) | 56.59                             | 56.59                              | 56.59                              | 56.59        | 56.59                              | 56.59        | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| setup_viols            | 0                                 | 0                                  | 0                                  | 0            | 0                                  | 0            | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| hold_viols             | 0                                 | 0                                  | 0                                  | 0            | 0                                  | 0            | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| slew_viols             | 66                                | 66                                 | 66                                 | 66           | 66                                 | 66           | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| worst_slew  (ps)       | -508.0                            | -508.0                             | -508.0                             | -508.0       | -508.0                             | -508.0       | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| total_slew  (ps)       | -33.5                             | -33.5                              | -33.5                              | -33.5        | -33.5                              | -33.5        | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| overflow_edges         | 0                                 |                                    |                                    |              |                                    |              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| overflow_nodes         | 0                                 |                                    |                                    |              |                                    |              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 10.5                              | 17.9                               | 17.9                               | 17.9         | 17.9                               | 17.9         | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------|
| via_count_total        | 3943                              | 16969                              | 16969                              | 16969        | 16969                              | 16969        | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:43:19 2022)
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:19 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:43:19 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| booth_multiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design booth_multiplier.
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-867.0 WHS:0 THS:0 THDD:-432.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.757853 AREA:2368.2

info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).


info DUM207: optimize: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition booth_multiplier old max-util 100 new max-util 100.
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:43:19 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0 | tr_opt_power_0                     | tr_opt_wns_0 | tr_opt_hold_0                      | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 03m                           | 00h 01m                            | 00h 00m                            | 00h 00m      | 00h 00m                            | 00h 00m      | 00h 00m                            | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m  | 0.0017083333333333332d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                              | 1245                               | 1245                               | 1245         | 1245                               | 1245         | 1245                               | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 56.59                             | 56.59                              | 56.59                              | 56.59        | 56.59                              | 56.59        | 56.59                              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                | 0.0                                | 0.0          | 0.0                                | 0.0          | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                 | 0                                  | 0                                  | 0            | 0                                  | 0            | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                 | 0                                  | 0                                  | 0            | 0                                  | 0            | 0                                  | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| slew_viols             | 66                                | 66                                 | 66                                 | 66           | 66                                 | 66           | 66                                 | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | -508.0                            | -508.0                             | -508.0                             | -508.0       | -508.0                             | -508.0       | -508.0                             | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | -33.5                             | -33.5                              | -33.5                              | -33.5        | -33.5                              | -33.5        | -33.5                              | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| overflow_edges         | 0                                 |                                    |                                    |              |                                    |              |                                    | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                                 |                                    |                                    |              |                                    |              |                                    | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 10.5                              | 17.9                               | 17.9                               | 17.9         | 17.9                               | 17.9         | 17.9                               | 
|------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------------------------------+--------------+------------------------------------|
| via_count_total        | 3943                              | 16969                              | 16969                              | 16969        | 16969                              | 16969        | 16969                              | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'booth_multiplier' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0630 | 0.0000 | 0       | 0.0470 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition booth_multiplier (started at Fri Dec 23 03:43:20 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1581 movable and 180 fixed cells in partition booth_multiplier
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 174 cut rows, with average utilization 46.393%, utilization with cell bloats 46.393%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1581, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1581                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition booth_multiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:43:20 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1827       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 12         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 670700 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.321931 min: 0.000000 avg: 0.162640
info metal2 layer density max: 0.180872 min: 0.000000 avg: 0.084852
info metal3 layer density max: 0.263129 min: 0.000000 avg: 0.106239
info metal4 layer density max: 0.084757 min: 0.004571 avg: 0.031850
info metal5 layer density max: 0.174957 min: 0.000400 avg: 0.062791
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.349002
info metal7 layer density max: 0.062530 min: 0.000000 avg: 0.028424
info metal8 layer density max: 0.089930 min: 0.000000 avg: 0.022813
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:20 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:20 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'booth_multiplier' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0630 | 0.0000 | 0       | 0.0470 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 177 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 6303 pins
Running full-chip extraction...
info Full-chip area is (0 0 670700 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.321931 min: 0.000000 avg: 0.162640
info metal2 layer density max: 0.180872 min: 0.000000 avg: 0.084852
info metal3 layer density max: 0.263129 min: 0.000000 avg: 0.106239
info metal4 layer density max: 0.084757 min: 0.004571 avg: 0.031850
info metal5 layer density max: 0.174957 min: 0.000400 avg: 0.062791
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.349002
info metal7 layer density max: 0.062530 min: 0.000000 avg: 0.028424
info metal8 layer density max: 0.089930 min: 0.000000 avg: 0.022813
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 403M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 374M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 15       | 
|------------+----------|
| Count, %   | 0.82     | 
|------------+----------|
| Length, um | 1426     | 
|------------+----------|
| Length, %  | 9.09     | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 6         | 
|------------+-----------|
| Count, %   | 0.32      | 
|------------+-----------|
| Length, um | 117       | 
|------------+-----------|
| Length, %  | 0.74      | 
--------------------------


---------------------
| ALL critical nets |
|------------+------|
| Count      | 21   | 
|------------+------|
| Count, %   | 1.15 | 
|------------+------|
| Length, um | 1544 | 
|------------+------|
| Length, %  | 9.84 | 
---------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'booth_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 169   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 11    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 11    | 
-----------------------------------------


Found 11 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 11 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 169 pre-existing "fixed" Sequential leaf cells of clock networks
 169 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition booth_multiplier.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition booth_multiplier (started at Fri Dec 23 03:43:20 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1841 | 5681 | 
|-----------------------+------+------|
| To be routed :        | 1821 | 5486 | 
|-----------------------+------+------|
|   - signal            | 1821 | 5486 | 
|-----------------------+------+------|
| To be skipped :       | 20   | 195  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 192  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1821 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 1821 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   41 with    164 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 154 core library pins:
 Ideal   :   154 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 17 rows x 12 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1821 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 353X x 480Y
M2:   vertical grid 353X x 480Y
M3: horizontal grid 579X x 480Y
M4:   vertical grid 239X x 480Y
M5: horizontal grid 239X x 240Y
M6:   vertical grid 239X x 312Y
M7: horizontal grid 311X x 84Y
M8:   vertical grid 84X x 84Y
M9: horizontal grid 84X x 42Y
M10:   vertical grid 42X x 42Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1317
Fixed net vias 28386
Core cells 1761
Core cells with unique orientation 117: pin objects 1574, obstructions 682
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 804 nets with detail routing
Detected 1017 nets with mixed global and detail routing
Detected 15846 wires, 19786 vias
Detected 5486 pins
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 3 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        0 of    14550 tested segments in   145 channels. Unresolved       60 violations and      583 notes
1.001 Changed        0 of      697 tested segments in   111 channels. Unresolved       60 violations and      583 notes
1.002 Changed        0 of      119 tested segments in    51 channels. Unresolved       60 violations and      576 notes
1.003 Changed       18 of      122 tested segments in    48 channels. Unresolved       57 violations and      576 notes
1.004 Changed       24 of      109 tested segments in    48 channels. Unresolved       58 violations and      576 notes
1.005 Changed       26 of      115 tested segments in    48 channels. Unresolved       58 violations and      575 notes
1.006 Changed       29 of      133 tested segments in    52 channels. Unresolved       60 violations and      577 notes
1.007 Changed       27 of      133 tested segments in    50 channels. Unresolved       64 violations and      576 notes
1.008 Changed       30 of      151 tested segments in    53 channels. Unresolved       71 violations and      576 notes
1.009 Changed       26 of      162 tested segments in    52 channels. Unresolved       66 violations and      576 notes
1.010 Changed       30 of      152 tested segments in    53 channels. Unresolved       67 violations and      576 notes
1.011 Changed       28 of      153 tested segments in    53 channels. Unresolved       67 violations and      576 notes
1.012 Changed       36 of      157 tested segments in    53 channels. Unresolved       61 violations and      578 notes
1.013 Changed       33 of      152 tested segments in    58 channels. Unresolved       67 violations and      573 notes
1.014 Changed       42 of      152 tested segments in    57 channels. Unresolved       64 violations and      576 notes
1.015 Changed       33 of      154 tested segments in    57 channels. Unresolved       63 violations and      575 notes
1.016 Changed       33 of      144 tested segments in    55 channels. Unresolved       63 violations and      574 notes
1.017 Changed       26 of      149 tested segments in    54 channels. Unresolved       61 violations and      573 notes
1.018 Changed       37 of      164 tested segments in    55 channels. Unresolved       63 violations and      577 notes
1.019 Changed       30 of      165 tested segments in    55 channels. Unresolved       62 violations and      577 notes
1.020 Changed       35 of      162 tested segments in    53 channels. Unresolved       63 violations and      575 notes
1.021 Changed       42 of      164 tested segments in    54 channels. Unresolved       68 violations and      574 notes
1.022 Changed       48 of      201 tested segments in    58 channels. Unresolved       64 violations and      577 notes
1.023 Changed       43 of      193 tested segments in    61 channels. Unresolved       66 violations and      575 notes
1.024 Changed       42 of      168 tested segments in    58 channels. Unresolved       59 violations and      579 notes
1.025 Changed       38 of      162 tested segments in    57 channels. Unresolved       60 violations and      576 notes
1.026 Changed       38 of      167 tested segments in    57 channels. Unresolved       63 violations and      575 notes
1.027 Changed       38 of      171 tested segments in    57 channels. Unresolved       61 violations and      579 notes
1.028 Changed       33 of      167 tested segments in    56 channels. Unresolved       59 violations and      577 notes
1.029 Changed       22 of      151 tested segments in    56 channels. Unresolved       57 violations and      579 notes
1.030 Changed       23 of      143 tested segments in    51 channels. Unresolved       58 violations and      579 notes
1.031 Changed       21 of      141 tested segments in    55 channels. Unresolved       59 violations and      578 notes
1.032 Changed       21 of      130 tested segments in    54 channels. Unresolved       59 violations and      578 notes
1.033 Changed        6 of      120 tested segments in    51 channels. Unresolved       59 violations and      579 notes
1.034 Changed        4 of       69 tested segments in    39 channels. Unresolved       60 violations and      579 notes
1.035 Changed        2 of       34 tested segments in    20 channels. Unresolved       60 violations and      579 notes
1.036 Changed        2 of       22 tested segments in    16 channels. Unresolved       60 violations and      579 notes
1.037 Changed        2 of       21 tested segments in    15 channels. Unresolved       60 violations and      579 notes
1.038 Changed        2 of       21 tested segments in    15 channels. Unresolved       60 violations and      579 notes
1.039 Changed        2 of       20 tested segments in    14 channels. Unresolved       60 violations and      579 notes
1.040 Changed        1 of       18 tested segments in    13 channels. Unresolved       60 violations and      579 notes
1.041 Changed        1 of       13 tested segments in    10 channels. Unresolved       60 violations and      579 notes
1.042 Changed        1 of       13 tested segments in    10 channels. Unresolved       60 violations and      579 notes
1.043 Changed        1 of        9 tested segments in     8 channels. Unresolved       60 violations and      579 notes
1.044 Changed        1 of        8 tested segments in     7 channels. Unresolved       60 violations and      579 notes
1.045 Changed        1 of        8 tested segments in     7 channels. Unresolved       60 violations and      579 notes
1.046 Changed        0 of        7 tested segments in     7 channels. Unresolved       60 violations and      579 notes
1.047 Changed        0 of        3 tested segments in     3 channels. Unresolved       60 violations and      579 notes
1.048 Changed        0 of        2 tested segments in     2 channels. Unresolved       60 violations and      579 notes
1.049 Changed        0 of        0 tested segments in     0 channels. Unresolved       60 violations and      579 notes
Result=end(begin): viols=60(60), notes=579(583)
Cpu time: 00:00:10, Elapsed time: 00:00:06, Memory: 1.8G

Run(2) ...
2.000 Changed       22 of     1325 tested segments in   115 channels. Unresolved       59 violations and      581 notes
2.001 Changed       24 of      699 tested segments in   109 channels. Unresolved       56 violations and      581 notes
2.002 Changed       22 of      698 tested segments in   109 channels. Unresolved       57 violations and      581 notes
2.003 Changed       46 of      154 tested segments in    59 channels. Unresolved       70 violations and      581 notes
2.004 Changed       45 of      183 tested segments in    61 channels. Unresolved       64 violations and      583 notes
2.005 Changed       41 of      172 tested segments in    59 channels. Unresolved       60 violations and      579 notes
2.006 Changed       25 of      136 tested segments in    51 channels. Unresolved       58 violations and      580 notes
2.007 Changed       25 of      137 tested segments in    54 channels. Unresolved       59 violations and      580 notes
2.008 Changed       31 of      145 tested segments in    55 channels. Unresolved       64 violations and      581 notes
2.009 Changed       41 of      168 tested segments in    57 channels. Unresolved       66 violations and      584 notes
2.010 Changed       38 of      165 tested segments in    62 channels. Unresolved       59 violations and      586 notes
2.011 Changed       30 of      146 tested segments in    56 channels. Unresolved       58 violations and      588 notes
2.012 Changed       32 of      152 tested segments in    59 channels. Unresolved       61 violations and      588 notes
2.013 Changed       25 of      155 tested segments in    61 channels. Unresolved       58 violations and      587 notes
2.014 Changed       30 of      159 tested segments in    57 channels. Unresolved       58 violations and      588 notes
2.015 Changed       22 of      166 tested segments in    59 channels. Unresolved       58 violations and      587 notes
2.016 Changed       25 of      154 tested segments in    57 channels. Unresolved       61 violations and      588 notes
2.017 Changed       29 of      150 tested segments in    58 channels. Unresolved       61 violations and      588 notes
2.018 Changed       29 of      154 tested segments in    59 channels. Unresolved       63 violations and      590 notes
2.019 Changed       26 of      148 tested segments in    55 channels. Unresolved       61 violations and      589 notes
2.020 Changed       26 of      156 tested segments in    56 channels. Unresolved       64 violations and      588 notes
2.021 Changed       19 of      154 tested segments in    55 channels. Unresolved       61 violations and      588 notes
2.022 Changed       29 of      149 tested segments in    58 channels. Unresolved       64 violations and      588 notes
2.023 Changed       28 of      155 tested segments in    56 channels. Unresolved       61 violations and      589 notes
2.024 Changed       20 of      154 tested segments in    60 channels. Unresolved       59 violations and      588 notes
2.025 Changed       21 of      158 tested segments in    57 channels. Unresolved       63 violations and      588 notes
2.026 Changed       19 of      149 tested segments in    55 channels. Unresolved       65 violations and      588 notes
2.027 Changed       18 of      157 tested segments in    58 channels. Unresolved       64 violations and      589 notes
2.028 Changed       19 of      152 tested segments in    58 channels. Unresolved       65 violations and      588 notes
2.029 Changed       21 of      150 tested segments in    56 channels. Unresolved       63 violations and      588 notes
2.030 Changed       18 of      146 tested segments in    54 channels. Unresolved       57 violations and      591 notes
2.031 Changed       15 of      137 tested segments in    51 channels. Unresolved       58 violations and      591 notes
2.032 Changed       10 of      129 tested segments in    53 channels. Unresolved       58 violations and      592 notes
2.033 Changed        5 of      103 tested segments in    47 channels. Unresolved       58 violations and      591 notes
2.034 Changed        1 of       68 tested segments in    37 channels. Unresolved       58 violations and      591 notes
2.035 Changed        0 of       14 tested segments in    11 channels. Unresolved       58 violations and      591 notes
2.036 Changed        2 of       13 tested segments in    11 channels. Unresolved       58 violations and      591 notes
2.037 Changed        1 of       15 tested segments in    12 channels. Unresolved       58 violations and      591 notes
2.038 Changed        1 of       13 tested segments in    12 channels. Unresolved       58 violations and      591 notes
2.039 Changed        0 of       12 tested segments in    10 channels. Unresolved       58 violations and      591 notes
2.040 Changed        1 of        9 tested segments in     8 channels. Unresolved       58 violations and      591 notes
2.041 Changed        0 of        9 tested segments in     7 channels. Unresolved       58 violations and      591 notes
2.042 Changed        0 of        1 tested segments in     1 channels. Unresolved       58 violations and      591 notes
2.043 Changed        0 of        0 tested segments in     0 channels. Unresolved       58 violations and      591 notes
Result=end(begin): viols=58(59), notes=591(581)
Cpu time: 00:00:13, Elapsed time: 00:00:08, Memory: 1.8G

Run(3) ...
3.000 Changed       21 of     1788 tested segments in   114 channels. Unresolved       64 violations and      590 notes
3.001 Changed       43 of      738 tested segments in   110 channels. Unresolved       77 violations and      590 notes
3.002 Changed       76 of      811 tested segments in   115 channels. Unresolved      104 violations and      597 notes
3.003 Changed       99 of      887 tested segments in   116 channels. Unresolved      121 violations and      601 notes
3.004 Changed      114 of      363 tested segments in    78 channels. Unresolved      139 violations and      602 notes
3.005 Changed      121 of      386 tested segments in    79 channels. Unresolved      138 violations and      607 notes
3.006 Changed       82 of      384 tested segments in    76 channels. Unresolved      115 violations and      619 notes
3.007 Changed       84 of      346 tested segments in    76 channels. Unresolved      108 violations and      621 notes
3.008 Changed       70 of      369 tested segments in    71 channels. Unresolved      113 violations and      625 notes
3.009 Changed       50 of      323 tested segments in    68 channels. Unresolved       87 violations and      628 notes
3.010 Changed       62 of      264 tested segments in    67 channels. Unresolved       83 violations and      630 notes
3.011 Changed       41 of      217 tested segments in    64 channels. Unresolved       73 violations and      631 notes
3.012 Changed       30 of      164 tested segments in    54 channels. Unresolved       58 violations and      634 notes
3.013 Changed       19 of      138 tested segments in    52 channels. Unresolved       52 violations and      637 notes
3.014 Changed       11 of      119 tested segments in    44 channels. Unresolved       47 violations and      641 notes
3.015 Changed       15 of      107 tested segments in    46 channels. Unresolved       48 violations and      642 notes
3.016 Changed       15 of       92 tested segments in    40 channels. Unresolved       49 violations and      643 notes
3.017 Changed       16 of       88 tested segments in    40 channels. Unresolved       44 violations and      643 notes
3.018 Changed       18 of       93 tested segments in    37 channels. Unresolved       45 violations and      643 notes
3.019 Changed       24 of       88 tested segments in    39 channels. Unresolved       43 violations and      645 notes
3.020 Changed       25 of       93 tested segments in    40 channels. Unresolved       43 violations and      641 notes
3.021 Changed       23 of       96 tested segments in    41 channels. Unresolved       43 violations and      640 notes
3.022 Changed       19 of       96 tested segments in    41 channels. Unresolved       43 violations and      640 notes
3.023 Changed       16 of       83 tested segments in    40 channels. Unresolved       44 violations and      641 notes
3.024 Changed       18 of       85 tested segments in    37 channels. Unresolved       48 violations and      642 notes
3.025 Changed       13 of       78 tested segments in    37 channels. Unresolved       42 violations and      641 notes
3.026 Changed        9 of       70 tested segments in    34 channels. Unresolved       46 violations and      641 notes
3.027 Changed       10 of       68 tested segments in    38 channels. Unresolved       44 violations and      641 notes
3.028 Changed       12 of       72 tested segments in    36 channels. Unresolved       46 violations and      641 notes
3.029 Changed        6 of       70 tested segments in    37 channels. Unresolved       45 violations and      641 notes
3.030 Changed        7 of       60 tested segments in    35 channels. Unresolved       45 violations and      641 notes
3.031 Changed        6 of       59 tested segments in    33 channels. Unresolved       46 violations and      641 notes
3.032 Changed        3 of       52 tested segments in    31 channels. Unresolved       45 violations and      641 notes
3.033 Changed        2 of       44 tested segments in    31 channels. Unresolved       45 violations and      641 notes
3.034 Changed        1 of       35 tested segments in    26 channels. Unresolved       46 violations and      641 notes
3.035 Changed        0 of       18 tested segments in    13 channels. Unresolved       46 violations and      641 notes
3.036 Changed        2 of       17 tested segments in    12 channels. Unresolved       46 violations and      641 notes
3.037 Changed        1 of       18 tested segments in    13 channels. Unresolved       46 violations and      641 notes
3.038 Changed        0 of       15 tested segments in    10 channels. Unresolved       46 violations and      641 notes
3.039 Changed        0 of       10 tested segments in     8 channels. Unresolved       46 violations and      641 notes
3.040 Changed        1 of        9 tested segments in     7 channels. Unresolved       46 violations and      641 notes
3.041 Changed        1 of       10 tested segments in     7 channels. Unresolved       46 violations and      641 notes
3.042 Changed        0 of        8 tested segments in     7 channels. Unresolved       46 violations and      641 notes
3.043 Changed        0 of        5 tested segments in     5 channels. Unresolved       46 violations and      641 notes
3.044 Changed        0 of        4 tested segments in     4 channels. Unresolved       46 violations and      641 notes
3.045 Changed        0 of        4 tested segments in     4 channels. Unresolved       46 violations and      641 notes
3.046 Changed        0 of        4 tested segments in     4 channels. Unresolved       46 violations and      641 notes
3.047 Changed        0 of        3 tested segments in     3 channels. Unresolved       46 violations and      641 notes
3.048 Changed        0 of        0 tested segments in     0 channels. Unresolved       46 violations and      641 notes
Result=end(begin): viols=46(64), notes=641(590)
Drc convergence rate is 21%
Not enough improvement on this run. Stop.
Cpu time: 00:00:17, Elapsed time: 00:00:11, Memory: 1.8G

Write routing ...
M1: 5633 vias and 649 wires with length 0.382 (0.016 in non-prefer direction)
M2: 8477 vias and 7254 wires with length 5.753 (0.169 in non-prefer direction)
M3: 1136 vias and 5229 wires with length 7.450 (0.088 in non-prefer direction)
M4: 629 vias and 590 wires with length 0.516 (0.034 in non-prefer direction)
M5: 31 vias and 380 wires with length 1.549 (0.018 in non-prefer direction)
M6: 6 vias and 22 wires with length 0.078 (0.001 in non-prefer direction)
M7: 6 vias and 5 wires with length 0.013 (0.000 in non-prefer direction)
M8: 0 vias and 3 wires with length 0.049 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 15918 vias and 14132 wires with length 15.790 (0.325 in non-prefer direction)

Total 46 violated segments:
Viol: Stat short - 34
Viol: Stat spacing - 3
Viol: Diffnet short - 5
Viol: Samenet spacing - 4

Total 641 notes:
Note: Offgrid - 344
Note: Fork - 8
Note: Split - 105
Note: Parallel length - 1
Note: Segment orientation - 183

Info: Via overhang - 48
Info: Detour - 6
info UI33: performed track routing for 25 sec (CPU time: 39 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'booth_multiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 4 sec; MEM: RSS - 406M, CVMEM - 1749M, PVMEM - 2637M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'booth_multiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0640 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   41 with    164 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1841 | 5681 | 
|-----------------------+------+------|
| To be routed :        | 1821 | 5486 | 
|-----------------------+------+------|
|   - signal            | 1821 | 5486 | 
|-----------------------+------+------|
| To be skipped :       | 20   | 195  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 192  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1821 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 670700 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.321931 min: 0.000000 avg: 0.162687
info metal2 layer density max: 0.177522 min: 0.000000 avg: 0.084745
info metal3 layer density max: 0.263129 min: 0.000000 avg: 0.107246
info metal4 layer density max: 0.072129 min: 0.004571 avg: 0.032237
info metal5 layer density max: 0.179757 min: 0.000400 avg: 0.063125
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.349002
info metal7 layer density max: 0.062530 min: 0.000000 avg: 0.028424
info metal8 layer density max: 0.089930 min: 0.000000 avg: 0.022813
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'booth_multiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0640 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 377M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                      | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_power_0                    | tr_opt_wns_0 | tr_opt_hold_0                     | tr_opt_tr_1                       | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 03m                          | 00h 01m                           | 00h 00m                           | 00h 00m      | 00h 00m                           | 00h 00m      | 00h 00m                           | 00h 01m                           | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.001173611111111111d00.0h 00.0m | 0.0017083333333333332d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 0.0005416666666666668d00.0h 00.0m | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                             | 1245                              | 1245                              | 1245         | 1245                              | 1245         | 1245                              | 1245                              | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| logic_utilization  (%) | 56.59                            | 56.59                             | 56.59                             | 56.59        | 56.59                             | 56.59        | 56.59                             | 56.59                             | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                              | 0.0                               | 0.0                               | 0.0          | 0.0                               | 0.0          | 0.0                               | 0.0                               | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                              | 0.0                               | 0.0                               | 0.0          | 0.0                               | 0.0          | 0.0                               | 0.0                               | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                              | 0.0                               | 0.0                               | 0.0          | 0.0                               | 0.0          | 0.0                               | 0.0                               | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                              | 0.0                               | 0.0                               | 0.0          | 0.0                               | 0.0          | 0.0                               | 0.0                               | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| setup_viols            | 0                                | 0                                 | 0                                 | 0            | 0                                 | 0            | 0                                 | 0                                 | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| hold_viols             | 0                                | 0                                 | 0                                 | 0            | 0                                 | 0            | 0                                 | 0                                 | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| slew_viols             | 66                               | 66                                | 66                                | 66           | 66                                | 66           | 66                                | 66                                | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| worst_slew  (ps)       | -508.0                           | -508.0                            | -508.0                            | -508.0       | -508.0                            | -508.0       | -508.0                            | -508.0                            | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| total_slew  (ps)       | -33.5                            | -33.5                             | -33.5                             | -33.5        | -33.5                             | -33.5        | -33.5                             | -33.5                             | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| overflow_edges         | 0                                |                                   |                                   |              |                                   |              |                                   |                                   | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| overflow_nodes         | 0                                |                                   |                                   |              |                                   |              |                                   |                                   | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 10.5                             | 17.9                              | 17.9                              | 17.9         | 17.9                              | 17.9         | 17.9                              | 18.1                              | 
|------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+-----------------------------------+--------------+-----------------------------------+-----------------------------------|
| via_count_total        | 3943                             | 16969                             | 16969                             | 16969        | 16969                             | 16969        | 16969                             | 17044                             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition booth_multiplier (started at Fri Dec 23 03:43:50 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   41 with    127 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1841 | 5681 | 
|-------------------+------+------|
| To be routed :    | 1834 | 5681 | 
|-------------------+------+------|
|   - signal        | 1833 | 5678 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 7    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 7    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1833 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2800
Total opens=3 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=22
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (2/2): opens (3->0), viols (22->25)
Result=end(begin): opens=0(3), viols=25(22)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (13/13): viols (25->0)
Result=end(begin): opens=0(0), viols=0(25)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Check routing ...
Routing windows accepted: 14 rejected: 1
Finish Final Routing ...

Changed nets: 21 (1%)
Saving routing in 'eco' mode ...

Number of touched nets: 21
Number of changed nets: 21

4 nets (2 clocks) have got their timing invalidated
3 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 1 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'booth_multiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0650 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'booth_multiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0650 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   41 with    127 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1841 | 5681 | 
|-----------------------+------+------|
| To be routed :        | 1821 | 5486 | 
|-----------------------+------+------|
|   - signal            | 1821 | 5486 | 
|-----------------------+------+------|
| To be skipped :       | 20   | 195  | 
|-----------------------+------+------|
|   - marked dont_route | 12   | 192  | 
|-----------------------+------+------|
|   - less 2 pins       | 7    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1821 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 670700 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.321931 min: 0.000000 avg: 0.162591
info metal2 layer density max: 0.176997 min: 0.000000 avg: 0.084751
info metal3 layer density max: 0.263129 min: 0.000000 avg: 0.107237
info metal4 layer density max: 0.074529 min: 0.004571 avg: 0.032247
info metal5 layer density max: 0.179757 min: 0.000400 avg: 0.063063
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.349002
info metal7 layer density max: 0.062530 min: 0.000000 avg: 0.028407
info metal8 layer density max: 0.089930 min: 0.000000 avg: 0.022813
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:43:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 412M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 382M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'booth_multiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0650 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition booth_multiplier (started at Fri Dec 23 03:43:52 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   41 with    127 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1841 | 5681 | 
|-------------------+------+------|
| To be routed :    | 1834 | 5681 | 
|-------------------+------+------|
|   - signal        | 1833 | 5678 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 7    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 7    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1833 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=4
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (2/2): viols (4->0)
Result=end(begin): opens=0(0), viols=0(4)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...

Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Routing windows accepted: 2 rejected: 0
Finish Final Routing ...

Changed nets: 4 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 4
Number of changed nets: 4

1 nets (0 clocks) have got their timing invalidated
1 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 387M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 03:43:53 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 417M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 387M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 03:43:58 2022
  
-----------------------------------------------------------------------------------------------------
|                                    DFM via replacement report                                     |
|-------------------+-------+-------+-------+-------+-------+-------+--------+--------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6   | via7   | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+--------+--------+------+------|
| Checked vias      | 16974 | 5836  | 8946  | 1253  | 730   | 85    | 57     | 67     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+--------+--------+------+------|
| Replaced vias     | 14557 | 4749  | 7692  | 1208  | 701   | 83    | 57     | 67     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+--------+--------+------+------|
| Replaced vias (%) | 85.76 | 81.37 | 85.98 | 96.41 | 96.03 | 97.65 | 100.00 | 100.00 | 0.00 | 0.00 | 
-----------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 17.03  | 5.84  | 8.98  | 1.25  | 0.74  | 0.09  | 0.06   | 0.08  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 34.27 | 52.72 | 7.36  | 4.33  | 0.53  | 0.33   | 0.46  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 14.52  | 18.63 | 14.32 | 3.59  | 4.88  | 7.78  | 0.00   | 15.19 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 85.48  | 81.37 | 85.68 | 96.41 | 95.12 | 92.22 | 100.00 | 84.81 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 4 sec (CPU time: 4 sec; MEM: RSS - 422M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1749M, PVMEM - 2637M, PRSS - 393M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 03:43:58 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1749M, PVMEM - 2637M, PRSS - 393M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 4 sec; MEM: RSS - 408M, CVMEM - 1749M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:44:01 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 408M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:44:01 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 408M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 408M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
-----------------------------------------------------------------------
|    MCMM variability report for design 'booth_multiplier' (pico)     |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 66.0 | 0.0 | 0       | 54.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'booth_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 169   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 11    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 11    | 
-----------------------------------------


Found 11 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 11 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 169 pre-existing "fixed" Sequential leaf cells of clock networks
 169 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 12 clock nets
Clearing dont_route property from 12 clock nets

All Clock networks set for partition booth_multiplier.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:44:01 2022)
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:44:01 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:44:01 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| booth_multiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design booth_multiplier.
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

WNS:0 TNS:0 TNDD:-564.0 WHS:0 THS:0 THDD:-259.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.779157 AREA:2368.2

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-564.0 WHS:0 THS:0 THDD:-259.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.779157 AREA:2368.2
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-564.0 WHS:0 THS:0 THDD:-259.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.779157 AREA:2368.2

info OPT3: 66 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:697m:732k]
info OPT4: Total 66 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:732k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 1 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1749M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-564.0 WHS:0 THS:0 THDD:-259.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.779157 AREA:2368.2
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-564.0 WHS:0 THS:0 THDD:-259.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.779157 AREA:2368.2

info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).


info DUM207: optimize: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition booth_multiplier old max-util 100 new max-util 100.
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:44:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 407M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 03:44:02 2022)
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:44:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 03:44:02 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| booth_multiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design booth_multiplier.
info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).

WNS:0 TNS:0 TNDD:-564.0 WHS:0 THS:0 THDD:-259.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.779157 AREA:2368.2

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-564.0 WHS:0 THS:0 THDD:-259.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.779157 AREA:2368.2
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-564.0 WHS:0 THS:0 THDD:-259.0 SLEW:-33528 CAP:0.0 LEAKAGE:0.051620 DYNAMIC:1.779157 AREA:2368.2

info OPT24: optimize_max_util is set to 100% in partition booth_multiplier (0 density boxes are currently over utilized: max=66.2723%).


info DUM207: optimize: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition booth_multiplier old max-util 100 new max-util 100.
Report 'booth_multiplier': Design Report
Generated on Fri Dec 23 03:44:02 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1761  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 130   | 7.38       | 
| Inverters      | 426   | 24.19      | 
| Registers      | 172   | 9.76       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 481   | 27.31      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1761  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2368.2                 | 56.59           | 
| Buffers, Inverters | 338.086                | 8.07            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4184.71                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1829  | 100        | 
| Orphaned        | 8     | 0.43       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 1058  | 57.84      | 
| 2 Fanouts       | 397   | 21.7       | 
| 3-30 Fanouts    | 355   | 19.4       | 
| 30-127 Fanouts  | 11    | 0.6        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  |===== 1
50  |======================================================================== 13
55  |======================================================================== 13
60  |================================= 6
65  |================ 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition booth_multiplier (started at Fri Dec 23 03:44:02 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1750 movable and 11 fixed cells in partition booth_multiplier
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 56 cut rows, with average utilization 56.258%, utilization with cell bloats 56.258%.
info Preplacing cells: able to preplace all 169 fixed_origin cells.
info Displacement: num_cells=169 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 169 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 1750, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1750                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition booth_multiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition booth_multiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 407M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'booth_multiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 169   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 11    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 11    | 
-----------------------------------------


Found 11 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 11 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 169 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition booth_multiplier.

info CHK10: Checking placement...
info Found 1581 movable and 180 fixed cells in partition booth_multiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: booth_multiplier; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition booth_multiplier:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:44:02 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1839       | 0         | 0    | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:44:03 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1839       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Fri Dec 23 03:44:03 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1839       | 0         | 0    | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:44:03 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:44:03 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
-----------------------------------------------------------------------
|    MCMM variability report for design 'booth_multiplier' (pico)     |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 66.0 | 0.0 | 0       | 54.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   41 with    164 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1841 | 5681 | 
|-------------------+------+------|
| To be routed :    | 1833 | 5678 | 
|-------------------+------+------|
|   - signal        | 1833 | 5678 | 
|-------------------+------+------|
| To be skipped :   | 8    | 3    | 
|-------------------+------+------|
|   - less 2 pins   | 7    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1833 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 670700 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.334859 min: 0.000000 avg: 0.169708
info metal2 layer density max: 0.215454 min: 0.000000 avg: 0.103463
info metal3 layer density max: 0.282798 min: 0.000000 avg: 0.117166
info metal4 layer density max: 0.097657 min: 0.004571 avg: 0.039742
info metal5 layer density max: 0.184119 min: 0.000400 avg: 0.064557
info metal6 layer density max: 0.500000 min: 0.000814 avg: 0.349414
info metal7 layer density max: 0.072370 min: 0.000000 avg: 0.031577
info metal8 layer density max: 0.091190 min: 0.000000 avg: 0.023627
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 12 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition booth_multiplier (started at Fri Dec 23 03:44:03 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   41 with    127 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1841 | 5681 | 
|-------------------+------+------|
| To be routed :    | 1834 | 5681 | 
|-------------------+------+------|
|   - signal        | 1833 | 5678 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 7    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 7    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1833 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 03:44:05 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:44:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 03:44:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
-----------------------------------------------------------------------
|    MCMM variability report for design 'booth_multiplier' (pico)     |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 66.0 | 0.0 | 0       | 54.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 24 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Fri Dec 23 03:44:06 2022
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 16974 | 5836 | 8946 | 1253 | 730  | 85   | 57   | 67   | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 24    | 3    | 21   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.14  | 0.05 | 0.23 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 17.03  | 5.84  | 8.98  | 1.25  | 0.74  | 0.09  | 0.06   | 0.08  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 34.27 | 52.72 | 7.36  | 4.33  | 0.53  | 0.33   | 0.46  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 14.38  | 18.57 | 14.09 | 3.59  | 4.88  | 7.78  | 0.00   | 15.19 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 85.62  | 81.43 | 85.91 | 96.41 | 95.12 | 92.22 | 100.00 | 84.81 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 414M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition booth_multiplier (started at Fri Dec 23 03:44:06 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   41 with    127 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1841 | 5681 | 
|-------------------+------+------|
| To be routed :    | 1834 | 5681 | 
|-------------------+------+------|
|   - signal        | 1833 | 5678 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 7    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 7    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1833 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 12   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 417M, CVMEM - 1780M, PVMEM - 2637M, PRSS - 393M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Fri Dec 23 03:44:08 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 417M, CVMEM - 1810M, PVMEM - 2637M, PRSS - 393M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '12' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/route.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 417M, CVMEM - 1780M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Fri Dec 23 03:44:08 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 03:44:08 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1780                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 417                                                          | 
| CPU time (minutes)       | 5.17                                                         | 
| Elapsed time (minutes)   | 4.72                                                         | 
| Load Averages            | 1.41 0.97 0.67                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.7                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 32754                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_32754                                                     | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Fri Dec 23 03:44:08 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 03:44:08 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 03:44:08 EET 2022
NRF info: Writing Timing Drc Reports Fri Dec 23 03:44:08 EET 2022
NRF info: Writing Physical Reports Fri Dec 23 03:44:08 EET 2022
NRF info: Writing Power Reports Fri Dec 23 03:44:09 EET 2022
NRF info: Reports completed Fri Dec 23 03:44:09 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 2 min 21 sec (CPU time: 3 min 35 sec; MEM: RSS - 418M, CVMEM - 1780M, PVMEM - 2637M)
