{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720019441227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720019441234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 23:10:41 2024 " "Processing started: Wed Jul 03 23:10:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720019441234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720019441234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Bonus -c Bonus " "Command: quartus_sta Bonus -c Bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720019441234 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720019441311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720019441431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720019441431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019441458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019441458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1720019441635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bonus.sdc " "Synopsys Design Constraints File file not found: 'Bonus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720019441663 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019441664 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720019441665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start_x start_x " "create_clock -period 1.000 -name start_x start_x" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720019441665 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:ctrl_inst\|clock_divider:clkd\|temp_clk controller:ctrl_inst\|clock_divider:clkd\|temp_clk " "create_clock -period 1.000 -name controller:ctrl_inst\|clock_divider:clkd\|temp_clk controller:ctrl_inst\|clock_divider:clkd\|temp_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720019441665 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720019441665 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_y_inst\|Selector3~0\|combout " "Node \"ctrl_inst\|i2c_y_inst\|Selector3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""} { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|dataa " "Node \"ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""} { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|combout " "Node \"ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""} { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_y_inst\|Selector3~0\|datab " "Node \"ctrl_inst\|i2c_y_inst\|Selector3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""} { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|datab " "Node \"ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""}  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 35 -1 0 } } { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1720019441666 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|combout " "Node \"ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""} { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_x_inst\|Selector3~0\|dataa " "Node \"ctrl_inst\|i2c_x_inst\|Selector3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""} { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_x_inst\|Selector3~0\|combout " "Node \"ctrl_inst\|i2c_x_inst\|Selector3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""} { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datab " "Node \"ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""} { "Warning" "WSTA_SCC_NODE" "ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datac " "Node \"ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019441666 ""}  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } } { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1720019441666 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_x_inst\|Selector3~0\|combout " "From: ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_x_inst\|Selector3~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720019441667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_y_inst\|Selector3~0\|combout " "From: ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_y_inst\|Selector3~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720019441667 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720019441667 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1720019441668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720019441668 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720019441669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720019441673 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1720019441677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720019441681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.039 " "Worst-case setup slack is -10.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.039            -231.094 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "  -10.039            -231.094 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.252            -113.246 clk  " "   -7.252            -113.246 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.781             -66.800 start_x  " "   -5.781             -66.800 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019441682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.494 " "Worst-case hold slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "    0.494               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 clk  " "    0.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.698               0.000 start_x  " "    1.698               0.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019441686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019441688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019441690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 clk  " "   -3.000             -36.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start_x  " "   -3.000              -3.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696             -31.327 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -1.696             -31.327 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019441691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019441691 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720019441702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720019441721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720019442078 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_x_inst\|Selector3~0\|combout " "From: ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_x_inst\|Selector3~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720019442176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_y_inst\|Selector3~0\|combout " "From: ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_y_inst\|Selector3~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720019442176 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720019442176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720019442177 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720019442186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.259 " "Worst-case setup slack is -9.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.259            -210.847 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -9.259            -210.847 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.530            -101.421 clk  " "   -6.530            -101.421 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.307             -60.772 start_x  " "   -5.307             -60.772 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019442187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "    0.384               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 clk  " "    0.595               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.508               0.000 start_x  " "    1.508               0.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019442191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019442193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019442195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 clk  " "   -3.000             -36.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start_x  " "   -3.000              -3.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506             -27.744 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -1.506             -27.744 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019442196 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720019442206 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_x_inst\|Selector3~0\|combout " "From: ctrl_inst\|i2c_x_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_x_inst\|Selector3~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720019442337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_y_inst\|Selector3~0\|combout " "From: ctrl_inst\|i2c_y_inst\|bit_cnt\[0\]~1\|datad  to: ctrl_inst\|i2c_y_inst\|Selector3~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720019442337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1720019442337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720019442337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720019442341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.025 " "Worst-case setup slack is -4.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.025             -78.419 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -4.025             -78.419 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.108             -44.094 clk  " "   -3.108             -44.094 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842             -19.881 start_x  " "   -1.842             -19.881 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019442343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "    0.077               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clk  " "    0.250               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 start_x  " "    0.477               0.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019442349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019442350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019442352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.855 clk  " "   -3.000             -27.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start_x  " "   -3.000              -3.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.547              -5.725 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -0.547              -5.725 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019442354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019442354 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720019442842 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720019442843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720019442874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 23:10:42 2024 " "Processing ended: Wed Jul 03 23:10:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720019442874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720019442874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720019442874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720019442874 ""}
