example-0: 
// left shift and rotate operation
module left_rotate(clk,reset,amount,data,load,out);
input clk,reset;
input [2:0] amount;
input [7:0] data;
input load;
output reg [7:0] out;
// when load is high, load data to out
// otherwise rotate the out register followed by left shift the out register by amount bits
always @(posedge clk)
    if (load)
    {
        out = data;
    }
    else
    {
        out <<= amount;
        out <<= amount;
        out <<= amount;
        out <<= amount;
    }

================================================================
example-1: 
// left shift and rotate operation
module left_rotate(clk,reset,amount,data,load,out);
input clk,reset;
input [2:0] amount;
input [7:0] data;
input load;
output reg [7:0] out;
// when load is high, load data to out
// otherwise rotate the out register followed by left shift the out register by amount bits
always @(posedge clk or posedge reset)
begin
    if (load)
        out = data;
    else
        out = (data << amount) | (out >> (32 - amount));
end

================================================================
example-2: 
// left shift and rotate operation
module left_rotate(clk,reset,amount,data,load,out);
input clk,reset;
input [2:0] amount;
input [7:0] data;
input load;
output reg [7:0] out;
// when load is high, load data to out
// otherwise rotate the out register followed by left shift the out register by amount bits
assign load_out = (load == '1') ? out : (out << amount) | (out >> (32 - amount));
// when load is high, load data to out
// otherwise rotate the out register followed by left shift the out register by amount bits
assign out_out = (load == '1') ? out : (out << amount) | (out >> (32 - amount));
// when load is high, load data to out
// otherwise rotate the out register followed by left shift the out register by amount bits
assign out_load = (load == '1') ? out : (out << amount) | (out >> (32 - amount));
// when load is high, load data to out
// otherwise rotate the out register followed by left shift the out register by amount bits
assign out_out_out = (load == '1') ? out : (out << amount) | (out >>
================================================================
