INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'CSDL_GUEST' on host 'desktop-hhkudfn' (Windows NT_amd64 version 6.2) on Thu Nov 30 16:38:38 +0900 2023
INFO: [HLS 200-10] In directory 'C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/5_GEMM'
Sourcing Tcl script 'C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/5_GEMM/5_gemm_zcu104/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/5_GEMM/5_gemm_zcu104/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project 5_gemm_zcu104 
INFO: [HLS 200-10] Opening project 'C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/5_GEMM/5_gemm_zcu104'.
INFO: [HLS 200-1510] Running: set_top mm 
INFO: [HLS 200-1510] Running: add_files gemm.cc 
INFO: [HLS 200-10] Adding design file 'gemm.cc' to the project
INFO: [HLS 200-1510] Running: add_files gemm.h 
INFO: [HLS 200-10] Adding design file 'gemm.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb gemm_tb.cc 
INFO: [HLS 200-10] Adding test bench file 'gemm_tb.cc' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/5_GEMM/5_gemm_zcu104/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 57186
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.156 seconds; current allocated memory: 105.980 MB.
INFO: [HLS 200-10] Analyzing design file 'gemm.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.059 seconds; current allocated memory: 107.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.742 seconds; current allocated memory: 107.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 107.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 113.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 114.539 MB.
INFO: [XFORM 203-510] Pipelining loop 'col' (gemm.cc:28) in function 'mm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (gemm.cc:28) in function 'mm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product' (gemm.cc:28) in function 'mm' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mm' (gemm.cc:13)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 136.523 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (gemm.cc:26:15) in function 'mm'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 136.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
WARNING: [HLS 200-880] The II Violation in module 'mm' (loop 'row_col'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('B_port_addr_7_read', gemm.cc:30) on port 'B_port' (gemm.cc:30) and bus read operation ('B_port_addr_read', gemm.cc:30) on port 'B_port' (gemm.cc:30).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm' (loop 'row_col'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('B_port_addr_7_read', gemm.cc:30) on port 'B_port' (gemm.cc:30) and bus read operation ('B_port_addr_read', gemm.cc:30) on port 'B_port' (gemm.cc:30).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm' (loop 'row_col'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('B_port_addr_7_read', gemm.cc:30) on port 'B_port' (gemm.cc:30) and bus read operation ('B_port_addr_read', gemm.cc:30) on port 'B_port' (gemm.cc:30).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm' (loop 'row_col'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('B_port_addr_7_read', gemm.cc:30) on port 'B_port' (gemm.cc:30) and bus read operation ('B_port_addr_read', gemm.cc:30) on port 'B_port' (gemm.cc:30).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'mm' (loop 'row_col'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read operation ('B_port_addr_7_read', gemm.cc:30) on port 'B_port' (gemm.cc:30) and bus read operation ('B_port_addr_read', gemm.cc:30) on port 'B_port' (gemm.cc:30).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 23, loop 'row_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 138.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 139.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/AB_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/AB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'AB' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 143.762 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.191 seconds; current allocated memory: 152.367 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.552 seconds; current allocated memory: 158.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm.
INFO: [VLOG 209-307] Generating Verilog RTL for mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 16.494 seconds; current allocated memory: 52.832 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 4 seconds. Total elapsed time: 29.242 seconds; peak allocated memory: 158.863 MB.
