dma_data_direction	,	V_11
IO_SYNC_BARRIER_CTL_OFFSET	,	V_5
set_cpu_coherent	,	F_1
dma_addr_t	,	T_1
NOTIFY_DONE	,	V_22
mvebu_hwcc_platform_notifier	,	F_12
size_t	,	T_2
of_find_matching_node	,	F_15
dir	,	V_12
"Initializing Coherency fabric\n"	,	L_3
bus_register_notifier	,	F_23
dev	,	V_7
pr_warn	,	F_2
coherency_late_init	,	F_22
dma_attrs	,	V_13
cpu_logical_map	,	F_20
DMA_TO_DEVICE	,	V_15
mvebu_hwcc_dma_unmap_page	,	F_10
res	,	V_29
offset	,	V_9
resource	,	V_28
mvebu_hwcc_dma_ops	,	V_23
attrs	,	V_14
platform_bus_type	,	V_32
size	,	V_10
nb	,	V_18
set_dma_ops	,	F_13
coherency_init	,	F_14
page	,	V_8
mvebu_hwcc_dma_sync	,	F_11
device	,	V_6
mvebu_hwcc_dma_map_page	,	F_7
np	,	V_26
coherency_phys_base	,	V_30
of_address_to_resource	,	F_17
smp_group_id	,	V_2
coherency_cpu_base	,	V_4
page_to_pfn	,	F_9
pfn_to_dma	,	F_8
device_node	,	V_25
__dev	,	V_20
dma_handle	,	V_16
event	,	V_19
of_coherency_table	,	V_27
"Can't make CPU %d cache coherent.\n"	,	L_1
readl	,	F_6
writel	,	F_5
pr_info	,	F_16
start	,	V_31
"Coherency fabric is not initialized\n"	,	L_2
NOTIFY_OK	,	V_24
coherency_base	,	V_3
mvebu_hwcc_platform_nb	,	V_33
__init	,	T_3
of_iomap	,	F_19
notifier_block	,	V_17
smp_processor_id	,	F_21
hw_cpu_id	,	V_1
mvebu_hwcc_sync_io_barrier	,	F_4
sync_cache_w	,	F_18
ll_set_cpu_coherent	,	F_3
BUS_NOTIFY_ADD_DEVICE	,	V_21
