library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Definição do módulo do flip-flop mestre-escravo
entity MasterSlaveDFlipFlop is
    Port ( D : in STD_LOGIC;
           CLK : in STD_LOGIC;
           Q : out STD_LOGIC);
end MasterSlaveDFlipFlop;

architecture Behavioral of MasterSlaveDFlipFlop is

    -- Declaração do componente do D latch
    component GatedDLatch
        Port ( D : in STD_LOGIC;
               EN : in STD_LOGIC;
               Q : out STD_LOGIC;
               QN : out STD_LOGIC);
    end component;

    -- Sinais internos
    signal D_master, Q_master, QN_master : STD_LOGIC;
    signal D_slave, Q_slave, QN_slave : STD_LOGIC;

begin

    -- Instanciação do latch mestre
    MasterLatch : GatedDLatch
        Port map ( D => D,
                   EN => CLK,
                   Q => Q_master,
                   QN => QN_master);
    
    -- Instanciação do latch escravo
    SlaveLatch : GatedDLatch
        Port map ( D => Q_master,
                   EN => not CLK,
                   Q => Q_slave,
                   QN => QN_slave);

    -- Saída do flip-flop é a saída do latch escravo
    Q <= Q_slave;

end Behavioral;
