designAXIslave_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_microblaze_0_0/sim/designAXIslave_microblaze_0_0.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_mdm_1_0/sim/designAXIslave_mdm_1_0.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_clk_wiz_1_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_clk_wiz_1_0/designAXIslave_clk_wiz_1_0_sim_netlist.vhdl,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_rst_clk_wiz_1_100M_0/sim/designAXIslave_rst_clk_wiz_1_100M_0.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_axi_uartlite_0_0/sim/designAXIslave_axi_uartlite_0_0.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_xbar_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_xbar_0/designAXIslave_xbar_0_sim_netlist.vhdl,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_dlmb_v10_0/sim/designAXIslave_dlmb_v10_0.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_ilmb_v10_0/sim/designAXIslave_ilmb_v10_0.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_dlmb_bram_if_cntlr_0/sim/designAXIslave_dlmb_bram_if_cntlr_0.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_ilmb_bram_if_cntlr_0/sim/designAXIslave_ilmb_bram_if_cntlr_0.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_lmb_bram_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_lmb_bram_0/designAXIslave_lmb_bram_0_sim_netlist.vhdl,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/sim/designAXIslave.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
AXI_Adder_Tree_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ipshared/6393/hdl/AXI_Adder_Tree_v1_0_S00_AXI.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
coprocessor.sv,systemverilog,xil_defaultlib,../../../bd/designAXIslave/ipshared/6393/src/coprocessor.sv,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
Device.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ipshared/6393/src/Device.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
bcddigit.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ipshared/6393/src/bcddigit.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
binarybcd.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ipshared/6393/src/binarybcd.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
commanddecoder.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ipshared/6393/src/commanddecoder.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
display.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ipshared/6393/src/display.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
AXI_Adder_Tree_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ipshared/6393/hdl/AXI_Adder_Tree_v1_0.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
designAXIslave_AXI_Adder_Tree_0_1.vhd,vhdl,xil_defaultlib,../../../bd/designAXIslave/ip/designAXIslave_AXI_Adder_Tree_0_1/sim/designAXIslave_AXI_Adder_Tree_0_1.vhd,incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/b65a"incdir="../../../../Adder_Tree_Microblaze.srcs/sources_1/bd/designAXIslave/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
