/****************************************************************************
 * MInimal Real-time Operating System (MIROS)
 * version 0.23
 *
 * This software is a teaching aid to illustrate the concepts underlying
 * a Real-Time Operating System (RTOS). The main goal of the software is
 * simplicity and clear presentation of the concepts, but without dealing
 * with various corner cases, portability, or error handling. For these
 * reasons, the software is generally NOT intended or recommended for use
 * in commercial applications.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program. If not, see <https://www.gnu.org/licenses/>.
 *
 ****************************************************************************/
#include <stdint.h>
#include "miros.h"
#include "qassert.h"

Q_DEFINE_THIS_FILE


OSThread *volatile OS_curr; /* pointer to the current thread */
OSThread *volatile OS_next; /* pointer to the next thread to run */

OSThread *OS_thread[32+1]; /* array of threads started so far */
uint8_t OS_threadNum; /* number of threads started so far */
uint8_t OS_currIdx; /* current thread index for round robin scheduling */
//circler behavior of threads using arrays instead of linked list.


void OS_init(void)
{
	/* set the PendSV interrupt priority to the lowest level 0xFF */
	*(uint32_t volatile *)0xE000ED20 |= (0xFFU << 16);
}

void OS_sched(void) //round-robin scheduling
{

	/* OS_next = ... sched=schedule the interupts.  */
	/* first example of hard code automatic thread scheduling
	extern OSThread blinky1,blinky2;
	if(OS_curr==&blinky1){
		OS_next=&blinky2;
	}
	else{
		OS_next=&blinky1;
	}
	*/
    ++OS_currIdx; //increment the index of current thread running
    if (OS_currIdx == OS_threadNum) { // wrap it around to zero after reaching the last thread making it circler
        OS_currIdx = 0U;
    }
    OS_next = OS_thread[OS_currIdx];
	if (OS_next != OS_curr)
	{
		*(uint32_t volatile *)0xE000ED04 = (1U << 28); //PendSV exception
	}
}


void OS_run(void) {
    /* callback to configure and start interrupts */
    OS_onStartup();

    __asm volatile ("cpsid i"); //disable inturreputs
    OS_sched();
    __asm volatile ("cpsie i"); //enable inturreputs

    /* the following code should never execute */
    Q_ERROR();
}



void OSThread_start(
	OSThread *me,
	OSThreadHandler threadHandler,
	void *stkSto, uint32_t stkSize)
{
	/* round down the stack top to the 8-byte boundary by muliply and devide
	 * NOTE: ARM Cortex-M stack grows down from hi -> low memory
	 */
	uint32_t *sp = (uint32_t *)((((uint32_t)stkSto + stkSize) / 8) * 8);
	uint32_t *stk_limit;

	*(--sp) = (1U << 24);			   /* xPSR */
	*(--sp) = (uint32_t)threadHandler; /* PC */
	*(--sp) = 0x0000000EU;			   /* LR  */
	*(--sp) = 0x0000000CU;			   /* R12 */
	*(--sp) = 0x00000003U;			   /* R3  */
	*(--sp) = 0x00000002U;			   /* R2  */
	*(--sp) = 0x00000001U;			   /* R1  */
	*(--sp) = 0x00000000U;			   /* R0  */
	/* additionally, fake registers R4-R11 */
	*(--sp) = 0x0000000BU; /* R11 */
	*(--sp) = 0x0000000AU; /* R10 */
	*(--sp) = 0x00000009U; /* R9 */
	*(--sp) = 0x00000008U; /* R8 */
	*(--sp) = 0x00000007U; /* R7 */
	*(--sp) = 0x00000006U; /* R6 */
	*(--sp) = 0x00000005U; /* R5 */
	*(--sp) = 0x00000004U; /* R4 */

	/* save the top of the stack in the thread's attibute */
	me->sp = sp;

	/* round up the bottom of the stack to the 8-byte boundary */
	stk_limit = (uint32_t *)(((((uint32_t)stkSto - 1U) / 8) + 1U) * 8);

	/* pre-fill the unused part of the stack with 0xDEADBEEF */
	for (sp = sp - 1U; sp >= stk_limit; --sp)
	{
		*sp = 0xDEADBEEFU;
	}
/*	a simple way to enforce the threades array not to overflow.	
	
	if(OS_threadNum< MAX_THREAD){
		// register the thread with the OS 
		OS_thread[OS_threadNum] = me;
		++OS_threadNum;
	}
	else{
		return ERROR;
	}
	a better way is using assertions, assert() evaluates the expression
	and when it turns out to be false, 
	the assert() macro prints a message to the screen and exits 
	the application.
	assert(OS_threadNum<MAX_THREAD)...
	Neither of these actions make sense in a 
	deeply embedded programming, where you have no screen to 
	print to and you cannot really exit either.
	*/
	/*Q_ASSERT an embedded systems-friendly 
	assertion Q_ASSERT() that simply checks the expression, and 
	if it turns out to be false, it calls the special callback 
	function Q_onAssert().
	Q_onAssert() is defined in bsp.c is used to take action when code fails.
	Q_DIM() macro defined in the "quassert.h" 
	header file, provides the array dimension without the 
	need to introduce any additional symbolic names.*/
	Q_ASSERT(OS_threadNum < Q_DIM(OS_thread));
	/* register the thread with the OS */
    OS_thread[OS_threadNum] = me;
    ++OS_threadNum;
}

/* inline assembly syntax for Compiler 6 (ARMCLANG) */
__attribute__((naked)) void PendSV_Handler(void)
{
	__asm volatile(
		/* __disable_irq(); */
		"  CPSID         I                 \n"

		/* if (OS_curr != (OSThread *)0) { */
		"  LDR           r1,=OS_curr       \n"
		"  LDR           r1,[r1,#0x00]     \n"
		"  CMP           r1,#0             \n"
		"  BEQ           PendSV_restore    \n"

	/*     push registers r4-r11 on the stack */
#if (__ARM_ARCH == 6)						  // if ARMv6-M...
		"  SUB           sp,sp,#(8*4)     \n" // make room for 8 registers r4-r11
		"  MOV           r0,sp            \n" // r0 := temporary stack pointer
		"  STMIA         r0!,{r4-r7}      \n" // save the low registers
		"  MOV           r4,r8            \n" // move the high registers to low registers...
		"  MOV           r5,r9            \n"
		"  MOV           r6,r10           \n"
		"  MOV           r7,r11           \n"
		"  STMIA         r0!,{r4-r7}      \n" // save the high registers
#else										  // ARMv7-M or higher
		"  PUSH          {r4-r11}          \n"
#endif										  // ARMv7-M or higher

		/*     OS_curr->sp = sp; */
		"  LDR           r1,=OS_curr       \n"
		"  LDR           r1,[r1,#0x00]     \n"
		"  MOV           r0,sp             \n"
		"  STR           r0,[r1,#0x00]     \n"
		/* } */

		"PendSV_restore:                   \n"
		/* sp = OS_next->sp; */
		"  LDR           r1,=OS_next       \n"
		"  LDR           r1,[r1,#0x00]     \n"
		"  LDR           r0,[r1,#0x00]     \n"
		"  MOV           sp,r0             \n"

		/* OS_curr = OS_next; */
		"  LDR           r1,=OS_next       \n"
		"  LDR           r1,[r1,#0x00]     \n"
		"  LDR           r2,=OS_curr       \n"
		"  STR           r1,[r2,#0x00]     \n"

	/* pop registers r4-r11 */
#if (__ARM_ARCH == 6)						   // if ARMv6-M...
		"  MOV           r0,sp             \n" // r0 := top of stack
		"  MOV           r2,r0             \n"
		"  ADDS          r2,r2,#(4*4)      \n" // point r2 to the 4 high registers r7-r11
		"  LDMIA         r2!,{r4-r7}       \n" // pop the 4 high registers into low registers
		"  MOV           r8,r4             \n" // move low registers into high registers
		"  MOV           r9,r5             \n"
		"  MOV           r10,r6            \n"
		"  MOV           r11,r7            \n"
		"  LDMIA         r0!,{r4-r7}       \n" // pop the low registers
		"  ADD           sp,sp,#(8*4)      \n" // remove 8 registers from the stack
#else										   // ARMv7-M or higher
		"  POP           {r4-r11}          \n"
#endif										   // ARMv7-M or higher

		/* __enable_irq(); */
		"  CPSIE         I                 \n"

		/* return to the next thread */
		"  BX            lr                \n");
}