

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Sun Aug  4 16:45:30 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_2_fp6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  439473|  439473|  439473|  439473|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  439472|  439472|       227|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |     219|     219|         8|          4|          1|    54|    yes   |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    468|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        2|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    239|    -|
|Register         |        -|      -|     286|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      7|     739|   1677|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      3|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U14  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U16  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U15  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  962|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_4ng8j_U17  |cnn_mac_muladd_4ng8j  | i0 + i1 * i2 |
    |cnn_mac_muladd_4ng8j_U18  |cnn_mac_muladd_4ng8j  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_2_bias_U     |conv_2_conv_2_bias    |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_2_weights_U  |conv_2_conv_2_weifYi  |        2|   0|   0|    0|   864|   32|     1|        27648|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        2|  32|   8|    0|   880|   64|     2|        28160|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_717_p2     |     +    |      0|  0|  15|           1|           9|
    |add_ln18_1_fu_448_p2     |     +    |      0|  0|  15|           6|           1|
    |add_ln18_fu_651_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln21_fu_642_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln26_1_fu_562_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_2_fu_594_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln26_4_fu_618_p2     |     +    |      0|  0|  12|           7|           7|
    |add_ln26_5_fu_632_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_690_p2     |     +    |      0|  0|  12|          11|          11|
    |add_ln26_fu_437_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_422_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln8_fu_315_p2        |     +    |      0|  0|  13|          11|           1|
    |c_fu_371_p2              |     +    |      0|  0|  13|           4|           1|
    |ch_fu_701_p2             |     +    |      0|  0|  12|           3|           1|
    |f_fu_712_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_321_p2              |     +    |      0|  0|  13|           4|           1|
    |wc_fu_526_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_454_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_588_p2     |     -    |      0|  0|  12|           7|           7|
    |sub_ln26_2_fu_681_p2     |     -    |      0|  0|  12|          11|          11|
    |sub_ln26_fu_498_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln18_fu_520_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_765_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_365_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_327_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln14_fu_359_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln18_fu_442_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln21_fu_460_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln24_fu_514_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln34_1_fu_753_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_747_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_309_p2       |   icmp   |      0|  0|  13|          11|           8|
    |or_ln21_fu_532_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_759_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_377_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_723_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln18_1_fu_474_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln18_2_fu_599_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln18_fu_466_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln21_1_fu_550_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln21_2_fu_606_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln21_3_fu_706_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln21_fu_538_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln35_1_fu_341_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_2_fu_383_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_391_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_fu_333_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln18_fu_508_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_353_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 468|         213|         212|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_phi_fu_285_p4              |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten21_phi_fu_229_p4  |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_251_p4    |   9|          2|    5|         10|
    |ap_phi_mux_wc_0_phi_fu_262_p4              |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_240_p4              |   9|          2|    2|          4|
    |c_0_reg_203                                |   9|          2|    4|          8|
    |ch_0_reg_281                               |   9|          2|    3|          6|
    |f_0_reg_214                                |   9|          2|    5|         10|
    |grp_fu_292_p0                              |  15|          3|   32|         96|
    |grp_fu_292_p1                              |  15|          3|   32|         96|
    |indvar_flatten21_reg_225                   |   9|          2|    6|         12|
    |indvar_flatten29_reg_191                   |   9|          2|    9|         18|
    |indvar_flatten43_reg_169                   |   9|          2|   11|         22|
    |indvar_flatten_reg_247                     |   9|          2|    5|         10|
    |r_0_reg_180                                |   9|          2|    4|          8|
    |w_sum_2_reg_269                            |   9|          2|   32|         64|
    |wc_0_reg_258                               |   9|          2|    2|          4|
    |wr_0_reg_236                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 239|         53|  167|        409|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_850               |   6|   0|    6|          0|
    |add_ln21_reg_887                 |   5|   0|    5|          0|
    |add_ln8_reg_802                  |  11|   0|   11|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_203                      |   4|   0|    4|          0|
    |ch_0_reg_281                     |   3|   0|    3|          0|
    |ch_reg_912                       |   3|   0|    3|          0|
    |conv_2_weights_load_reg_897      |  32|   0|   32|          0|
    |conv_out_addr_reg_841            |  11|   0|   11|          0|
    |f_0_reg_214                      |   5|   0|    5|          0|
    |f_reg_932                        |   5|   0|    5|          0|
    |icmp_ln11_reg_807                |   1|   0|    1|          0|
    |icmp_ln18_reg_846                |   1|   0|    1|          0|
    |icmp_ln18_reg_846_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln21_reg_855                |   1|   0|    1|          0|
    |indvar_flatten21_reg_225         |   6|   0|    6|          0|
    |indvar_flatten29_reg_191         |   9|   0|    9|          0|
    |indvar_flatten43_reg_169         |  11|   0|   11|          0|
    |indvar_flatten_reg_247           |   5|   0|    5|          0|
    |r_0_reg_180                      |   4|   0|    4|          0|
    |select_ln11_reg_937              |   9|   0|    9|          0|
    |select_ln18_1_reg_860            |   2|   0|    2|          0|
    |select_ln21_1_reg_872            |   2|   0|    2|          0|
    |select_ln21_2_reg_877            |   4|   0|    4|          0|
    |select_ln21_3_reg_917            |   5|   0|    5|          0|
    |select_ln21_reg_866              |   3|   0|    3|          0|
    |select_ln35_1_reg_812            |   4|   0|    4|          0|
    |select_ln35_2_reg_818            |   5|   0|    5|          0|
    |select_ln35_3_reg_823            |   4|   0|    4|          0|
    |tmp_s_reg_907                    |  32|   0|   32|          0|
    |w_sum_2_reg_269                  |  32|   0|   32|          0|
    |w_sum_reg_947                    |  32|   0|   32|          0|
    |wc_0_reg_258                     |   2|   0|    2|          0|
    |wr_0_reg_236                     |   2|   0|    2|          0|
    |zext_ln26_reg_831                |   5|   0|   64|         59|
    |zext_ln35_2_reg_836              |   5|   0|   11|          6|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 286|   0|  351|         65|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     conv_2     | return value |
|conv_out_address0        | out |   11|  ap_memory |    conv_out    |     array    |
|conv_out_ce0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_we0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_d0              | out |   32|  ap_memory |    conv_out    |     array    |
|max_pool_1_out_address0  | out |   10|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_q0        |  in |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

