(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "full_sys")
(DATE "123")
(VENDOR "ProASIC3L")
(PROGRAM "Synplify")
(VERSION "mapact, Build 1522R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "full_sys")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/C  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/Y  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/B  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/B  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/C  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/B  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/C  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/Y  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/B  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/Y  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/B  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/B  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/C  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/B  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/B  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/C  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/Y  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/B  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/Y  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/B  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/B  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/C  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/Y  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/B  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/Y  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/B  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/B  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI83UI6\[1\]/B  sdram_interface_0/write_counter_RNI83UI6\[1\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/B  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIF64O\[1\]/C  sdram_interface_0/write_counter_RNIF64O\[1\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/A  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/B  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIH84O\[3\]/C  sdram_interface_0/write_counter_RNIH84O\[3\]/Y  sdram_interface_0/write_counter_3_RNIPKNP\[0\]/B  sdram_interface_0/write_counter_3_RNIPKNP\[0\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/A  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/S  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/B  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/S  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/C  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/A  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/A  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/Y  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/B  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/B  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/A  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/Y  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/B  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/B  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/A  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/B  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/A  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/Y  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/B  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/Y  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/B  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/B  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/A  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/B  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/B  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/A  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/Y  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/B  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/Y  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/B  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/B  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/A  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/Y  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/B  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/Y  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/B  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/B  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/un8_write_counter_I_6/B  sdram_interface_0/un8_write_counter_I_6/Y  sdram_interface_0/un8_write_counter_I_7/A  sdram_interface_0/un8_write_counter_I_7/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/B  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/B  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/C  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/Y  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/B  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/B  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/A  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/A  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/C  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/Y  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/B  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/B  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/A  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/C  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/B  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/A  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/C  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/Y  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/B  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/Y  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/B  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/B  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/A  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/C  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/B  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/B  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/A  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/C  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/Y  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/B  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/Y  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/B  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/B  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/A  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/C  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/Y  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/B  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/Y  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/B  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/B  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/A  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/un8_write_counter_I_8/A  sdram_interface_0/un8_write_counter_I_8/Y  sdram_interface_0/un8_write_counter_I_9/A  sdram_interface_0/un8_write_counter_I_9/Y  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/B  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/C  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[8\]/B  sdram_interface_0/address_RNO_2\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/A  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[6\]/B  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_0\[6\]/A  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[4\]/B  sdram_interface_0/address_RNO_2\[4\]/Y  sdram_interface_0/address_RNO_0\[4\]/A  sdram_interface_0/address_RNO_0\[4\]/Y  sdram_interface_0/address_RNO\[4\]/A  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[3\]/B  sdram_interface_0/address_RNO_2\[3\]/Y  sdram_interface_0/address_RNO_0\[3\]/A  sdram_interface_0/address_RNO_0\[3\]/Y  sdram_interface_0/address_RNO\[3\]/A  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[2\]/B  sdram_interface_0/address_RNO_2\[2\]/Y  sdram_interface_0/address_RNO_0\[2\]/A  sdram_interface_0/address_RNO_0\[2\]/Y  sdram_interface_0/address_RNO\[2\]/A  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[1\]/B  sdram_interface_0/address_RNO_2\[1\]/Y  sdram_interface_0/address_RNO_0\[1\]/A  sdram_interface_0/address_RNO_0\[1\]/Y  sdram_interface_0/address_RNO\[1\]/A  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[0\]/B  sdram_interface_0/address_RNO_2\[0\]/Y  sdram_interface_0/address_RNO_0\[0\]/A  sdram_interface_0/address_RNO_0\[0\]/Y  sdram_interface_0/address_RNO\[0\]/A  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter_3\[0\]/CLK  sdram_interface_0/write_counter_3\[0\]/Q  sdram_interface_0/write_counter_3_RNIPKNP\[0\]/A  sdram_interface_0/write_counter_3_RNIPKNP\[0\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/A  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/C  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/Y  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/B  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/B  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/B  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/un8_write_counter_I_9/B  sdram_interface_0/un8_write_counter_I_9/Y  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/B  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/C  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/C  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/Y  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/B  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_240_iv_a1_1\[0\]/B  sdram_interface_0/address_cl_240_iv_a1_1\[0\]/Y  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/B  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/B  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/S  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNI2F37R\[2\]/B  sdram_interface_0/write_counter_RNI2F37R\[2\]/Y  sdram_interface_0/write_counter_RNIR2JE81\[2\]/B  sdram_interface_0/write_counter_RNIR2JE81\[2\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/A  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/S  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNI2F37R\[2\]/B  sdram_interface_0/write_counter_RNI2F37R\[2\]/Y  sdram_interface_0/write_counter_RNIR2JE81\[2\]/B  sdram_interface_0/write_counter_RNIR2JE81\[2\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/A  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/C  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/Y  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/B  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/B  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/S  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/Y  sdram_interface_0/write_counter_RNI2F37R\[2\]/A  sdram_interface_0/write_counter_RNI2F37R\[2\]/Y  sdram_interface_0/write_counter_RNIR2JE81\[2\]/B  sdram_interface_0/write_counter_RNIR2JE81\[2\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/A  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNIDA1728/B  sdram_interface_0/write_cycle_RNIDA1728/Y  sdram_interface_0/address_RNO_2\[12\]/B  sdram_interface_0/address_RNO_2\[12\]/Y  sdram_interface_0/address_RNO_0\[12\]/A  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_1\[10\]/B  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO_0\[10\]/A  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIF64O\[1\]/C  sdram_interface_0/write_counter_RNIF64O\[1\]/Y  sdram_interface_0/write_counter_RNI0F8G1\[3\]/A  sdram_interface_0/write_counter_RNI0F8G1\[3\]/Y  sdram_interface_0/write_counter_RNIGMC82\[2\]/B  sdram_interface_0/write_counter_RNIGMC82\[2\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/C  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI83UI6\[1\]/B  sdram_interface_0/write_counter_RNI83UI6\[1\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/B  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIH84O\[3\]/C  sdram_interface_0/write_counter_RNIH84O\[3\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/A  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/A  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/Y  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/B  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/B  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIH84O\[3\]/C  sdram_interface_0/write_counter_RNIH84O\[3\]/Y  sdram_interface_0/write_counter_RNI0F8G1\[3\]/B  sdram_interface_0/write_counter_RNI0F8G1\[3\]/Y  sdram_interface_0/write_counter_RNIGMC82\[2\]/B  sdram_interface_0/write_counter_RNIGMC82\[2\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/C  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI83UI6\[1\]/B  sdram_interface_0/write_counter_RNI83UI6\[1\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/B  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/A  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/C  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/Y  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/B  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/A  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/C  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/B  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/A  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/C  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/Y  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/B  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/A  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/C  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/B  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/A  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/C  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/Y  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/B  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/A  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/C  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/Y  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/B  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/A  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_RNIOHSH08\[0\]/C  sdram_interface_0/address_cl_RNIOHSH08\[0\]/Y  sdram_interface_0/address_cl_RNID2D338\[0\]/B  sdram_interface_0/address_cl_RNID2D338\[0\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/A  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/C  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/Y  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/B  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/A  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/A  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/C  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/Y  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/B  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/A  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/A  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/C  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/Y  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/B  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/A  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/A  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/Y  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/B  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/B  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/A  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/A  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNIDA1728/B  sdram_interface_0/write_cycle_RNIDA1728/Y  sdram_interface_0/address_RNO_1\[9\]/B  sdram_interface_0/address_RNO_1\[9\]/Y  sdram_interface_0/address_RNO_0\[9\]/A  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI83UI6\[1\]/B  sdram_interface_0/write_counter_RNI83UI6\[1\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/A  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/A  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/C  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNIR2JE81\[2\]/A  sdram_interface_0/write_counter_RNIR2JE81\[2\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/A  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_0\[5\]/B  sdram_interface_0/address_RNO_0\[5\]/Y  sdram_interface_0/address_RNO\[5\]/A  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/C  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/B  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_10_RNI3A6HN1\[0\]/C  sdram_interface_0/address_cl_10_RNI3A6HN1\[0\]/Y  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/B  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/Y  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/B  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/B  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_5_RNIGAT4S1\[0\]/C  sdram_interface_0/address_cl_5_RNIGAT4S1\[0\]/Y  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/B  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/Y  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/B  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/B  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_6_RNIHD06S1\[0\]/C  sdram_interface_0/address_cl_6_RNIHD06S1\[0\]/Y  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/B  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/B  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_9_RNIKM9PR1\[0\]/C  sdram_interface_0/address_cl_9_RNIKM9PR1\[0\]/Y  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/B  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/Y  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/B  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/Y  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/B  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/B  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_4_RNIF7Q3S1\[0\]/C  sdram_interface_0/address_cl_4_RNIF7Q3S1\[0\]/Y  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/B  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/Y  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/B  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/Y  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/B  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/B  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_11_RNITQQSR1\[0\]/C  sdram_interface_0/address_cl_11_RNITQQSR1\[0\]/Y  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/B  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/Y  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/B  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/Y  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/B  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/B  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_7_RNIIG37S1\[0\]/C  sdram_interface_0/address_cl_7_RNIIG37S1\[0\]/Y  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/B  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/B  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/B  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter_3\[0\]/CLK  sdram_interface_0/write_counter_3\[0\]/Q  sdram_interface_0/write_counter_3_RNI0R8G\[0\]/A  sdram_interface_0/write_counter_3_RNI0R8G\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/A  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI83UI6\[1\]/B  sdram_interface_0/write_counter_RNI83UI6\[1\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/B  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIGMC82\[2\]/A  sdram_interface_0/write_counter_RNIGMC82\[2\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/C  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI83UI6\[1\]/B  sdram_interface_0/write_counter_RNI83UI6\[1\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/B  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/B  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI67R188/B  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[8\]/B  sdram_interface_0/address_RNO_2\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/A  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/C  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/Y  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/B  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/A  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIH84O\[3\]/C  sdram_interface_0/write_counter_RNIH84O\[3\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/A  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI83UI6\[1\]/B  sdram_interface_0/write_counter_RNI83UI6\[1\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/B  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/A  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/Y  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/B  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/A  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_RNIOHSH08\[0\]/A  sdram_interface_0/address_cl_RNIOHSH08\[0\]/Y  sdram_interface_0/address_cl_RNID2D338\[0\]/B  sdram_interface_0/address_cl_RNID2D338\[0\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/A  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/A  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/Y  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/B  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/A  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/A  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/A  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/Y  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/B  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/A  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/A  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/A  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/Y  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/B  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/A  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/S  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNI2F37R_0\[2\]/A  sdram_interface_0/write_counter_RNI2F37R_0\[2\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/A  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/A  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_2\[9\]/B  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO_1\[9\]/C  sdram_interface_0/address_RNO_1\[9\]/Y  sdram_interface_0/address_RNO_0\[9\]/A  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[10\]/A  sdram_interface_0/address_RNO_3\[10\]/Y  sdram_interface_0/address_RNO_1\[10\]/C  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO_0\[10\]/A  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/S  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/Y  sdram_interface_0/write_counter_RNI2F37R_0\[2\]/B  sdram_interface_0/write_counter_RNI2F37R_0\[2\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/A  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/A  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_5\[5\]/B  sdram_interface_0/address_RNO_5\[5\]/Y  sdram_interface_0/address_RNO_2\[5\]/C  sdram_interface_0/address_RNO_2\[5\]/Y  sdram_interface_0/address_RNO_0\[5\]/C  sdram_interface_0/address_RNO_0\[5\]/Y  sdram_interface_0/address_RNO\[5\]/A  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[0\]/B  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_0\[0\]/B  sdram_interface_0/address_RNO_0\[0\]/Y  sdram_interface_0/address_RNO\[0\]/A  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[2\]/B  sdram_interface_0/address_RNO_3\[2\]/Y  sdram_interface_0/address_RNO_0\[2\]/B  sdram_interface_0/address_RNO_0\[2\]/Y  sdram_interface_0/address_RNO\[2\]/A  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[8\]/B  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/B  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[6\]/B  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[7\]/B  sdram_interface_0/address_RNO_3\[7\]/Y  sdram_interface_0/address_RNO_0\[7\]/B  sdram_interface_0/address_RNO_0\[7\]/Y  sdram_interface_0/address_RNO\[7\]/A  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[1\]/B  sdram_interface_0/address_RNO_3\[1\]/Y  sdram_interface_0/address_RNO_0\[1\]/B  sdram_interface_0/address_RNO_0\[1\]/Y  sdram_interface_0/address_RNO\[1\]/A  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[4\]/B  sdram_interface_0/address_RNO_3\[4\]/Y  sdram_interface_0/address_RNO_0\[4\]/B  sdram_interface_0/address_RNO_0\[4\]/Y  sdram_interface_0/address_RNO\[4\]/A  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[3\]/B  sdram_interface_0/address_RNO_3\[3\]/Y  sdram_interface_0/address_RNO_0\[3\]/B  sdram_interface_0/address_RNO_0\[3\]/Y  sdram_interface_0/address_RNO\[3\]/A  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[12\]/B  sdram_interface_0/address_RNO_3\[12\]/Y  sdram_interface_0/address_RNO_0\[12\]/B  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_3\[11\]/B  sdram_interface_0/address_RNO_3\[11\]/Y  sdram_interface_0/address_RNO_0\[11\]/B  sdram_interface_0/address_RNO_0\[11\]/Y  sdram_interface_0/address_RNO\[11\]/A  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_counter_3_RNO_0\[0\]/B  sdram_interface_0/write_counter_3_RNO_0\[0\]/Y  sdram_interface_0/write_counter_3_RNO\[0\]/B  sdram_interface_0/write_counter_3_RNO\[0\]/Y  sdram_interface_0/write_counter_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/S  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNI2F37R\[2\]/B  sdram_interface_0/write_counter_RNI2F37R\[2\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/B  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_RNIOHSH08\[0\]/C  sdram_interface_0/address_cl_RNIOHSH08\[0\]/Y  sdram_interface_0/address_cl_RNID2D338\[0\]/B  sdram_interface_0/address_cl_RNID2D338\[0\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/A  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/A  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/C  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/Y  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/B  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/A  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/A  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/C  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/Y  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/B  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/A  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/A  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/C  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/Y  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/B  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/A  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/A  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI4RLV9B/B  sdram_interface_0/write_cycle_RNI4RLV9B/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/B  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_12_RNIUTTTR1\[0\]/C  sdram_interface_0/address_cl_12_RNIUTTTR1\[0\]/Y  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/B  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/Y  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/B  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/B  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNILJO5A6\[2\]/A  sdram_interface_0/write_counter_RNILJO5A6\[2\]/Y  sdram_interface_0/write_cycle_RNI4RLV9B/B  sdram_interface_0/write_cycle_RNI4RLV9B/Y  sdram_interface_0/cke_RNO_0/B  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/ras_RNO_3/B  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_8_RNINGRB7\[0\]/B  sdram_interface_0/address_cl_8_RNINGRB7\[0\]/Y  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/B  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/B  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_10_RNI0LCV6\[0\]/B  sdram_interface_0/address_cl_10_RNI0LCV6\[0\]/Y  sdram_interface_0/address_cl_10_RNI3A6HN1\[0\]/B  sdram_interface_0/address_cl_10_RNI3A6HN1\[0\]/Y  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/B  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/Y  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/B  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/B  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_5_RNIK7I87\[0\]/B  sdram_interface_0/address_cl_5_RNIK7I87\[0\]/Y  sdram_interface_0/address_cl_5_RNIGAT4S1\[0\]/B  sdram_interface_0/address_cl_5_RNIGAT4S1\[0\]/Y  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/B  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/Y  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/B  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/B  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_6_RNILAL97\[0\]/B  sdram_interface_0/address_cl_6_RNILAL97\[0\]/Y  sdram_interface_0/address_cl_6_RNIHD06S1\[0\]/B  sdram_interface_0/address_cl_6_RNIHD06S1\[0\]/Y  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/B  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/B  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_7_RNIMDOA7\[0\]/B  sdram_interface_0/address_cl_7_RNIMDOA7\[0\]/Y  sdram_interface_0/address_cl_7_RNIIG37S1\[0\]/B  sdram_interface_0/address_cl_7_RNIIG37S1\[0\]/Y  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/B  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/B  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/B  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_9_RNIOJUS6\[0\]/B  sdram_interface_0/address_cl_9_RNIOJUS6\[0\]/Y  sdram_interface_0/address_cl_9_RNIKM9PR1\[0\]/B  sdram_interface_0/address_cl_9_RNIKM9PR1\[0\]/Y  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/B  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/Y  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/B  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/Y  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/B  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/B  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_11_RNI1OF07\[0\]/B  sdram_interface_0/address_cl_11_RNI1OF07\[0\]/Y  sdram_interface_0/address_cl_11_RNITQQSR1\[0\]/B  sdram_interface_0/address_cl_11_RNITQQSR1\[0\]/Y  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/B  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/Y  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/B  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/Y  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/B  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/B  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_4_RNIJ4F77\[0\]/B  sdram_interface_0/address_cl_4_RNIJ4F77\[0\]/Y  sdram_interface_0/address_cl_4_RNIF7Q3S1\[0\]/B  sdram_interface_0/address_cl_4_RNIF7Q3S1\[0\]/Y  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/B  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/Y  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/B  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/Y  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/B  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/B  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIF64O\[1\]/C  sdram_interface_0/write_counter_RNIF64O\[1\]/Y  sdram_interface_0/un8_write_counter_I_6/A  sdram_interface_0/un8_write_counter_I_6/Y  sdram_interface_0/un8_write_counter_I_7/A  sdram_interface_0/un8_write_counter_I_7/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/B  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/B  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIF64O\[1\]/C  sdram_interface_0/write_counter_RNIF64O\[1\]/Y  sdram_interface_0/un8_write_counter_I_8/B  sdram_interface_0/un8_write_counter_I_8/Y  sdram_interface_0/un8_write_counter_I_9/A  sdram_interface_0/un8_write_counter_I_9/Y  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/B  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/C  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/un8_write_counter_I_8/C  sdram_interface_0/un8_write_counter_I_8/Y  sdram_interface_0/un8_write_counter_I_9/A  sdram_interface_0/un8_write_counter_I_9/Y  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/B  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/C  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/busy_RNO_6/B  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_5/B  sdram_interface_0/busy_RNO_5/Y  sdram_interface_0/busy_RNO_2/A  sdram_interface_0/busy_RNO_2/Y  sdram_interface_0/busy_RNO_0/S  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/C  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/A  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_1/A  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/busy_RNO_4/A  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_1/B  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/A  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/A  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/A  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/A  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/A  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/A  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/A  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/A  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/un8_write_counter_I_7/B  sdram_interface_0/un8_write_counter_I_7/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/B  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/B  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/C  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/C  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/A  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIF64O\[1\]/C  sdram_interface_0/write_counter_RNIF64O\[1\]/Y  sdram_interface_0/write_counter_RNI83UI6\[1\]/A  sdram_interface_0/write_counter_RNI83UI6\[1\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/B  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/C  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/C  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/C  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/C  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/C  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/C  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/C  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/A  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/A  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/A  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/A  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/A  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/A  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/A  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/A  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_12/B  sdram_interface_0/read_counter_5_I_12/Y  sdram_interface_0/read_counter_RNIJUHO2\[2\]/B  sdram_interface_0/read_counter_RNIJUHO2\[2\]/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/B  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_1/A  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/S  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/B  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[1\]/S  sdram_interface_0/write_counter_RNO_0\[1\]/Y  sdram_interface_0/write_counter_RNO\[1\]/B  sdram_interface_0/write_counter_RNO\[1\]/Y  sdram_interface_0/write_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIJJN46\[2\]/S  sdram_interface_0/init_counter_RNIJJN46\[2\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/A  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNIPA8S\[2\]/C  sdram_interface_0/init_counter_RNIPA8S\[2\]/Y  sdram_interface_0/un4_init_counter_1_I_8/C  sdram_interface_0/un4_init_counter_1_I_8/Y  sdram_interface_0/un4_init_counter_1_I_9/A  sdram_interface_0/un4_init_counter_1_I_9/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/B  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/busy_RNO_3/B  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/A  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/C  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_3_RNIE4N2S1\[0\]/C  sdram_interface_0/address_cl_3_RNIE4N2S1\[0\]/Y  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/B  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/Y  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/B  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/A  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_2/B  sdram_interface_0/busy_RNO_2/Y  sdram_interface_0/busy_RNO_0/S  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIQTJQ\[0\]/B  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/A  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_1_RNIJ1N5M1\[0\]/B  sdram_interface_0/address_cl_1_RNIJ1N5M1\[0\]/Y  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/B  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/Y  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/B  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/A  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/A  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_2_RNIK4Q6M1\[0\]/B  sdram_interface_0/address_cl_2_RNIK4Q6M1\[0\]/Y  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/B  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/Y  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/B  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/A  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/A  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/address_cl_RNI3U3CM1\[0\]/B  sdram_interface_0/address_cl_RNI3U3CM1\[0\]/Y  sdram_interface_0/address_cl_RNIOHSH08\[0\]/B  sdram_interface_0/address_cl_RNIOHSH08\[0\]/Y  sdram_interface_0/address_cl_RNID2D338\[0\]/B  sdram_interface_0/address_cl_RNID2D338\[0\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/A  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNI1N5R\[1\]/B  sdram_interface_0/init_counter_RNI1N5R\[1\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/A  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIO98S\[1\]/C  sdram_interface_0/init_counter_RNIO98S\[1\]/Y  sdram_interface_0/un4_init_counter_1_I_8/B  sdram_interface_0/un4_init_counter_1_I_8/Y  sdram_interface_0/un4_init_counter_1_I_9/A  sdram_interface_0/un4_init_counter_1_I_9/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/B  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_RNIQTJQ\[0\]/A  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/C  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/C  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/C  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/C  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/C  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/C  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/C  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/C  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/C  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/C  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/C  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/C  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/A  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/B  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/C  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/C  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/C  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/C  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/C  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/C  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/un4_init_counter_1_I_8/A  sdram_interface_0/un4_init_counter_1_I_8/Y  sdram_interface_0/un4_init_counter_1_I_9/A  sdram_interface_0/un4_init_counter_1_I_9/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/B  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_2\[10\]/A  sdram_interface_0/address_RNO_2\[10\]/Y  sdram_interface_0/address_RNO_0\[10\]/C  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIJUHO2\[2\]/A  sdram_interface_0/read_counter_RNIJUHO2\[2\]/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/B  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_1/A  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_RNIV0LH\[0\]/C  sdram_interface_0/read_counter_RNIV0LH\[0\]/Y  sdram_interface_0/read_counter_5_I_1/A  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/B  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/A  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/A  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/B  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/A  sdram_interface_0/write_counter_RNI8R5AP3\[2\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/C  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/A  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIJUHO2\[2\]/A  sdram_interface_0/read_counter_RNIJUHO2\[2\]/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/B  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_1/A  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNISUNOR1\[3\]/C  sdram_interface_0/write_counter_RNISUNOR1\[3\]/Y  sdram_interface_0/write_cycle_RNI67R188/A  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[8\]/B  sdram_interface_0/address_RNO_2\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/A  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_0\[9\]/C  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_12_RNI2RI17\[0\]/B  sdram_interface_0/address_cl_12_RNI2RI17\[0\]/Y  sdram_interface_0/address_cl_12_RNIUTTTR1\[0\]/B  sdram_interface_0/address_cl_12_RNIUTTTR1\[0\]/Y  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/B  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/Y  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/B  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/B  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNI1N5R\[1\]/A  sdram_interface_0/init_counter_RNI1N5R\[1\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/A  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_4\[5\]/B  sdram_interface_0/address_RNO_4\[5\]/Y  sdram_interface_0/address_RNO_1\[5\]/C  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/un4_init_counter_1_I_6/B  sdram_interface_0/un4_init_counter_1_I_6/Y  sdram_interface_0/un4_init_counter_1_I_7/A  sdram_interface_0/un4_init_counter_1_I_7/Y  sdram_interface_0/init_counter_RNIJJN46\[2\]/B  sdram_interface_0/init_counter_RNIJJN46\[2\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/A  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_4\[8\]/B  sdram_interface_0/address_RNO_4\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/C  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/B  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/we_RNO/S  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/B  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/ras_RNO/S  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/B  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/cas_RNO/S  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNI5NKCR\[3\]/B  sdram_interface_0/read_counter_RNI5NKCR\[3\]/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/C  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_exit_RNI0PPCV3/C  sdram_interface_0/read_exit_RNI0PPCV3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_exit_RNI0PPCV3/C  sdram_interface_0/read_exit_RNI0PPCV3/Y  sdram_interface_0/cas_RNO_1/B  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/B  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/write_cycle_RNI2DTUI2/A  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/write_cycle_RNIPT83S3/A  sdram_interface_0/write_cycle_RNIPT83S3/Y  sdram_interface_0/ba0/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIO98S\[1\]/C  sdram_interface_0/init_counter_RNIO98S\[1\]/Y  sdram_interface_0/un4_init_counter_1_I_6/A  sdram_interface_0/un4_init_counter_1_I_6/Y  sdram_interface_0/un4_init_counter_1_I_7/A  sdram_interface_0/un4_init_counter_1_I_7/Y  sdram_interface_0/init_counter_RNIJJN46\[2\]/B  sdram_interface_0/init_counter_RNIJJN46\[2\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/A  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/address_cl_5_RNIGAT4S1\[0\]/A  sdram_interface_0/address_cl_5_RNIGAT4S1\[0\]/Y  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/B  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/Y  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/B  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/B  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/address_cl_6_RNIHD06S1\[0\]/A  sdram_interface_0/address_cl_6_RNIHD06S1\[0\]/Y  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/B  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/B  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/address_cl_9_RNIKM9PR1\[0\]/A  sdram_interface_0/address_cl_9_RNIKM9PR1\[0\]/Y  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/B  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/Y  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/B  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/Y  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/B  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/B  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/address_cl_4_RNIF7Q3S1\[0\]/A  sdram_interface_0/address_cl_4_RNIF7Q3S1\[0\]/Y  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/B  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/Y  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/B  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/Y  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/B  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/B  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/address_cl_11_RNITQQSR1\[0\]/A  sdram_interface_0/address_cl_11_RNITQQSR1\[0\]/Y  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/B  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/Y  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/B  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/Y  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/B  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/B  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/address_cl_7_RNIIG37S1\[0\]/A  sdram_interface_0/address_cl_7_RNIIG37S1\[0\]/Y  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/B  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/B  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/B  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_12/B  sdram_interface_0/read_counter_5_I_12/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/B  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_exit_RNIQIIMT4/A  sdram_interface_0/write_exit_RNIQIIMT4/Y  sdram_interface_0/write_cycle_RNI4RLV9B/A  sdram_interface_0/write_cycle_RNI4RLV9B/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/B  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/A  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_8/A  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/A  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNI6C23U2\[1\]/B  sdram_interface_0/write_counter_RNI6C23U2\[1\]/Y  sdram_interface_0/write_counter_3_RNO_1\[0\]/A  sdram_interface_0/write_counter_3_RNO_1\[0\]/Y  sdram_interface_0/write_counter_3_RNO_0\[0\]/A  sdram_interface_0/write_counter_3_RNO_0\[0\]/Y  sdram_interface_0/write_counter_3_RNO\[0\]/B  sdram_interface_0/write_counter_3_RNO\[0\]/Y  sdram_interface_0/write_counter_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/C  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/un4_init_counter_1_I_9/B  sdram_interface_0/un4_init_counter_1_I_9/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/B  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/A  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNIPA8S\[2\]/C  sdram_interface_0/init_counter_RNIPA8S\[2\]/Y  sdram_interface_0/un4_init_counter_1_I_7/B  sdram_interface_0/un4_init_counter_1_I_7/Y  sdram_interface_0/init_counter_RNIJJN46\[2\]/B  sdram_interface_0/init_counter_RNIJJN46\[2\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/A  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/C  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/A  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/A  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[8\]/C  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/A  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[1\]/C  sdram_interface_0/address_RNO_0\[1\]/Y  sdram_interface_0/address_RNO\[1\]/A  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/A  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[0\]/C  sdram_interface_0/address_RNO_0\[0\]/Y  sdram_interface_0/address_RNO\[0\]/A  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/A  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[10\]/B  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_9/A  sdram_interface_0/init_counter_10_I_9/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/B  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/C  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/A  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNI02LH\[1\]/C  sdram_interface_0/read_counter_RNI02LH\[1\]/Y  sdram_interface_0/read_counter_5_I_15/B  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/cke143_0/B  sdram_interface_0/cke143_0/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/A  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_a2\[1\]/A  sdram_interface_0/read_counter_13_i_0_a2\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/A  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/B  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNI5NKCR\[3\]/B  sdram_interface_0/read_counter_RNI5NKCR\[3\]/Y  sdram_interface_0/read_counter_RNIPGK601\[3\]/B  sdram_interface_0/read_counter_RNIPGK601\[3\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/B  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[7\]/C  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[6\]/C  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[4\]/C  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[3\]/C  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[2\]/C  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[1\]/C  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[0\]/C  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[12\]/C  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[11\]/C  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/B  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO\[8\]/C  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIQR6EI\[1\]/S  sdram_interface_0/init_counter_RNIQR6EI\[1\]/Y  sdram_interface_0/init_counter_10_I_15/B  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNI77K178\[3\]/A  sdram_interface_0/init_counter_RNI77K178\[3\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/C  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_counter_RNO_0\[0\]/C  sdram_interface_0/read_counter_RNO_0\[0\]/Y  sdram_interface_0/read_counter_RNO\[0\]/B  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_a2\[1\]/A  sdram_interface_0/read_counter_13_i_0_a2\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/A  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/B  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/B  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/A  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_a2\[1\]/A  sdram_interface_0/read_counter_13_i_0_a2\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/A  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/B  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/B  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/A  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/cke_RNO_1/B  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIQR6EI\[1\]/S  sdram_interface_0/init_counter_RNIQR6EI\[1\]/Y  sdram_interface_0/init_counter_10_I_12/A  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/C  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/C  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/B  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO_1/C  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/pwr_up_hold_RNIULSV5N/B  sdram_interface_0/pwr_up_hold_RNIULSV5N/Y  sdram_interface_0/cke_RNO_0/C  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_1\[4\]/B  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_1\[3\]/B  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_1\[2\]/B  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_1\[7\]/B  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_1\[1\]/B  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_1\[6\]/B  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_1\[0\]/B  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8/C  sdram_interface_0/pwr_up_hold_RNI8J12K8/Y  sdram_interface_0/pwr_up_hold_RNI8NDHT8/A  sdram_interface_0/pwr_up_hold_RNI8NDHT8/Y  sdram_interface_0/ras_RNO_0/B  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/A  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNI77K178\[3\]/C  sdram_interface_0/init_counter_RNI77K178\[3\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/C  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_counter_RNI45D412\[3\]/C  sdram_interface_0/read_counter_RNI45D412\[3\]/Y  sdram_interface_0/address_RNO_0\[12\]/C  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_counter_RNI45D412\[3\]/C  sdram_interface_0/read_counter_RNI45D412\[3\]/Y  sdram_interface_0/address_RNO_0\[9\]/B  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/C  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/Y  sdram_interface_0/init_counter_RNI77K178\[3\]/B  sdram_interface_0/init_counter_RNI77K178\[3\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/C  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_3_RNI32UTL1\[0\]/A  sdram_interface_0/write_counter_3_RNI32UTL1\[0\]/Y  sdram_interface_0/write_cycle_RNIDA1728/A  sdram_interface_0/write_cycle_RNIDA1728/Y  sdram_interface_0/address_RNO_2\[12\]/B  sdram_interface_0/address_RNO_2\[12\]/Y  sdram_interface_0/address_RNO_0\[12\]/A  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/C  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/Y  sdram_interface_0/init_counter_RNI77K178\[3\]/B  sdram_interface_0/init_counter_RNI77K178\[3\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/A  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_1\[12\]/B  sdram_interface_0/address_RNO_1\[12\]/Y  sdram_interface_0/address_RNO\[12\]/B  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO_1\[11\]/B  sdram_interface_0/address_RNO_1\[11\]/Y  sdram_interface_0/address_RNO\[11\]/B  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/B  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIJUHO2\[2\]/A  sdram_interface_0/read_counter_RNIJUHO2\[2\]/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/B  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_1/A  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[3\]/B  sdram_interface_0/read_counter_RNIQTJQ\[3\]/Y  sdram_interface_0/read_counter_5_I_14/A  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/C  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/A  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/C  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/A  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/ras/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNIOPU8\[2\]/A  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIJUHO2\[2\]/A  sdram_interface_0/read_counter_RNIJUHO2\[2\]/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/B  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_1/A  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/B  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_8_RNINGRB7\[0\]/B  sdram_interface_0/address_cl_8_RNINGRB7\[0\]/Y  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/B  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/B  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU\[2\]/Y  sdram_interface_0/read_counter_RNIDRGF02\[3\]/B  sdram_interface_0/read_counter_RNIDRGF02\[3\]/Y  sdram_interface_0/read_exit_RNI0PPCV3/A  sdram_interface_0/read_exit_RNI0PPCV3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_exit_RNI9GFKV/C  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/C  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/B  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO_1/C  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/B  sdram_interface_0/write_counter_RNIDOIRG2\[2\]/Y  sdram_interface_0/dqml_RNO_1/A  sdram_interface_0/dqml_RNO_1/Y  sdram_interface_0/dqml_RNO_0/A  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIJEAI6\[0\]/C  sdram_interface_0/init_counter_RNIJEAI6\[0\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/A  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/B  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/C  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/B  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/read_counter_13_i_0_a2\[1\]/B  sdram_interface_0/read_counter_13_i_0_a2\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/A  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/B  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/init_counter_14_I_1/A  sdram_interface_0/init_counter_14_I_1/Y  sdram_interface_0/init_counter_14_I_10/B  sdram_interface_0/init_counter_14_I_10/Y  sdram_interface_0/init_counter_RNO\[1\]/B  sdram_interface_0/init_counter_RNO\[1\]/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNIPA8S\[2\]/C  sdram_interface_0/init_counter_RNIPA8S\[2\]/Y  sdram_interface_0/init_counter_RNIJJN46\[2\]/A  sdram_interface_0/init_counter_RNIJJN46\[2\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/A  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNI13LH\[2\]/A  sdram_interface_0/read_counter_RNI13LH\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[3\]/C  sdram_interface_0/read_counter_RNIQTJQ\[3\]/Y  sdram_interface_0/read_counter_5_I_14/A  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/A  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8/C  sdram_interface_0/pwr_up_hold_RNI8J12K8/Y  sdram_interface_0/pwr_up_hold_RNI8NDHT8/A  sdram_interface_0/pwr_up_hold_RNI8NDHT8/Y  sdram_interface_0/we_RNO/A  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/address_cl_3_RNII1C67\[0\]/B  sdram_interface_0/address_cl_3_RNII1C67\[0\]/Y  sdram_interface_0/address_cl_3_RNIE4N2S1\[0\]/B  sdram_interface_0/address_cl_3_RNIE4N2S1\[0\]/Y  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/B  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/Y  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/B  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/A  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_9/B  sdram_interface_0/read_counter_5_I_9/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/C  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_1/A  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/A  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO\[5\]/B  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/B  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/Y  sdram_interface_0/ras_RNO_0/A  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/A  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNI77K178\[3\]/A  sdram_interface_0/init_counter_RNI77K178\[3\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/B  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/A  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/B  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/C  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/A  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/B  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/C  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/A  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/B  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/C  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/A  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNI77K178\[3\]/A  sdram_interface_0/init_counter_RNI77K178\[3\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/B  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/A  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/cas/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/address_cl_12_RNIUTTTR1\[0\]/A  sdram_interface_0/address_cl_12_RNIUTTTR1\[0\]/Y  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/B  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/Y  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/B  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/B  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/A  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIJEAI6\[0\]/B  sdram_interface_0/init_counter_RNIJEAI6\[0\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/A  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/write_cycle_RNIPT83S3/C  sdram_interface_0/write_cycle_RNIPT83S3/Y  sdram_interface_0/ba0/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/write_cycle_RNIPT83S3/C  sdram_interface_0/write_cycle_RNIPT83S3/Y  sdram_interface_0/ba1/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNI02LH\[1\]/C  sdram_interface_0/read_counter_RNI02LH\[1\]/Y  sdram_interface_0/read_counter_5_I_12/A  sdram_interface_0/read_counter_5_I_12/Y  sdram_interface_0/read_counter_RNIJUHO2\[2\]/B  sdram_interface_0/read_counter_RNIJUHO2\[2\]/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/B  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_1/A  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_9/A  sdram_interface_0/init_counter_10_I_9/Y  sdram_interface_0/cke143_0/A  sdram_interface_0/cke143_0/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/A  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/cke83_i_0_o3_0/A  sdram_interface_0/cke83_i_0_o3_0/Y  sdram_interface_0/read_cycle_RNINCVKV/C  sdram_interface_0/read_cycle_RNINCVKV/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/C  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_RNO\[9\]/B  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIQTJQ\[3\]/A  sdram_interface_0/read_counter_RNIQTJQ\[3\]/Y  sdram_interface_0/read_counter_5_I_14/A  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_a2\[1\]/A  sdram_interface_0/read_counter_13_i_0_a2\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/A  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/Y  sdram_interface_0/read_counter_RNI45D412\[3\]/B  sdram_interface_0/read_counter_RNI45D412\[3\]/Y  sdram_interface_0/address_RNO_0\[12\]/C  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/init_counter_14_I_8/A  sdram_interface_0/init_counter_14_I_8/Y  sdram_interface_0/init_counter_RNO_0\[0\]/C  sdram_interface_0/init_counter_RNO_0\[0\]/Y  sdram_interface_0/init_counter_RNO\[0\]/B  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/C  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIULSV5N/A  sdram_interface_0/pwr_up_hold_RNIULSV5N/Y  sdram_interface_0/cke_RNO_0/C  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_exit_RNI9GFKV/C  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/cas_RNO_3/B  sdram_interface_0/cas_RNO_3/Y  sdram_interface_0/cas_RNO_1/C  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/B  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/C  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIULSV5N/A  sdram_interface_0/pwr_up_hold_RNIULSV5N/Y  sdram_interface_0/cke_RNO/S  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/ts_delay_RNIJI112\[6\]/B  sdram_interface_0/ts_delay_RNIJI112\[6\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/C  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8/C  sdram_interface_0/pwr_up_hold_RNI8J12K8/Y  sdram_interface_0/address_RNO\[10\]/B  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/read_counter_RNIDRGF02\[3\]/C  sdram_interface_0/read_counter_RNIDRGF02\[3\]/Y  sdram_interface_0/read_exit_RNI0PPCV3/A  sdram_interface_0/read_exit_RNI0PPCV3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/init_counter_RNO_0\[0\]/B  sdram_interface_0/init_counter_RNO_0\[0\]/Y  sdram_interface_0/init_counter_RNO\[0\]/B  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNISUNOR1\[3\]/C  sdram_interface_0/write_counter_RNISUNOR1\[3\]/Y  sdram_interface_0/write_exit_RNIQIIMT4/C  sdram_interface_0/write_exit_RNIQIIMT4/Y  sdram_interface_0/write_cycle_RNI4RLV9B/A  sdram_interface_0/write_cycle_RNI4RLV9B/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/B  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8/B  sdram_interface_0/pwr_up_hold_RNI8J12K8/Y  sdram_interface_0/pwr_up_hold_RNI8NDHT8/A  sdram_interface_0/pwr_up_hold_RNI8NDHT8/Y  sdram_interface_0/ras_RNO_0/B  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/A  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_9/A  sdram_interface_0/init_counter_10_I_9/Y  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/Y  sdram_interface_0/init_counter_RNI77K178\[3\]/B  sdram_interface_0/init_counter_RNI77K178\[3\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/C  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/read_counter_RNO_0\[0\]/A  sdram_interface_0/read_counter_RNO_0\[0\]/Y  sdram_interface_0/read_counter_RNO\[0\]/B  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/A  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/ts_delay_RNIJI112\[6\]/B  sdram_interface_0/ts_delay_RNIJI112\[6\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/C  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_12/B  sdram_interface_0/read_counter_5_I_12/Y  sdram_interface_0/read_counter_9_I_10/A  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/C  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIO98S\[1\]/C  sdram_interface_0/init_counter_RNIO98S\[1\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/C  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIJEAI6\[0\]/B  sdram_interface_0/init_counter_RNIJEAI6\[0\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/A  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNISP09S1\[3\]/B  sdram_interface_0/write_counter_RNISP09S1\[3\]/Y  sdram_interface_0/un29_write_counter_1_CO1/A  sdram_interface_0/un29_write_counter_1_CO1/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/B  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNISP09S1\[3\]/B  sdram_interface_0/write_counter_RNISP09S1\[3\]/Y  sdram_interface_0/un29_write_counter_1_CO1/A  sdram_interface_0/un29_write_counter_1_CO1/Y  sdram_interface_0/write_counter_RNO_0\[1\]/B  sdram_interface_0/write_counter_RNO_0\[1\]/Y  sdram_interface_0/write_counter_RNO\[1\]/B  sdram_interface_0/write_counter_RNO\[1\]/Y  sdram_interface_0/write_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_9/A  sdram_interface_0/init_counter_10_I_9/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/C  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/cas_RNO_0/C  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/dqml_RNO_3/B  sdram_interface_0/dqml_RNO_3/Y  sdram_interface_0/dqml_RNO_0/B  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_exit_RNI9GFKV/C  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/cke_RNO_4/A  sdram_interface_0/cke_RNO_4/Y  sdram_interface_0/cke_RNO_2/C  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/S  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/cke83_i_0_o3_0/B  sdram_interface_0/cke83_i_0_o3_0/Y  sdram_interface_0/read_cycle_RNINCVKV/C  sdram_interface_0/read_cycle_RNINCVKV/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/C  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNISP09S1\[3\]/B  sdram_interface_0/write_counter_RNISP09S1\[3\]/Y  sdram_interface_0/write_counter_3_RNO_1\[0\]/C  sdram_interface_0/write_counter_3_RNO_1\[0\]/Y  sdram_interface_0/write_counter_3_RNO_0\[0\]/A  sdram_interface_0/write_counter_3_RNO_0\[0\]/Y  sdram_interface_0/write_counter_3_RNO\[0\]/B  sdram_interface_0/write_counter_3_RNO\[0\]/Y  sdram_interface_0/write_counter_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/read_exit_RNI9GFKV/B  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/B  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIJEAI6\[0\]/B  sdram_interface_0/init_counter_RNIJEAI6\[0\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/A  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI_0/B  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/S  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI_0/B  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/S  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/B  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI_0/B  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/S  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/B  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[7\]/B  sdram_interface_0/address_RNO_4\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/C  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[6\]/B  sdram_interface_0/address_RNO_4\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/C  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[4\]/B  sdram_interface_0/address_RNO_4\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/C  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[3\]/B  sdram_interface_0/address_RNO_4\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/C  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[2\]/B  sdram_interface_0/address_RNO_4\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/C  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[1\]/B  sdram_interface_0/address_RNO_4\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/C  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[0\]/B  sdram_interface_0/address_RNO_4\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/C  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/read_cycle_RNIVKSDG/C  sdram_interface_0/read_cycle_RNIVKSDG/Y  sdram_interface_0/read_cycle_RNINCVKV_1/B  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[7\]/B  sdram_interface_0/address_RNO_4\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/C  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIALUF3\[1\]/B  sdram_interface_0/init_counter_RNIALUF3\[1\]/Y  sdram_interface_0/init_counter_RNIQR6EI\[1\]/A  sdram_interface_0/init_counter_RNIQR6EI\[1\]/Y  sdram_interface_0/init_counter_10_I_15/B  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S_0\[3\]/B  sdram_interface_0/init_counter_RNIQB8S_0\[3\]/Y  sdram_interface_0/ts_delay_RNIJI112\[6\]/A  sdram_interface_0/ts_delay_RNIJI112\[6\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/C  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_1\[2\]/Y  sdram_interface_0/read_exit_RNI0PPCV3/B  sdram_interface_0/read_exit_RNI0PPCV3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[6\]/CLK  sdram_interface_0/ts_delay\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/A  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIJI112\[6\]/C  sdram_interface_0/ts_delay_RNIJI112\[6\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/C  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/cke_RNO_1/A  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/C  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25\[3\]/A  sdram_interface_0/init_counter_RNIR4AI25\[3\]/Y  sdram_interface_0/init_counter_14_I_1/B  sdram_interface_0/init_counter_14_I_1/Y  sdram_interface_0/init_counter_14_I_10/B  sdram_interface_0/init_counter_14_I_10/Y  sdram_interface_0/init_counter_RNO\[1\]/B  sdram_interface_0/init_counter_RNO\[1\]/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[0\]/CLK  sdram_interface_0/ts_delay\[0\]/Q  sdram_interface_0/ts_delay_RNIE5J9\[0\]/A  sdram_interface_0/ts_delay_RNIE5J9\[0\]/Y  sdram_interface_0/ts_delay_RNIUC6J\[1\]/C  sdram_interface_0/ts_delay_RNIUC6J\[1\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/B  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[17\]/CLK  sdram_interface_0/ts_delay\[17\]/Q  sdram_interface_0/ts_delay_RNIUEOS\[17\]/A  sdram_interface_0/ts_delay_RNIUEOS\[17\]/Y  sdram_interface_0/ts_delay_RNIQRGP1\[16\]/C  sdram_interface_0/ts_delay_RNIQRGP1\[16\]/Y  sdram_interface_0/ts_delay_RNISV1J3\[16\]/A  sdram_interface_0/ts_delay_RNISV1J3\[16\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/C  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[2\]/CLK  sdram_interface_0/ts_delay\[2\]/Q  sdram_interface_0/ts_delay_RNII9J9\[2\]/A  sdram_interface_0/ts_delay_RNII9J9\[2\]/Y  sdram_interface_0/ts_delay_RNI6L6J\[3\]/C  sdram_interface_0/ts_delay_RNI6L6J\[3\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/A  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/A  sdram_interface_0/read_counter_RNIGF5EU_3\[2\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/A  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[10\]/CLK  sdram_interface_0/ts_delay\[10\]/Q  sdram_interface_0/ts_delay_RNIG0OS\[10\]/A  sdram_interface_0/ts_delay_RNIG0OS\[10\]/Y  sdram_interface_0/ts_delay_RNI23GP1\[11\]/C  sdram_interface_0/ts_delay_RNI23GP1\[11\]/Y  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/A  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/C  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/C  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25\[3\]/A  sdram_interface_0/init_counter_RNIR4AI25\[3\]/Y  sdram_interface_0/init_counter_14_I_8/B  sdram_interface_0/init_counter_14_I_8/Y  sdram_interface_0/init_counter_RNO_0\[0\]/C  sdram_interface_0/init_counter_RNO_0\[0\]/Y  sdram_interface_0/init_counter_RNO\[0\]/B  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/C  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/cas_RNO_0/C  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/A  sdram_interface_0/write_counter_RNI1NDQJ\[1\]/Y  sdram_interface_0/write_counter_RNI36H1F1\[2\]/A  sdram_interface_0/write_counter_RNI36H1F1\[2\]/Y  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/B  sdram_interface_0/write_counter_RNIB9FKL1\[1\]/Y  sdram_interface_0/write_counter_RNO_0\[1\]/A  sdram_interface_0/write_counter_RNO_0\[1\]/Y  sdram_interface_0/write_counter_RNO\[1\]/B  sdram_interface_0/write_counter_RNO\[1\]/Y  sdram_interface_0/write_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_exit_RNI9GFKV/C  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/we_RNO_0/A  sdram_interface_0/we_RNO_0/Y  sdram_interface_0/we_RNO/B  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIR4AI25\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25\[3\]/Y  sdram_interface_0/init_counter_14_I_1/B  sdram_interface_0/init_counter_14_I_1/Y  sdram_interface_0/init_counter_14_I_10/B  sdram_interface_0/init_counter_14_I_10/Y  sdram_interface_0/init_counter_RNO\[1\]/B  sdram_interface_0/init_counter_RNO\[1\]/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_3\[5\]/B  sdram_interface_0/address_RNO_3\[5\]/Y  sdram_interface_0/address_RNO_1\[5\]/B  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/cas_RNO_2/B  sdram_interface_0/cas_RNO_2/Y  sdram_interface_0/cas_RNO_1/A  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/B  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNIR7R91\[2\]/B  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIJEAI6\[0\]/B  sdram_interface_0/init_counter_RNIJEAI6\[0\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/A  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNO_0\[0\]/A  sdram_interface_0/init_counter_RNO_0\[0\]/Y  sdram_interface_0/init_counter_RNO\[0\]/B  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIAGP1S/A  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/C  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/ts_delay_RNIJI112\[6\]/B  sdram_interface_0/ts_delay_RNIJI112\[6\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/C  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_9/B  sdram_interface_0/init_counter_10_I_9/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/B  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sdram_interface_0/busy_RNI0BKI/A  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIAGP1S/A  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/C  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_RNIV0LH\[0\]/C  sdram_interface_0/read_counter_RNIV0LH\[0\]/Y  sdram_interface_0/read_counter_5_I_9/A  sdram_interface_0/read_counter_5_I_9/Y  sdram_interface_0/read_counter_RNIVRCT6\[2\]/C  sdram_interface_0/read_counter_RNIVRCT6\[2\]/Y  sdram_interface_0/read_counter_9_I_1/A  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/C  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[1\]/CLK  sdram_interface_0/ts_delay\[1\]/Q  sdram_interface_0/ts_delay_RNIUC6J\[1\]/B  sdram_interface_0/ts_delay_RNIUC6J\[1\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/B  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[16\]/CLK  sdram_interface_0/ts_delay\[16\]/Q  sdram_interface_0/ts_delay_RNIQRGP1\[16\]/B  sdram_interface_0/ts_delay_RNIQRGP1\[16\]/Y  sdram_interface_0/ts_delay_RNISV1J3\[16\]/A  sdram_interface_0/ts_delay_RNISV1J3\[16\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/C  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/A  sdram_interface_0/write_counter_3_RNI0SCS6\[0\]/Y  sdram_interface_0/write_counter_RNISUNOR1\[3\]/A  sdram_interface_0/write_counter_RNISUNOR1\[3\]/Y  sdram_interface_0/write_cycle_RNI67R188/A  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[8\]/B  sdram_interface_0/address_RNO_2\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/A  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIJEAI6\[0\]/A  sdram_interface_0/init_counter_RNIJEAI6\[0\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/A  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_1\[8\]/B  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/address_cl_3_RNIE4N2S1\[0\]/A  sdram_interface_0/address_cl_3_RNIE4N2S1\[0\]/Y  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/B  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/Y  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/B  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/A  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[18\]/CLK  sdram_interface_0/ts_delay\[18\]/Q  sdram_interface_0/ts_delay_RNI0HOS\[18\]/A  sdram_interface_0/ts_delay_RNI0HOS\[18\]/Y  sdram_interface_0/ts_delay_RNISV1J3\[16\]/C  sdram_interface_0/ts_delay_RNISV1J3\[16\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/C  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[3\]/CLK  sdram_interface_0/ts_delay\[3\]/Q  sdram_interface_0/ts_delay_RNI6L6J\[3\]/B  sdram_interface_0/ts_delay_RNI6L6J\[3\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/A  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[11\]/CLK  sdram_interface_0/ts_delay\[11\]/Q  sdram_interface_0/ts_delay_RNI23GP1\[11\]/B  sdram_interface_0/ts_delay_RNI23GP1\[11\]/Y  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/A  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/C  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/B  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/C  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/A  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[9\]/CLK  sdram_interface_0/ts_delay\[9\]/Q  sdram_interface_0/ts_delay_RNI0OJ9\[9\]/A  sdram_interface_0/ts_delay_RNI0OJ9\[9\]/Y  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/C  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/C  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/C  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/A  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/C  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/A  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/B  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/C  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/A  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/B  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/C  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/A  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/B  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/C  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/A  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_exit_RNI9GFKV/C  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/A  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[19\]/CLK  sdram_interface_0/ts_delay\[19\]/Q  sdram_interface_0/ts_delay_RNI2JOS\[19\]/A  sdram_interface_0/ts_delay_RNI2JOS\[19\]/Y  sdram_interface_0/ts_delay_RNISV1J3\[16\]/B  sdram_interface_0/ts_delay_RNISV1J3\[16\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/C  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[4\]/CLK  sdram_interface_0/ts_delay\[4\]/Q  sdram_interface_0/ts_delay_RNIMDJ9\[4\]/A  sdram_interface_0/ts_delay_RNIMDJ9\[4\]/Y  sdram_interface_0/ts_delay_RNIET6J\[5\]/C  sdram_interface_0/ts_delay_RNIET6J\[5\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/B  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/B  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/A  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNI2DTUI2/B  sdram_interface_0/write_cycle_RNI2DTUI2/Y  sdram_interface_0/address_RNO_2\[9\]/B  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO_1\[9\]/C  sdram_interface_0/address_RNO_1\[9\]/Y  sdram_interface_0/address_RNO_0\[9\]/A  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[23\]/CLK  sdram_interface_0/ts_delay\[23\]/Q  sdram_interface_0/ts_delay_RNIOAQS\[23\]/A  sdram_interface_0/ts_delay_RNIOAQS\[23\]/Y  sdram_interface_0/ts_delay_RNIEJKP1\[22\]/C  sdram_interface_0/ts_delay_RNIEJKP1\[22\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/B  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNICJU25/C  sdram_interface_0/read_cycle_RNICJU25/Y  sdram_interface_0/read_cycle_RNIL3EN41/A  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/read_cycle_RNINCVKV_0/B  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/C  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_cycle_RNINCVKV_1/A  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/read_counter_RNO_0\[2\]/C  sdram_interface_0/read_counter_RNO_0\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/A  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[8\]/CLK  sdram_interface_0/ts_delay\[8\]/Q  sdram_interface_0/ts_delay_RNIULJ9\[8\]/A  sdram_interface_0/ts_delay_RNIULJ9\[8\]/Y  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/B  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/C  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/read_cycle_RNIAGP1S/B  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_counter_RNO\[1\]/B  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[12\]/CLK  sdram_interface_0/ts_delay\[12\]/Q  sdram_interface_0/ts_delay_RNIK4OS\[12\]/A  sdram_interface_0/ts_delay_RNIK4OS\[12\]/Y  sdram_interface_0/ts_delay_RNIABGP1\[13\]/C  sdram_interface_0/ts_delay_RNIABGP1\[13\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/B  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[21\]/CLK  sdram_interface_0/ts_delay\[21\]/Q  sdram_interface_0/ts_delay_RNIK6QS\[21\]/A  sdram_interface_0/ts_delay_RNIK6QS\[21\]/Y  sdram_interface_0/ts_delay_RNI6BKP1\[20\]/C  sdram_interface_0/ts_delay_RNI6BKP1\[20\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/A  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/ts_delay_RNITF6N\[7\]/C  sdram_interface_0/ts_delay_RNITF6N\[7\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/A  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNIEH4U7/B  sdram_interface_0/write_cycle_RNIEH4U7/Y  sdram_interface_0/address_RNO_5\[8\]/B  sdram_interface_0/address_RNO_5\[8\]/Y  sdram_interface_0/address_RNO_3\[8\]/C  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/B  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/A  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIBOG13\[0\]/B  sdram_interface_0/read_counter_RNIBOG13\[0\]/Y  sdram_interface_0/read_counter_RNIDS5J3_0\[3\]/A  sdram_interface_0/read_counter_RNIDS5J3_0\[3\]/Y  sdram_interface_0/read_cycle_RNIKPVP4/B  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/A  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[14\]/CLK  sdram_interface_0/ts_delay\[14\]/Q  sdram_interface_0/ts_delay_RNIO8OS\[14\]/A  sdram_interface_0/ts_delay_RNIO8OS\[14\]/Y  sdram_interface_0/ts_delay_RNIIJGP1\[15\]/C  sdram_interface_0/ts_delay_RNIIJGP1\[15\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/A  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_exit_RNI9GFKV/C  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/cke_RNO_0/A  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/C  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIVKSDG/B  sdram_interface_0/read_cycle_RNIVKSDG/Y  sdram_interface_0/read_cycle_RNINCVKV_1/B  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[7\]/B  sdram_interface_0/address_RNO_4\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/C  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[22\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[21\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[20\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[19\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[18\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[16\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[14\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[13\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[12\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/A  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/ts_delay\[23\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[10\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[9\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[8\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[6\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[5\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[4\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/A  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/ts_delay\[11\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[5\]/CLK  sdram_interface_0/ts_delay\[5\]/Q  sdram_interface_0/ts_delay_RNIET6J\[5\]/B  sdram_interface_0/ts_delay_RNIET6J\[5\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/B  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNO_3\[1\]/C  sdram_interface_0/read_counter_RNO_3\[1\]/Y  sdram_interface_0/read_counter_RNO_2\[1\]/C  sdram_interface_0/read_counter_RNO_2\[1\]/Y  sdram_interface_0/read_counter_RNO_0\[1\]/C  sdram_interface_0/read_counter_RNO_0\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/A  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[22\]/CLK  sdram_interface_0/ts_delay\[22\]/Q  sdram_interface_0/ts_delay_RNIEJKP1\[22\]/B  sdram_interface_0/ts_delay_RNIEJKP1\[22\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/B  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNIPGK601\[3\]/A  sdram_interface_0/read_counter_RNIPGK601\[3\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/B  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIO98S\[1\]/C  sdram_interface_0/init_counter_RNIO98S\[1\]/Y  sdram_interface_0/un4_init_counter_1_I_5/B  sdram_interface_0/un4_init_counter_1_I_5/Y  sdram_interface_0/init_counter_RNIQR6EI\[1\]/B  sdram_interface_0/init_counter_RNIQR6EI\[1\]/Y  sdram_interface_0/init_counter_10_I_15/B  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIJJN46\[2\]/S  sdram_interface_0/init_counter_RNIJJN46\[2\]/Y  sdram_interface_0/init_counter_10_I_14/A  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_0\[2\]/B  sdram_interface_0/read_counter_RNIDS5J3_0\[2\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/C  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[7\]/CLK  sdram_interface_0/ts_delay\[7\]/Q  sdram_interface_0/ts_delay_RNITF6N\[7\]/B  sdram_interface_0/ts_delay_RNITF6N\[7\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/A  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_cycle_RNIEH4U7/A  sdram_interface_0/write_cycle_RNIEH4U7/Y  sdram_interface_0/address_RNO_5\[8\]/B  sdram_interface_0/address_RNO_5\[8\]/Y  sdram_interface_0/address_RNO_3\[8\]/C  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/B  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[13\]/CLK  sdram_interface_0/ts_delay\[13\]/Q  sdram_interface_0/ts_delay_RNIABGP1\[13\]/B  sdram_interface_0/ts_delay_RNIABGP1\[13\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/B  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[20\]/CLK  sdram_interface_0/ts_delay\[20\]/Q  sdram_interface_0/ts_delay_RNI6BKP1\[20\]/B  sdram_interface_0/ts_delay_RNI6BKP1\[20\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/A  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/B  sdram_interface_0/read_counter_13_i_0_o2_0\[1\]/Y  sdram_interface_0/dqml_RNO/B  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_exit_RNIHQ8F1/C  sdram_interface_0/read_exit_RNIHQ8F1/Y  sdram_interface_0/read_exit_RNI6TFP4/A  sdram_interface_0/read_exit_RNI6TFP4/Y  sdram_interface_0/read_exit_RNI9GFKV/A  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/address_cl_1_RNIJ1N5M1\[0\]/C  sdram_interface_0/address_cl_1_RNIJ1N5M1\[0\]/Y  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/B  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/Y  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/B  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/A  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/A  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/address_cl_2_RNIK4Q6M1\[0\]/C  sdram_interface_0/address_cl_2_RNIK4Q6M1\[0\]/Y  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/B  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/Y  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/B  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/A  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/A  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/address_cl_RNI3U3CM1\[0\]/C  sdram_interface_0/address_cl_RNI3U3CM1\[0\]/Y  sdram_interface_0/address_cl_RNIOHSH08\[0\]/B  sdram_interface_0/address_cl_RNIOHSH08\[0\]/Y  sdram_interface_0/address_cl_RNID2D338\[0\]/B  sdram_interface_0/address_cl_RNID2D338\[0\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/A  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/B  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[8\]/C  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNISUNOR1\[3\]/B  sdram_interface_0/write_counter_RNISUNOR1\[3\]/Y  sdram_interface_0/write_cycle_RNI67R188/A  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[8\]/B  sdram_interface_0/address_RNO_2\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/A  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/B  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/un42_read_counter_1_CO1/C  sdram_interface_0/un42_read_counter_1_CO1/Y  sdram_interface_0/read_counter_RNO_2\[2\]/C  sdram_interface_0/read_counter_RNO_2\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/C  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIO98S\[1\]/C  sdram_interface_0/init_counter_RNIO98S\[1\]/Y  sdram_interface_0/init_counter_RNIALUF3\[1\]/A  sdram_interface_0/init_counter_RNIALUF3\[1\]/Y  sdram_interface_0/init_counter_RNIQR6EI\[1\]/A  sdram_interface_0/init_counter_RNIQR6EI\[1\]/Y  sdram_interface_0/init_counter_10_I_15/B  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/ts_delay\[15\]/CLK  sdram_interface_0/ts_delay\[15\]/Q  sdram_interface_0/ts_delay_RNIIJGP1\[15\]/B  sdram_interface_0/ts_delay_RNIIJGP1\[15\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/A  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_a2\[1\]/A  sdram_interface_0/read_counter_13_i_0_a2\[1\]/Y  sdram_interface_0/read_counter_RNO_1\[2\]/B  sdram_interface_0/read_counter_RNO_1\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/B  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_13_i_0_a2\[1\]/C  sdram_interface_0/read_counter_13_i_0_a2\[1\]/Y  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/A  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/B  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNIEH4U7/B  sdram_interface_0/write_cycle_RNIEH4U7/Y  sdram_interface_0/cas_RNO_4/B  sdram_interface_0/cas_RNO_4/Y  sdram_interface_0/cas_RNO_3/A  sdram_interface_0/cas_RNO_3/Y  sdram_interface_0/cas_RNO_1/C  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/B  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU_2\[2\]/Y  sdram_interface_0/dread_cl_1_RNO\[0\]/B  sdram_interface_0/dread_cl_1_RNO\[0\]/Y  sdram_interface_0/dread_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNI67R188/C  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[8\]/B  sdram_interface_0/address_RNO_2\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/A  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/cke83_i_0_o3_0/A  sdram_interface_0/cke83_i_0_o3_0/Y  sdram_interface_0/read_counter_RNO_1\[1\]/B  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/un4_init_counter_1_I_5/A  sdram_interface_0/un4_init_counter_1_I_5/Y  sdram_interface_0/init_counter_RNIQR6EI\[1\]/B  sdram_interface_0/init_counter_RNIQR6EI\[1\]/Y  sdram_interface_0/init_counter_10_I_15/B  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/A  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_exit_RNI6TFP4/C  sdram_interface_0/read_exit_RNI6TFP4/Y  sdram_interface_0/read_exit_RNI9GFKV/A  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_13_i_0_a2\[1\]/A  sdram_interface_0/read_counter_13_i_0_a2\[1\]/Y  sdram_interface_0/read_counter_RNO_0\[1\]/B  sdram_interface_0/read_counter_RNO_0\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/A  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/address_cl_240_iv_a1_1_RNO\[0\]/B  sdram_interface_0/address_cl_240_iv_a1_1_RNO\[0\]/Y  sdram_interface_0/address_cl_240_iv_a1_1\[0\]/A  sdram_interface_0/address_cl_240_iv_a1_1\[0\]/Y  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/B  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/B  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNIT20452\[3\]/B  sdram_interface_0/init_counter_RNIT20452\[3\]/Y  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/B  sdram_interface_0/init_counter_RNIR4AI25_0\[3\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/A  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/un42_read_counter_1_CO1/B  sdram_interface_0/un42_read_counter_1_CO1/Y  sdram_interface_0/read_counter_RNO_2\[2\]/C  sdram_interface_0/read_counter_RNO_2\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/C  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_counter_RNIHIP91\[3\]/A  sdram_interface_0/read_counter_RNIHIP91\[3\]/Y  sdram_interface_0/read_counter_RNI91FO1\[3\]/B  sdram_interface_0/read_counter_RNI91FO1\[3\]/Y  sdram_interface_0/read_counter_RNI1RD12_0\[2\]/B  sdram_interface_0/read_counter_RNI1RD12_0\[2\]/Y  sdram_interface_0/read_counter_RNO_1\[1\]/A  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/read_cycle_RNINCVKV/A  sdram_interface_0/read_cycle_RNINCVKV/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/C  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/ras_RNO_2/A  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNINCVKV/B  sdram_interface_0/read_cycle_RNINCVKV/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/C  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNI45D412\[3\]/A  sdram_interface_0/read_counter_RNI45D412\[3\]/Y  sdram_interface_0/address_RNO_0\[12\]/C  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/ras_RNO_4/C  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_2/B  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNI49HG21/C  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNIDA1728/C  sdram_interface_0/write_cycle_RNIDA1728/Y  sdram_interface_0/address_RNO_2\[12\]/B  sdram_interface_0/address_RNO_2\[12\]/Y  sdram_interface_0/address_RNO_0\[12\]/A  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNIEH4U7/B  sdram_interface_0/write_cycle_RNIEH4U7/Y  sdram_interface_0/address_RNO_2\[5\]/B  sdram_interface_0/address_RNO_2\[5\]/Y  sdram_interface_0/address_RNO_0\[5\]/C  sdram_interface_0/address_RNO_0\[5\]/Y  sdram_interface_0/address_RNO\[5\]/A  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_cycle_RNICJU25/B  sdram_interface_0/read_cycle_RNICJU25/Y  sdram_interface_0/read_cycle_RNIL3EN41/A  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_counter_RNIHIP91\[3\]/A  sdram_interface_0/read_counter_RNIHIP91\[3\]/Y  sdram_interface_0/read_counter_RNI91FO1\[3\]/B  sdram_interface_0/read_counter_RNI91FO1\[3\]/Y  sdram_interface_0/read_counter_RNI1RD12_0\[2\]/B  sdram_interface_0/read_counter_RNI1RD12_0\[2\]/Y  sdram_interface_0/read_counter_RNO_0\[1\]/A  sdram_interface_0/read_counter_RNO_0\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/A  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_exit_RNI05OG1/B  sdram_interface_0/write_exit_RNI05OG1/Y  sdram_interface_0/write_exit_RNIO7OQ3/A  sdram_interface_0/write_exit_RNIO7OQ3/Y  sdram_interface_0/busy_RNO_3/C  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_exit_RNIHQ8F1/C  sdram_interface_0/read_exit_RNIHQ8F1/Y  sdram_interface_0/read_exit_RNI3E3F01/B  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIF64O\[1\]/C  sdram_interface_0/write_counter_RNIF64O\[1\]/Y  sdram_interface_0/write_counter_RNI0F8G1\[3\]/A  sdram_interface_0/write_counter_RNI0F8G1\[3\]/Y  sdram_interface_0/address_cl_10_RNI3A6HN1\[0\]/A  sdram_interface_0/address_cl_10_RNI3A6HN1\[0\]/Y  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/B  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/Y  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/B  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/B  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIF64O\[1\]/C  sdram_interface_0/write_counter_RNIF64O\[1\]/Y  sdram_interface_0/write_counter_RNI0F8G1\[3\]/A  sdram_interface_0/write_counter_RNI0F8G1\[3\]/Y  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/A  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/B  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIP8GQ3/A  sdram_interface_0/read_cycle_RNIP8GQ3/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/B  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/B  sdram_interface_0/write_counter_3_RNI0NLC7\[0\]/Y  sdram_interface_0/write_counter_RNIPJF7D\[3\]/A  sdram_interface_0/write_counter_RNIPJF7D\[3\]/Y  sdram_interface_0/write_counter_RNISP09S1\[3\]/A  sdram_interface_0/write_counter_RNISP09S1\[3\]/Y  sdram_interface_0/un29_write_counter_1_CO1/A  sdram_interface_0/un29_write_counter_1_CO1/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/B  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNIDNAD4/B  sdram_interface_0/write_cycle_RNIDNAD4/Y  sdram_interface_0/ras_RNO_5/B  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/read_counter_RNO_1\[0\]/A  sdram_interface_0/read_counter_RNO_1\[0\]/Y  sdram_interface_0/read_counter_RNO_0\[0\]/B  sdram_interface_0/read_counter_RNO_0\[0\]/Y  sdram_interface_0/read_counter_RNO\[0\]/B  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/write_counter_3_RNI32UTL1\[0\]/B  sdram_interface_0/write_counter_3_RNI32UTL1\[0\]/Y  sdram_interface_0/write_cycle_RNIDA1728/A  sdram_interface_0/write_cycle_RNIDA1728/Y  sdram_interface_0/address_RNO_2\[12\]/B  sdram_interface_0/address_RNO_2\[12\]/Y  sdram_interface_0/address_RNO_0\[12\]/A  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_15/A  sdram_interface_0/init_counter_10_I_15/Y  sdram_interface_0/init_counter_10_I_14/B  sdram_interface_0/init_counter_10_I_14/Y  sdram_interface_0/init_counter_RNO\[2\]/B  sdram_interface_0/init_counter_RNO\[2\]/Y  sdram_interface_0/init_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_cycle_RNIVKSDG/A  sdram_interface_0/read_cycle_RNIVKSDG/Y  sdram_interface_0/read_cycle_RNINCVKV_1/B  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[7\]/B  sdram_interface_0/address_RNO_4\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/C  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_8/B  sdram_interface_0/read_counter_9_I_8/Y  sdram_interface_0/read_cycle_RNIVKSDG/C  sdram_interface_0/read_cycle_RNIVKSDG/Y  sdram_interface_0/read_counter_20_0_RNO\[3\]/B  sdram_interface_0/read_counter_20_0_RNO\[3\]/Y  sdram_interface_0/read_counter_20_0\[3\]/A  sdram_interface_0/read_counter_20_0\[3\]/Y  sdram_interface_0/read_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNI6T3H5\[2\]/C  sdram_interface_0/read_counter_RNI6T3H5\[2\]/Y  sdram_interface_0/read_counter_9_I_1/B  sdram_interface_0/read_counter_9_I_1/Y  sdram_interface_0/read_counter_9_I_10/B  sdram_interface_0/read_counter_9_I_10/Y  sdram_interface_0/read_counter_20_0_RNO\[3\]/A  sdram_interface_0/read_counter_20_0_RNO\[3\]/Y  sdram_interface_0/read_counter_20_0\[3\]/A  sdram_interface_0/read_counter_20_0\[3\]/Y  sdram_interface_0/read_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/busy_RNO_4/B  sdram_interface_0/busy_RNO_4/Y  sdram_interface_0/busy_RNO_1/B  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_exit_RNI05OG1/B  sdram_interface_0/write_exit_RNI05OG1/Y  sdram_interface_0/busy_RNO_6/A  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_5/B  sdram_interface_0/busy_RNO_5/Y  sdram_interface_0/busy_RNO_2/A  sdram_interface_0/busy_RNO_2/Y  sdram_interface_0/busy_RNO_0/S  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIK22OJ\[0\]/B  sdram_interface_0/init_counter_RNIK22OJ\[0\]/Y  sdram_interface_0/init_counter_10_I_1/A  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_14_I_10/A  sdram_interface_0/init_counter_14_I_10/Y  sdram_interface_0/init_counter_RNO\[1\]/B  sdram_interface_0/init_counter_RNO\[1\]/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNISO1OF5\[2\]/B  sdram_interface_0/init_counter_RNISO1OF5\[2\]/Y  sdram_interface_0/init_counter_RNI30MPMD\[2\]/B  sdram_interface_0/init_counter_RNI30MPMD\[2\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/A  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_counter_RNIHIP91\[3\]/A  sdram_interface_0/read_counter_RNIHIP91\[3\]/Y  sdram_interface_0/read_counter_RNI91FO1\[3\]/B  sdram_interface_0/read_counter_RNI91FO1\[3\]/Y  sdram_interface_0/read_counter_RNO_1\[2\]/A  sdram_interface_0/read_counter_RNO_1\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/B  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNIEH4U7/B  sdram_interface_0/write_cycle_RNIEH4U7/Y  sdram_interface_0/we_RNO_0/B  sdram_interface_0/we_RNO_0/Y  sdram_interface_0/we_RNO/B  sdram_interface_0/we_RNO/Y  sdram_interface_0/we/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/S  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/S  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/S  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/S  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/S  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/S  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIBOG13\[0\]/B  sdram_interface_0/read_counter_RNIBOG13\[0\]/Y  sdram_interface_0/read_counter_RNIDS5J3\[3\]/A  sdram_interface_0/read_counter_RNIDS5J3\[3\]/Y  sdram_interface_0/read_counter_RNIDRGF02\[3\]/A  sdram_interface_0/read_counter_RNIDRGF02\[3\]/Y  sdram_interface_0/read_exit_RNI0PPCV3/A  sdram_interface_0/read_exit_RNI0PPCV3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/S  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/S  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/B  sdram_interface_0/init_counter_RNIC2AF43_0\[3\]/Y  sdram_interface_0/init_counter_RNI77K178\[3\]/B  sdram_interface_0/init_counter_RNI77K178\[3\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/C  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI_0/C  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/S  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIDS5J3_0\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_0\[2\]/Y  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU_0\[2\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/C  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIP8GQ3/A  sdram_interface_0/read_cycle_RNIP8GQ3/Y  sdram_interface_0/address_cl_12_RNO_4\[0\]/B  sdram_interface_0/address_cl_12_RNO_4\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/B  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_counter_RNI1RD12\[2\]/C  sdram_interface_0/read_counter_RNI1RD12\[2\]/Y  sdram_interface_0/ras_RNO_2/C  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/ras_RNO_4/A  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_2/B  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_exit_RNI05OG1/B  sdram_interface_0/write_exit_RNI05OG1/Y  sdram_interface_0/write_exit_RNIO7OQ3/A  sdram_interface_0/write_exit_RNIO7OQ3/Y  sdram_interface_0/write_exit_RNIQIIMT4/B  sdram_interface_0/write_exit_RNIQIIMT4/Y  sdram_interface_0/write_cycle_RNI4RLV9B/A  sdram_interface_0/write_cycle_RNI4RLV9B/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/B  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_counter_RNO_3\[1\]/A  sdram_interface_0/read_counter_RNO_3\[1\]/Y  sdram_interface_0/read_counter_RNO_2\[1\]/C  sdram_interface_0/read_counter_RNO_2\[1\]/Y  sdram_interface_0/read_counter_RNO_0\[1\]/C  sdram_interface_0/read_counter_RNO_0\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/A  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/busy_RNO_5/A  sdram_interface_0/busy_RNO_5/Y  sdram_interface_0/busy_RNO_2/A  sdram_interface_0/busy_RNO_2/Y  sdram_interface_0/busy_RNO_0/S  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_counter_RNI1RD12\[2\]/C  sdram_interface_0/read_counter_RNI1RD12\[2\]/Y  sdram_interface_0/cas_RNO_2/A  sdram_interface_0/cas_RNO_2/Y  sdram_interface_0/cas_RNO_1/A  sdram_interface_0/cas_RNO_1/Y  sdram_interface_0/cas_RNO/B  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_counter_RNO_5\[2\]/B  sdram_interface_0/read_counter_RNO_5\[2\]/Y  sdram_interface_0/read_counter_RNO_3\[2\]/A  sdram_interface_0/read_counter_RNO_3\[2\]/Y  sdram_interface_0/read_counter_RNO_0\[2\]/A  sdram_interface_0/read_counter_RNO_0\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/A  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/ras_RNO_4/B  sdram_interface_0/ras_RNO_4/Y  sdram_interface_0/ras_RNO_2/B  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI83UI6\[1\]/B  sdram_interface_0/write_counter_RNI83UI6\[1\]/Y  sdram_interface_0/un29_write_counter_1_CO1/B  sdram_interface_0/un29_write_counter_1_CO1/Y  sdram_interface_0/write_counter_RNO_0\[2\]/B  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/B  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_exit_RNI05OG1/B  sdram_interface_0/write_exit_RNI05OG1/Y  sdram_interface_0/write_exit_RNIO7OQ3/A  sdram_interface_0/write_exit_RNIO7OQ3/Y  sdram_interface_0/write_counter_3_RNO_1\[0\]/B  sdram_interface_0/write_counter_3_RNO_1\[0\]/Y  sdram_interface_0/write_counter_3_RNO_0\[0\]/A  sdram_interface_0/write_counter_3_RNO_0\[0\]/Y  sdram_interface_0/write_counter_3_RNO\[0\]/B  sdram_interface_0/write_counter_3_RNO\[0\]/Y  sdram_interface_0/write_counter_3\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIINI31\[0\]/B  sdram_interface_0/read_counter_RNIINI31\[0\]/Y  sdram_interface_0/read_cycle_RNICJU25/A  sdram_interface_0/read_cycle_RNICJU25/Y  sdram_interface_0/read_cycle_RNIL3EN41/A  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/read_counter_RNO_1\[0\]/B  sdram_interface_0/read_counter_RNO_1\[0\]/Y  sdram_interface_0/read_counter_RNO_0\[0\]/B  sdram_interface_0/read_counter_RNO_0\[0\]/Y  sdram_interface_0/read_counter_RNO\[0\]/B  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/address_cl_RNIOU5O2\[0\]/B  sdram_interface_0/address_cl_RNIOU5O2\[0\]/Y  sdram_interface_0/address_cl_RNI3U3CM1\[0\]/A  sdram_interface_0/address_cl_RNI3U3CM1\[0\]/Y  sdram_interface_0/address_cl_RNIOHSH08\[0\]/B  sdram_interface_0/address_cl_RNIOHSH08\[0\]/Y  sdram_interface_0/address_cl_RNID2D338\[0\]/B  sdram_interface_0/address_cl_RNID2D338\[0\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/A  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/address_cl_2_RNI95SI2\[0\]/B  sdram_interface_0/address_cl_2_RNI95SI2\[0\]/Y  sdram_interface_0/address_cl_2_RNIK4Q6M1\[0\]/A  sdram_interface_0/address_cl_2_RNIK4Q6M1\[0\]/Y  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/B  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/Y  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/B  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/A  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/A  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/address_cl_1_RNI82PH2\[0\]/B  sdram_interface_0/address_cl_1_RNI82PH2\[0\]/Y  sdram_interface_0/address_cl_1_RNIJ1N5M1\[0\]/A  sdram_interface_0/address_cl_1_RNIJ1N5M1\[0\]/Y  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/B  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/Y  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/B  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/A  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/A  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIGF5EU\[2\]/B  sdram_interface_0/read_counter_RNIGF5EU\[2\]/Y  sdram_interface_0/read_counter_RNIDRGF02\[3\]/B  sdram_interface_0/read_counter_RNIDRGF02\[3\]/Y  sdram_interface_0/read_exit_RNI0PPCV3/A  sdram_interface_0/read_exit_RNI0PPCV3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI_0/C  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNI4RLV9B/C  sdram_interface_0/write_cycle_RNI4RLV9B/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/B  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/un42_read_counter_1_CO1/A  sdram_interface_0/un42_read_counter_1_CO1/Y  sdram_interface_0/read_counter_RNO_2\[2\]/C  sdram_interface_0/read_counter_RNO_2\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/C  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_counter_RNIVMOF1\[2\]/A  sdram_interface_0/read_counter_RNIVMOF1\[2\]/Y  sdram_interface_0/cke_RNO_2/B  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/A  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/A  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/A  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/A  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/dqml_RNO_7/C  sdram_interface_0/dqml_RNO_7/Y  sdram_interface_0/dqml_RNO_4/C  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_counter_RNIVMOF1\[2\]/A  sdram_interface_0/read_counter_RNIVMOF1\[2\]/Y  sdram_interface_0/read_counter_20_0_a3\[3\]/A  sdram_interface_0/read_counter_20_0_a3\[3\]/Y  sdram_interface_0/read_counter_20_0\[3\]/B  sdram_interface_0/read_counter_20_0\[3\]/Y  sdram_interface_0/read_counter\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/write_count_RNIRQV22\[2\]/B  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI0GFTA\[2\]/S  sdram_interface_0/write_counter_RNI0GFTA\[2\]/Y  sdram_interface_0/write_counter_RNO_0\[2\]/A  sdram_interface_0/write_counter_RNO_0\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/B  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI_0/C  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/dqml_RNO_1/C  sdram_interface_0/dqml_RNO_1/Y  sdram_interface_0/dqml_RNO_0/A  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_counter_RNO_2\[1\]/B  sdram_interface_0/read_counter_RNO_2\[1\]/Y  sdram_interface_0/read_counter_RNO_0\[1\]/C  sdram_interface_0/read_counter_RNO_0\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/A  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_counter_RNO_4\[2\]/B  sdram_interface_0/read_counter_RNO_4\[2\]/Y  sdram_interface_0/read_counter_RNO_0\[2\]/B  sdram_interface_0/read_counter_RNO_0\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/A  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIVTMR/B  sdram_interface_0/busy_RNIVTMR/Y  sdram_interface_0/write_cycle_RNILKA32/A  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/S  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIVTMR/B  sdram_interface_0/busy_RNIVTMR/Y  sdram_interface_0/write_cycle_RNILKA32_0/A  sdram_interface_0/write_cycle_RNILKA32_0/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/S  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNI1KN5D\[2\]/B  sdram_interface_0/init_counter_RNI1KN5D\[2\]/Y  sdram_interface_0/init_counter_RNIL45M71\[0\]/B  sdram_interface_0/init_counter_RNIL45M71\[0\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/A  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/A  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI/B  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIAGP1S/A  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/C  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/A  sdram_interface_0/read_counter_RNIDS5J3_1\[2\]/Y  sdram_interface_0/dqml_RNO_2/B  sdram_interface_0/dqml_RNO_2/Y  sdram_interface_0/dqml_RNO/A  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_4\[0\]/CLK  sdram_interface_0/address_cl_4\[0\]/Q  sdram_interface_0/address_cl_4_RNIJ4F77\[0\]/A  sdram_interface_0/address_cl_4_RNIJ4F77\[0\]/Y  sdram_interface_0/address_cl_4_RNIF7Q3S1\[0\]/B  sdram_interface_0/address_cl_4_RNIF7Q3S1\[0\]/Y  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/B  sdram_interface_0/address_cl_4_RNI4RI968\[0\]/Y  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/B  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/Y  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/B  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/B  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_5\[0\]/CLK  sdram_interface_0/address_cl_5\[0\]/Q  sdram_interface_0/address_cl_5_RNIK7I87\[0\]/A  sdram_interface_0/address_cl_5_RNIK7I87\[0\]/Y  sdram_interface_0/address_cl_5_RNIGAT4S1\[0\]/B  sdram_interface_0/address_cl_5_RNIGAT4S1\[0\]/Y  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/B  sdram_interface_0/address_cl_5_RNI5ULA68\[0\]/Y  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/B  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/B  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_6\[0\]/CLK  sdram_interface_0/address_cl_6\[0\]/Q  sdram_interface_0/address_cl_6_RNILAL97\[0\]/A  sdram_interface_0/address_cl_6_RNILAL97\[0\]/Y  sdram_interface_0/address_cl_6_RNIHD06S1\[0\]/B  sdram_interface_0/address_cl_6_RNIHD06S1\[0\]/Y  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/B  sdram_interface_0/address_cl_6_RNI61PB68\[0\]/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/B  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_7\[0\]/CLK  sdram_interface_0/address_cl_7\[0\]/Q  sdram_interface_0/address_cl_7_RNIMDOA7\[0\]/A  sdram_interface_0/address_cl_7_RNIMDOA7\[0\]/Y  sdram_interface_0/address_cl_7_RNIIG37S1\[0\]/B  sdram_interface_0/address_cl_7_RNIIG37S1\[0\]/Y  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/B  sdram_interface_0/address_cl_7_RNI74SC68\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/B  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/B  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_8\[0\]/CLK  sdram_interface_0/address_cl_8\[0\]/Q  sdram_interface_0/address_cl_8_RNINGRB7\[0\]/A  sdram_interface_0/address_cl_8_RNINGRB7\[0\]/Y  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/B  sdram_interface_0/address_cl_8_RNIQ5LTN1\[0\]/Y  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/B  sdram_interface_0/address_cl_8_RNIFPD328\[0\]/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/B  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_9\[0\]/CLK  sdram_interface_0/address_cl_9\[0\]/Q  sdram_interface_0/address_cl_9_RNIOJUS6\[0\]/A  sdram_interface_0/address_cl_9_RNIOJUS6\[0\]/Y  sdram_interface_0/address_cl_9_RNIKM9PR1\[0\]/B  sdram_interface_0/address_cl_9_RNIKM9PR1\[0\]/Y  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/B  sdram_interface_0/address_cl_9_RNI9A2V58\[0\]/Y  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/B  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/Y  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/B  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/B  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_10\[0\]/CLK  sdram_interface_0/address_cl_10\[0\]/Q  sdram_interface_0/address_cl_10_RNI0LCV6\[0\]/A  sdram_interface_0/address_cl_10_RNI0LCV6\[0\]/Y  sdram_interface_0/address_cl_10_RNI3A6HN1\[0\]/B  sdram_interface_0/address_cl_10_RNI3A6HN1\[0\]/Y  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/B  sdram_interface_0/address_cl_10_RNIOTUM18\[0\]/Y  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/B  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/B  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_11\[0\]/CLK  sdram_interface_0/address_cl_11\[0\]/Q  sdram_interface_0/address_cl_11_RNI1OF07\[0\]/A  sdram_interface_0/address_cl_11_RNI1OF07\[0\]/Y  sdram_interface_0/address_cl_11_RNITQQSR1\[0\]/B  sdram_interface_0/address_cl_11_RNITQQSR1\[0\]/Y  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/B  sdram_interface_0/address_cl_11_RNIIEJ268\[0\]/Y  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/B  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/Y  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/B  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/B  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIOPU8\[0\]/C  sdram_interface_0/read_counter_RNIOPU8\[0\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/B  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/A  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNIDQTN6/B  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/S  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_counter_RNO_2\[2\]/A  sdram_interface_0/read_counter_RNO_2\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/C  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNIOPU8\[0\]/A  sdram_interface_0/read_counter_RNIOPU8\[0\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/B  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/A  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIAGP1S/A  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/C  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/A  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/dqml_RNO_2/A  sdram_interface_0/dqml_RNO_2/Y  sdram_interface_0/dqml_RNO/A  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNIRQV22\[2\]/C  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ_0\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ_0\[2\]/Y  sdram_interface_0/read_exit_RNI3E3F01/C  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/S  sdram_interface_0/write_counter_RNI2VJ9G\[3\]/Y  sdram_interface_0/write_counter_RNO\[3\]/B  sdram_interface_0/write_counter_RNO\[3\]/Y  sdram_interface_0/write_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/B  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/read_cycle_RNIDQTN6/C  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI_0/C  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNO/A  sdram_interface_0/write_cycle_RNO/Y  sdram_interface_0/write_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/dqml_RNO_3/C  sdram_interface_0/dqml_RNO_3/Y  sdram_interface_0/dqml_RNO_0/B  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/A  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIS52M5\[2\]/B  sdram_interface_0/init_counter_RNIS52M5\[2\]/Y  sdram_interface_0/init_counter_RNIKGDGQ\[0\]/A  sdram_interface_0/init_counter_RNIKGDGQ\[0\]/Y  sdram_interface_0/init_counter_RNIL45M71\[0\]/A  sdram_interface_0/init_counter_RNIL45M71\[0\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/A  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/A  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI_0/C  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/weVAL_RNO/C  sdram_interface_0/weVAL_RNO/Y  sdram_interface_0/weVAL/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_RNIOPU8\[0\]/B  sdram_interface_0/read_counter_RNIOPU8\[0\]/Y  sdram_interface_0/read_counter_RNI7QPD4\[0\]/B  sdram_interface_0/read_counter_RNI7QPD4\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/A  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/A  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNIRQV22\[2\]/C  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI_0/C  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_exit_RNO/A  sdram_interface_0/write_exit_RNO/Y  sdram_interface_0/write_exit/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/A  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIP5R91\[0\]/B  sdram_interface_0/init_counter_RNIP5R91\[0\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/A  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/A  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/A  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI/B  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNO/C  sdram_interface_0/read_cycle_RNO/Y  sdram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/A  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNIRQV22\[2\]/C  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/A  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[6\]/A  memory_controller_0/schedule_RNO\[6\]/Y  memory_controller_0/schedule\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[3\]/CLK  memory_controller_0/schedule\[3\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/B  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNIRQV22\[2\]/C  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNIDS5J3\[2\]/B  sdram_interface_0/read_counter_RNIDS5J3\[2\]/Y  sdram_interface_0/dread_cl_1_RNO_0\[0\]/B  sdram_interface_0/dread_cl_1_RNO_0\[0\]/Y  sdram_interface_0/dread_cl_1_RNO\[0\]/A  sdram_interface_0/dread_cl_1_RNO\[0\]/Y  sdram_interface_0/dread_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/A  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[5\]/S  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/A  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[4\]/S  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/A  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[3\]/S  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/A  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[2\]/S  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/A  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[1\]/S  memory_controller_0/schedule_RNO\[1\]/Y  memory_controller_0/schedule\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/A  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[0\]/S  memory_controller_0/schedule_RNO\[0\]/Y  memory_controller_0/schedule\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/C  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNI0BKI/B  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_exit_RNO/A  sdram_interface_0/read_exit_RNO/Y  sdram_interface_0/read_exit/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/write_count_RNIRQV22\[2\]/B  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_12/B  memory_controller_0/un1_write_count_I_12/Y  memory_controller_0/write_count\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/A  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/A  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNIRQV22\[2\]/C  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNI8LR\[6\]/B  timestamp_0/TIMESTAMP_RNI8LR\[6\]/Y  timestamp_0/TIMESTAMP_RNI98TS\[13\]/C  timestamp_0/TIMESTAMP_RNI98TS\[13\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/B  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/B  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIVK5R\[0\]/B  sdram_interface_0/init_counter_RNIVK5R\[0\]/Y  sdram_interface_0/ts_delay_RNIJI112\[6\]/B  sdram_interface_0/ts_delay_RNIJI112\[6\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/C  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_RNIKGDGQ\[0\]/B  sdram_interface_0/init_counter_RNIKGDGQ\[0\]/Y  sdram_interface_0/init_counter_RNIL45M71\[0\]/A  sdram_interface_0/init_counter_RNIL45M71\[0\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/A  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/A  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/A  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNI32UTL1\[0\]/C  sdram_interface_0/write_counter_3_RNI32UTL1\[0\]/Y  sdram_interface_0/write_cycle_RNIDA1728/A  sdram_interface_0/write_cycle_RNIDA1728/Y  sdram_interface_0/address_RNO_2\[12\]/B  sdram_interface_0/address_RNO_2\[12\]/Y  sdram_interface_0/address_RNO_0\[12\]/A  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNILDFS\[14\]/C  timestamp_0/TIMESTAMP_RNILDFS\[14\]/Y  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/C  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/A  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/B  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNI8LR\[6\]/A  timestamp_0/TIMESTAMP_RNI8LR\[6\]/Y  timestamp_0/TIMESTAMP_RNI98TS\[13\]/C  timestamp_0/TIMESTAMP_RNI98TS\[13\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/B  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/B  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[2\]/CLK  memory_controller_0/schedule\[2\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/B  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/A  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNIRQV22\[2\]/C  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIS52M5\[2\]/B  sdram_interface_0/init_counter_RNIS52M5\[2\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/B  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_cycle_RNINCVKV_1/C  sdram_interface_0/read_cycle_RNINCVKV_1/Y  sdram_interface_0/address_RNO_4\[7\]/B  sdram_interface_0/address_RNO_4\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/C  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNIOPU8\[0\]/A  sdram_interface_0/read_counter_RNIOPU8\[0\]/Y  sdram_interface_0/read_counter_RNIBOG13\[0\]/A  sdram_interface_0/read_counter_RNIBOG13\[0\]/Y  sdram_interface_0/read_counter_RNIDS5J3_0\[3\]/A  sdram_interface_0/read_counter_RNIDS5J3_0\[3\]/Y  sdram_interface_0/read_cycle_RNIKPVP4/B  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/A  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNIPA8S\[2\]/C  sdram_interface_0/init_counter_RNIPA8S\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/C  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/A  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/A  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNIP2L79_2/C  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNIP2L79_0/A  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/write_count_RNIRQV22\[2\]/B  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_9/B  memory_controller_0/un1_write_count_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/dqml_RNO_7/A  sdram_interface_0/dqml_RNO_7/Y  sdram_interface_0/dqml_RNO_4/C  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_exit_RNIO7OQ3/B  sdram_interface_0/write_exit_RNIO7OQ3/Y  sdram_interface_0/busy_RNO_3/C  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNILDFS\[14\]/B  timestamp_0/TIMESTAMP_RNILDFS\[14\]/Y  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/C  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/A  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/B  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ_0\[2\]/B  sdram_interface_0/read_counter_RNIQTJQ_0\[2\]/Y  sdram_interface_0/read_exit_RNI3E3F01/C  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/dqml_RNO_5/C  sdram_interface_0/dqml_RNO_5/Y  sdram_interface_0/dqml_RNO_4/A  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNIOL65U\[3\]/A  sdram_interface_0/read_counter_RNIOL65U\[3\]/Y  sdram_interface_0/read_exit_RNI3E3F01/A  sdram_interface_0/read_exit_RNI3E3F01/Y  sdram_interface_0/read_cycle_RNI49HG21/A  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIS52M5\[2\]/A  sdram_interface_0/init_counter_RNIS52M5\[2\]/Y  sdram_interface_0/init_counter_RNIKGDGQ\[0\]/A  sdram_interface_0/init_counter_RNIKGDGQ\[0\]/Y  sdram_interface_0/init_counter_RNIL45M71\[0\]/A  sdram_interface_0/init_counter_RNIL45M71\[0\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/A  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/A  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_240_iv_a3_0\[0\]/A  sdram_interface_0/address_cl_240_iv_a3_0\[0\]/Y  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/A  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/B  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/A  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNILDFS\[14\]/A  timestamp_0/TIMESTAMP_RNILDFS\[14\]/Y  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/C  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/A  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/B  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/write_count_RNIRQV22\[2\]/B  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/busy_hold_RNO_0/C  memory_controller_0/busy_hold_RNO_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[1\]/CLK  orbit_control_0/cntr\[1\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/A  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/busy_hold/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[11\]/A  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_counter_RNO\[0\]/S  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNIGF5EU\[2\]/C  sdram_interface_0/read_counter_RNIGF5EU\[2\]/Y  sdram_interface_0/read_counter_RNIDRGF02\[3\]/B  sdram_interface_0/read_counter_RNIDRGF02\[3\]/Y  sdram_interface_0/read_exit_RNI0PPCV3/A  sdram_interface_0/read_exit_RNI0PPCV3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/row_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/ba_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/col_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/col_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/col_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/col_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/col_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/col_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/col_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/col_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/col_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/row_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/B  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/ba_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/write_cycle/CLK  sdram_interface_0/write_cycle/Q  sdram_interface_0/write_cycle_RNILKA32/B  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/S  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_cycle/CLK  sdram_interface_0/write_cycle/Q  sdram_interface_0/write_cycle_RNILKA32_0/B  sdram_interface_0/write_cycle_RNILKA32_0/Y  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/S  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNO_3\[2\]/C  sdram_interface_0/read_counter_RNO_3\[2\]/Y  sdram_interface_0/read_counter_RNO_0\[2\]/A  sdram_interface_0/read_counter_RNO_0\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/A  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_exit_RNI6TFP4/B  sdram_interface_0/read_exit_RNI6TFP4/Y  sdram_interface_0/read_exit_RNI9GFKV/A  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_12\[0\]/CLK  sdram_interface_0/address_cl_12\[0\]/Q  sdram_interface_0/address_cl_12_RNI2RI17\[0\]/A  sdram_interface_0/address_cl_12_RNI2RI17\[0\]/Y  sdram_interface_0/address_cl_12_RNIUTTTR1\[0\]/B  sdram_interface_0/address_cl_12_RNIUTTTR1\[0\]/Y  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/B  sdram_interface_0/address_cl_12_RNIJHM368\[0\]/Y  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/B  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/B  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/B  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[7\]/C  sdram_interface_0/address_RNO_0\[7\]/Y  sdram_interface_0/address_RNO\[7\]/A  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/B  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[6\]/C  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/B  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[4\]/C  sdram_interface_0/address_RNO_0\[4\]/Y  sdram_interface_0/address_RNO\[4\]/A  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/B  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[3\]/C  sdram_interface_0/address_RNO_0\[3\]/Y  sdram_interface_0/address_RNO\[3\]/A  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNICF6V21\[3\]/B  sdram_interface_0/read_counter_RNICF6V21\[3\]/Y  sdram_interface_0/address_RNO_0\[2\]/C  sdram_interface_0/address_RNO_0\[2\]/Y  sdram_interface_0/address_RNO\[2\]/A  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIO98S\[1\]/C  sdram_interface_0/init_counter_RNIO98S\[1\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/B  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/A  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/A  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  write_address_traversal_0/current_count_c3_0/B  write_address_traversal_0/current_count_c3_0/Y  write_address_traversal_0/current_count_c4/A  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c17/A  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n14/A  write_address_traversal_0/current_count_n14/Y  write_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/B  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/B  sdram_interface_0/pwr_up_hold_RNI9TVD95_0/Y  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/B  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO_1/C  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIVTMR/B  sdram_interface_0/busy_RNIVTMR/Y  sdram_interface_0/write_cycle_RNILKA32_0/A  sdram_interface_0/write_cycle_RNILKA32_0/Y  sdram_interface_0/write_counter_RNO\[2\]/S  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIVTMR/B  sdram_interface_0/busy_RNIVTMR/Y  sdram_interface_0/write_cycle_RNILKA32_0/A  sdram_interface_0/write_cycle_RNILKA32_0/Y  sdram_interface_0/write_counter_RNO\[1\]/S  sdram_interface_0/write_counter_RNO\[1\]/Y  sdram_interface_0/write_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIVTMR/B  sdram_interface_0/busy_RNIVTMR/Y  sdram_interface_0/write_cycle_RNILKA32_0/A  sdram_interface_0/write_cycle_RNILKA32_0/Y  sdram_interface_0/write_counter_RNO\[3\]/S  sdram_interface_0/write_counter_RNO\[3\]/Y  sdram_interface_0/write_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNIVTMR/B  sdram_interface_0/busy_RNIVTMR/Y  sdram_interface_0/write_cycle_RNILKA32_0/A  sdram_interface_0/write_cycle_RNILKA32_0/Y  sdram_interface_0/write_counter_3_RNO\[0\]/S  sdram_interface_0/write_counter_3_RNO\[0\]/Y  sdram_interface_0/write_counter_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  write_address_traversal_0/current_count_c3_0/A  write_address_traversal_0/current_count_c3_0/Y  write_address_traversal_0/current_count_c4/A  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_240_iv_a1_1_RNO\[0\]/A  sdram_interface_0/address_cl_240_iv_a1_1_RNO\[0\]/Y  sdram_interface_0/address_cl_240_iv_a1_1\[0\]/A  sdram_interface_0/address_cl_240_iv_a1_1\[0\]/Y  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/B  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/B  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNI98TS\[13\]/B  timestamp_0/TIMESTAMP_RNI98TS\[13\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/B  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/B  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNIP2L79_1/C  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/busy_hold/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNIDS5J3_0\[3\]/B  sdram_interface_0/read_counter_RNIDS5J3_0\[3\]/Y  sdram_interface_0/read_cycle_RNIKPVP4/B  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/A  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/dqml_RNO_1/B  sdram_interface_0/dqml_RNO_1/Y  sdram_interface_0/dqml_RNO_0/A  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNI67R188/C  sdram_interface_0/write_cycle_RNI67R188/Y  sdram_interface_0/address_RNO_2\[7\]/B  sdram_interface_0/address_RNO_2\[7\]/Y  sdram_interface_0/address_RNO_0\[7\]/A  sdram_interface_0/address_RNO_0\[7\]/Y  sdram_interface_0/address_RNO\[7\]/A  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/B  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/A  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/B  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_c12_s/B  write_address_traversal_0/current_count_c12_s/Y  write_address_traversal_0/current_count_c12_s_RNICHIA/C  write_address_traversal_0/current_count_c12_s_RNICHIA/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/A  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/A  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNI98TS\[13\]/A  timestamp_0/TIMESTAMP_RNI98TS\[13\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/B  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/B  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIP5R91\[0\]/B  sdram_interface_0/init_counter_RNIP5R91\[0\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/A  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIKGDGQ\[0\]/C  sdram_interface_0/init_counter_RNIKGDGQ\[0\]/Y  sdram_interface_0/init_counter_RNIL45M71\[0\]/A  sdram_interface_0/init_counter_RNIL45M71\[0\]/Y  sdram_interface_0/init_counter_RNING3AHE\[0\]/A  sdram_interface_0/init_counter_RNING3AHE\[0\]/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/A  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  write_address_traversal_0/current_count_c12_s/A  write_address_traversal_0/current_count_c12_s/Y  write_address_traversal_0/current_count_c12_s_RNICHIA/C  write_address_traversal_0/current_count_c12_s_RNICHIA/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/A  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ_0\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ_0\[2\]/Y  sdram_interface_0/read_cycle_RNI49HG21/B  sdram_interface_0/read_cycle_RNI49HG21/Y  sdram_interface_0/busy_RNO_3/A  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/schedule_RNIDC3V\[2\]/A  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/B  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIDC3V_0\[2\]/B  memory_controller_0/schedule_RNIDC3V_0\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/B  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/B  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/write_count_RNIRQV22\[2\]/B  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/next_write_RNO/B  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_exit_RNI05OG1/B  sdram_interface_0/write_exit_RNI05OG1/Y  sdram_interface_0/write_exit_RNO/C  sdram_interface_0/write_exit_RNO/Y  sdram_interface_0/write_exit/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNIBB42\[4\]/C  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_cycle/CLK  sdram_interface_0/read_cycle/Q  sdram_interface_0/read_cycle_RNI7TP61_0/B  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIAGP1S/A  sdram_interface_0/read_cycle_RNIAGP1S/Y  sdram_interface_0/read_cycle_RNINCVKV_0/A  sdram_interface_0/read_cycle_RNINCVKV_0/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/C  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/A  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIRQV22/A  memory_controller_0/busy_hold_RNIRQV22/Y  memory_controller_0/cmd_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIRQV22/A  memory_controller_0/busy_hold_RNIRQV22/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/A  timestamp_0/TIMESTAMP_RNI91UA1\[9\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/A  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/B  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c17/A  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n22/A  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  write_address_traversal_0/current_count_RNI0QM3\[10\]/B  write_address_traversal_0/current_count_RNI0QM3\[10\]/Y  write_address_traversal_0/current_count_RNI3ND7\[14\]/C  write_address_traversal_0/current_count_RNI3ND7\[14\]/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/B  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/C  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/B  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/C  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/B  sdram_interface_0/write_counter_3_RNIOT8Q2\[0\]/Y  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/B  sdram_interface_0/write_counter_RNIPSPQ5\[3\]/Y  sdram_interface_0/weVAL_RNO/A  sdram_interface_0/weVAL_RNO/Y  sdram_interface_0/weVAL/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  write_address_traversal_0/current_count_RNI0QM3\[10\]/A  write_address_traversal_0/current_count_RNI0QM3\[10\]/Y  write_address_traversal_0/current_count_RNI3ND7\[14\]/C  write_address_traversal_0/current_count_RNI3ND7\[14\]/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/B  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_n12/B  write_address_traversal_0/current_count_n12/Y  write_address_traversal_0/current_count\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_n13/B  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/busy_RNO_6/C  sdram_interface_0/busy_RNO_6/Y  sdram_interface_0/busy_RNO_5/B  sdram_interface_0/busy_RNO_5/Y  sdram_interface_0/busy_RNO_2/A  sdram_interface_0/busy_RNO_2/Y  sdram_interface_0/busy_RNO_0/S  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[0\]/CLK  memory_controller_0/col_out\[0\]/Q  sdram_interface_0/address_RNO_5\[0\]/A  sdram_interface_0/address_RNO_5\[0\]/Y  sdram_interface_0/address_RNO_3\[0\]/C  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_0\[0\]/B  sdram_interface_0/address_RNO_0\[0\]/Y  sdram_interface_0/address_RNO\[0\]/A  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[1\]/CLK  memory_controller_0/col_out\[1\]/Q  sdram_interface_0/address_RNO_5\[1\]/A  sdram_interface_0/address_RNO_5\[1\]/Y  sdram_interface_0/address_RNO_3\[1\]/C  sdram_interface_0/address_RNO_3\[1\]/Y  sdram_interface_0/address_RNO_0\[1\]/B  sdram_interface_0/address_RNO_0\[1\]/Y  sdram_interface_0/address_RNO\[1\]/A  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[2\]/CLK  memory_controller_0/col_out\[2\]/Q  sdram_interface_0/address_RNO_5\[2\]/A  sdram_interface_0/address_RNO_5\[2\]/Y  sdram_interface_0/address_RNO_3\[2\]/C  sdram_interface_0/address_RNO_3\[2\]/Y  sdram_interface_0/address_RNO_0\[2\]/B  sdram_interface_0/address_RNO_0\[2\]/Y  sdram_interface_0/address_RNO\[2\]/A  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[3\]/CLK  memory_controller_0/col_out\[3\]/Q  sdram_interface_0/address_RNO_5\[3\]/A  sdram_interface_0/address_RNO_5\[3\]/Y  sdram_interface_0/address_RNO_3\[3\]/C  sdram_interface_0/address_RNO_3\[3\]/Y  sdram_interface_0/address_RNO_0\[3\]/B  sdram_interface_0/address_RNO_0\[3\]/Y  sdram_interface_0/address_RNO\[3\]/A  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[4\]/CLK  memory_controller_0/col_out\[4\]/Q  sdram_interface_0/address_RNO_5\[4\]/A  sdram_interface_0/address_RNO_5\[4\]/Y  sdram_interface_0/address_RNO_3\[4\]/C  sdram_interface_0/address_RNO_3\[4\]/Y  sdram_interface_0/address_RNO_0\[4\]/B  sdram_interface_0/address_RNO_0\[4\]/Y  sdram_interface_0/address_RNO\[4\]/A  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[6\]/CLK  memory_controller_0/col_out\[6\]/Q  sdram_interface_0/address_RNO_5\[6\]/A  sdram_interface_0/address_RNO_5\[6\]/Y  sdram_interface_0/address_RNO_3\[6\]/C  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[7\]/CLK  memory_controller_0/col_out\[7\]/Q  sdram_interface_0/address_RNO_5\[7\]/A  sdram_interface_0/address_RNO_5\[7\]/Y  sdram_interface_0/address_RNO_3\[7\]/C  sdram_interface_0/address_RNO_3\[7\]/Y  sdram_interface_0/address_RNO_0\[7\]/B  sdram_interface_0/address_RNO_0\[7\]/Y  sdram_interface_0/address_RNO\[7\]/A  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[8\]/CLK  memory_controller_0/col_out\[8\]/Q  sdram_interface_0/address_RNO_5\[8\]/A  sdram_interface_0/address_RNO_5\[8\]/Y  sdram_interface_0/address_RNO_3\[8\]/C  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/B  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[20\]/A  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNO\[10\]/A  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNIRQV22/B  memory_controller_0/busy_hold_RNIRQV22/Y  memory_controller_0/cmd_out\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNO_2\[2\]/B  sdram_interface_0/read_counter_RNO_2\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/C  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_15/A  sdram_interface_0/read_counter_5_I_15/Y  sdram_interface_0/read_counter_5_I_14/B  sdram_interface_0/read_counter_5_I_14/Y  sdram_interface_0/read_counter_RNO_1\[1\]/C  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNIOPU8\[0\]/A  sdram_interface_0/read_counter_RNIOPU8\[0\]/Y  sdram_interface_0/read_counter_RNIINI31\[0\]/A  sdram_interface_0/read_counter_RNIINI31\[0\]/Y  sdram_interface_0/read_cycle_RNICJU25/A  sdram_interface_0/read_cycle_RNICJU25/Y  sdram_interface_0/read_cycle_RNIL3EN41/A  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIP5R91\[0\]/A  sdram_interface_0/init_counter_RNIP5R91\[0\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/A  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/A  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/A  sdram_interface_0/init_counter_RNIN1ESI8\[2\]/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/A  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[2\]/CLK  orbit_control_0/cntr\[2\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/B  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/B  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/B  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/B  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/B  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/B  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/B  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/B  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/B  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/B  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/B  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIR7R91\[2\]/A  sdram_interface_0/init_counter_RNIR7R91\[2\]/Y  sdram_interface_0/init_counter_RNIAQB23\[2\]/A  sdram_interface_0/init_counter_RNIAQB23\[2\]/Y  sdram_interface_0/init_counter_RNIKKN46\[0\]/B  sdram_interface_0/init_counter_RNIKKN46\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/B  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61/A  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/dread_cl_1\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_cycle_RNIDNAD4/A  sdram_interface_0/write_cycle_RNIDNAD4/Y  sdram_interface_0/ras_RNO_5/B  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/schedule_RNIDC3V_0\[2\]/A  memory_controller_0/schedule_RNIDC3V_0\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/B  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/B  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIP5R91\[0\]/B  sdram_interface_0/init_counter_RNIP5R91\[0\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/A  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIOI1U9\[0\]/A  sdram_interface_0/init_counter_RNIOI1U9\[0\]/Y  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/A  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO_1/C  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[9\]/CLK  memory_controller_0/row_out\[9\]/Q  sdram_interface_0/address_RNO_2\[9\]/A  sdram_interface_0/address_RNO_2\[9\]/Y  sdram_interface_0/address_RNO_1\[9\]/C  sdram_interface_0/address_RNO_1\[9\]/Y  sdram_interface_0/address_RNO_0\[9\]/A  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ\[2\]/Y  sdram_interface_0/read_counter_RNO_3\[1\]/B  sdram_interface_0/read_counter_RNO_3\[1\]/Y  sdram_interface_0/read_counter_RNO_2\[1\]/C  sdram_interface_0/read_counter_RNO_2\[1\]/Y  sdram_interface_0/read_counter_RNO_0\[1\]/C  sdram_interface_0/read_counter_RNO_0\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/A  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_cycle_RNI7TP61_0/A  sdram_interface_0/read_cycle_RNI7TP61_0/Y  sdram_interface_0/read_cycle_RNIKPVP4/A  sdram_interface_0/read_cycle_RNIKPVP4/Y  sdram_interface_0/read_counter_RNI45D412\[3\]/A  sdram_interface_0/read_counter_RNI45D412\[3\]/Y  sdram_interface_0/address_RNO_0\[11\]/C  sdram_interface_0/address_RNO_0\[11\]/Y  sdram_interface_0/address_RNO\[11\]/A  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/pwr_up_hold_RNI04CF9/A  sdram_interface_0/pwr_up_hold_RNI04CF9/Y  sdram_interface_0/pwr_up_hold_RNI8NDHT8/B  sdram_interface_0/pwr_up_hold_RNI8NDHT8/Y  sdram_interface_0/ras_RNO_0/B  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/A  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V_0\[2\]/C  memory_controller_0/schedule_RNIDC3V_0\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/B  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/B  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/read_cycle_RNIP8GQ3/B  sdram_interface_0/read_cycle_RNIP8GQ3/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/B  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/init_counter_RNIOI1U9\[0\]/B  sdram_interface_0/init_counter_RNIOI1U9\[0\]/Y  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/A  sdram_interface_0/init_counter_RNI1G1CJ5\[0\]/Y  sdram_interface_0/cke_RNO_3/B  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO_1/C  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/busy_hold_RNIU82JC/B  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/read_prev/CLK  memory_controller_0/read_prev/Q  memory_controller_0/read_prev_RNIIS7F/B  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/schedule_RNIDC3V\[2\]/A  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/B  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c17/A  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_n21/B  write_address_traversal_0/current_count_n21/Y  write_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI_0/A  sdram_interface_0/busy_RNI0BKI_0/Y  sdram_interface_0/busy_RNIOP911/B  sdram_interface_0/busy_RNIOP911/Y  sdram_interface_0/write_cycle_RNILKA32/S  sdram_interface_0/write_cycle_RNILKA32/Y  sdram_interface_0/write_cycle_RNIDA1728/C  sdram_interface_0/write_cycle_RNIDA1728/Y  sdram_interface_0/address_RNO_2\[11\]/B  sdram_interface_0/address_RNO_2\[11\]/Y  sdram_interface_0/address_RNO_0\[11\]/A  sdram_interface_0/address_RNO_0\[11\]/Y  sdram_interface_0/address_RNO\[11\]/A  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  write_address_traversal_0/current_count_RNIG2A5\[15\]/B  write_address_traversal_0/current_count_RNIG2A5\[15\]/Y  write_address_traversal_0/current_count_c12_s_RNICHIA/A  write_address_traversal_0/current_count_c12_s_RNICHIA/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/A  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_240_iv_a3_0\[0\]/B  sdram_interface_0/address_cl_240_iv_a3_0\[0\]/Y  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/A  sdram_interface_0/address_cl_240_iv_1_tz\[0\]/Y  sdram_interface_0/address_cl_12_RNO_3\[0\]/B  sdram_interface_0/address_cl_12_RNO_3\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/A  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_n11/A  write_address_traversal_0/current_count_n11/Y  write_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_cycle/CLK  sdram_interface_0/read_cycle/Q  sdram_interface_0/read_cycle_RNI7TP61/B  sdram_interface_0/read_cycle_RNI7TP61/Y  sdram_interface_0/read_cycle_RNICJU25/C  sdram_interface_0/read_cycle_RNICJU25/Y  sdram_interface_0/read_cycle_RNIL3EN41/A  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  write_address_traversal_0/current_count_c4/B  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_0/B  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/busy_hold_RNO_0/A  memory_controller_0/busy_hold_RNO_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNI5NKCR\[3\]/A  sdram_interface_0/read_counter_RNI5NKCR\[3\]/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/C  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[15\]/CLK  write_address_traversal_0/current_count\[15\]/Q  write_address_traversal_0/current_count_RNIG2A5\[15\]/A  write_address_traversal_0/current_count_RNIG2A5\[15\]/Y  write_address_traversal_0/current_count_c12_s_RNICHIA/A  write_address_traversal_0/current_count_c12_s_RNICHIA/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/A  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_1/A  memory_controller_0/busy_hold_RNIP2L79_1/Y  memory_controller_0/busy_hold/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/A  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sdram_interface_0/busy_RNI0BKI/C  sdram_interface_0/busy_RNI0BKI/Y  sdram_interface_0/read_exit_RNIHQ8F1/C  sdram_interface_0/read_exit_RNIHQ8F1/Y  sdram_interface_0/read_exit_RNO/C  sdram_interface_0/read_exit_RNO/Y  sdram_interface_0/read_exit/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_counter_RNI9B423\[3\]/B  sdram_interface_0/write_counter_RNI9B423\[3\]/Y  sdram_interface_0/write_counter_RNI8PCI4\[1\]/B  sdram_interface_0/write_counter_RNI8PCI4\[1\]/Y  sdram_interface_0/weVAL_RNO/B  sdram_interface_0/weVAL_RNO/Y  sdram_interface_0/weVAL/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/B  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/Y  spi_mode_config_0/ss_b_RNO_3/B  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/row_out\[5\]/CLK  memory_controller_0/row_out\[5\]/Q  sdram_interface_0/address_RNO_5\[5\]/A  sdram_interface_0/address_RNO_5\[5\]/Y  sdram_interface_0/address_RNO_2\[5\]/C  sdram_interface_0/address_RNO_2\[5\]/Y  sdram_interface_0/address_RNO_0\[5\]/C  sdram_interface_0/address_RNO_0\[5\]/Y  sdram_interface_0/address_RNO\[5\]/A  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/B  sdram_interface_0/read_counter_RNIOL65U_0\[3\]/Y  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/B  sdram_interface_0/read_counter_RNIH6RBU1\[3\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/B  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[10\]/CLK  memory_controller_0/row_out\[10\]/Q  sdram_interface_0/address_RNO_3\[10\]/B  sdram_interface_0/address_RNO_3\[10\]/Y  sdram_interface_0/address_RNO_1\[10\]/C  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO_0\[10\]/A  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_exit/CLK  sdram_interface_0/read_exit/Q  sdram_interface_0/read_exit_RNIHQ8F1/B  sdram_interface_0/read_exit_RNIHQ8F1/Y  sdram_interface_0/read_exit_RNI6TFP4/A  sdram_interface_0/read_exit_RNI6TFP4/Y  sdram_interface_0/read_exit_RNI9GFKV/A  sdram_interface_0/read_exit_RNI9GFKV/Y  sdram_interface_0/read_cycle_RNIL3EN41/B  sdram_interface_0/read_cycle_RNIL3EN41/Y  sdram_interface_0/ras_RNO_5/A  sdram_interface_0/ras_RNO_5/Y  sdram_interface_0/ras_RNO_3/A  sdram_interface_0/ras_RNO_3/Y  sdram_interface_0/ras_RNO_1/C  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/ss_b_RNO_5/C  spi_mode_config_0/ss_b_RNO_5/Y  spi_mode_config_0/ss_b_RNO_3/C  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[19\]/B  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/B  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79/A  memory_controller_0/busy_hold_RNIP2L79/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNO\[9\]/A  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/B  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/Y  spi_mode_config_0/ss_b_RNO_1/C  spi_mode_config_0/ss_b_RNO_1/Y  spi_mode_config_0/ss_b_RNO/A  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c17/A  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_n20/A  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  write_address_traversal_0/current_count_c6_0/B  write_address_traversal_0/current_count_c6_0/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/row_out\[0\]/CLK  memory_controller_0/row_out\[0\]/Q  sdram_interface_0/address_RNO_3\[0\]/A  sdram_interface_0/address_RNO_3\[0\]/Y  sdram_interface_0/address_RNO_0\[0\]/B  sdram_interface_0/address_RNO_0\[0\]/Y  sdram_interface_0/address_RNO\[0\]/A  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[1\]/CLK  memory_controller_0/row_out\[1\]/Q  sdram_interface_0/address_RNO_3\[1\]/A  sdram_interface_0/address_RNO_3\[1\]/Y  sdram_interface_0/address_RNO_0\[1\]/B  sdram_interface_0/address_RNO_0\[1\]/Y  sdram_interface_0/address_RNO\[1\]/A  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[2\]/CLK  memory_controller_0/row_out\[2\]/Q  sdram_interface_0/address_RNO_3\[2\]/A  sdram_interface_0/address_RNO_3\[2\]/Y  sdram_interface_0/address_RNO_0\[2\]/B  sdram_interface_0/address_RNO_0\[2\]/Y  sdram_interface_0/address_RNO\[2\]/A  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[3\]/CLK  memory_controller_0/row_out\[3\]/Q  sdram_interface_0/address_RNO_3\[3\]/A  sdram_interface_0/address_RNO_3\[3\]/Y  sdram_interface_0/address_RNO_0\[3\]/B  sdram_interface_0/address_RNO_0\[3\]/Y  sdram_interface_0/address_RNO\[3\]/A  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[4\]/CLK  memory_controller_0/row_out\[4\]/Q  sdram_interface_0/address_RNO_3\[4\]/A  sdram_interface_0/address_RNO_3\[4\]/Y  sdram_interface_0/address_RNO_0\[4\]/B  sdram_interface_0/address_RNO_0\[4\]/Y  sdram_interface_0/address_RNO\[4\]/A  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[6\]/CLK  memory_controller_0/row_out\[6\]/Q  sdram_interface_0/address_RNO_3\[6\]/A  sdram_interface_0/address_RNO_3\[6\]/Y  sdram_interface_0/address_RNO_0\[6\]/B  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[7\]/CLK  memory_controller_0/row_out\[7\]/Q  sdram_interface_0/address_RNO_3\[7\]/A  sdram_interface_0/address_RNO_3\[7\]/Y  sdram_interface_0/address_RNO_0\[7\]/B  sdram_interface_0/address_RNO_0\[7\]/Y  sdram_interface_0/address_RNO\[7\]/A  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[8\]/CLK  memory_controller_0/row_out\[8\]/Q  sdram_interface_0/address_RNO_3\[8\]/A  sdram_interface_0/address_RNO_3\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/B  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  write_address_traversal_0/current_count_c12_s_RNICHIA/B  write_address_traversal_0/current_count_c12_s_RNICHIA/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/A  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/pwr_up_hold_RNI04CF9/B  sdram_interface_0/pwr_up_hold_RNI04CF9/Y  sdram_interface_0/pwr_up_hold_RNI8NDHT8/B  sdram_interface_0/pwr_up_hold_RNI8NDHT8/Y  sdram_interface_0/ras_RNO_0/B  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/A  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[11\]/CLK  memory_controller_0/row_out\[11\]/Q  sdram_interface_0/address_RNO_3\[11\]/A  sdram_interface_0/address_RNO_3\[11\]/Y  sdram_interface_0/address_RNO_0\[11\]/B  sdram_interface_0/address_RNO_0\[11\]/Y  sdram_interface_0/address_RNO\[11\]/A  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[12\]/CLK  memory_controller_0/row_out\[12\]/Q  sdram_interface_0/address_RNO_3\[12\]/A  sdram_interface_0/address_RNO_3\[12\]/Y  sdram_interface_0/address_RNO_0\[12\]/B  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[1\]/CLK  read_address_traversal_0/current_count\[1\]/Q  read_address_traversal_0/current_count_c1/A  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  read_address_traversal_0/current_count_RNILGG3\[2\]/C  read_address_traversal_0/current_count_RNILGG3\[2\]/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/C  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/A  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/B  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/Y  spi_mode_config_0/ss_b_RNO_3/B  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/B  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  read_address_traversal_0/current_count_c6_s/B  read_address_traversal_0/current_count_c6_s/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/A  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/B  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  write_address_traversal_0/current_count_RNI3ND7\[14\]/A  write_address_traversal_0/current_count_RNI3ND7\[14\]/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/B  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[3\]/CLK  orbit_control_0/cntr\[3\]/Q  orbit_control_0/cntr_RNIM5CL\[3\]/A  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[14\]/CLK  write_address_traversal_0/current_count\[14\]/Q  write_address_traversal_0/current_count_RNI3ND7\[14\]/B  write_address_traversal_0/current_count_RNI3ND7\[14\]/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/B  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNO\[11\]/B  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_3\[0\]/CLK  sdram_interface_0/address_cl_3\[0\]/Q  sdram_interface_0/address_cl_3_RNII1C67\[0\]/A  sdram_interface_0/address_cl_3_RNII1C67\[0\]/Y  sdram_interface_0/address_cl_3_RNIE4N2S1\[0\]/B  sdram_interface_0/address_cl_3_RNIE4N2S1\[0\]/Y  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/B  sdram_interface_0/address_cl_3_RNI3OF868\[0\]/Y  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/B  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/A  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  read_address_traversal_0/current_count_c6_s/A  read_address_traversal_0/current_count_c6_s/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/A  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNI5IR\[5\]/B  timestamp_0/TIMESTAMP_RNI5IR\[5\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/A  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  write_address_traversal_0/current_count_c6_0/A  write_address_traversal_0/current_count_c6_0/Y  write_address_traversal_0/current_count_c6/A  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIP5R91\[0\]/B  sdram_interface_0/init_counter_RNIP5R91\[0\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/A  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIOI1U9\[0\]/A  sdram_interface_0/init_counter_RNIOI1U9\[0\]/Y  sdram_interface_0/busy_RNO_1/C  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K_1/B  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/cmd_out_RNO\[0\]/A  memory_controller_0/cmd_out_RNO\[0\]/Y  memory_controller_0/cmd_out\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_12/B  sdram_interface_0/read_counter_5_I_12/Y  sdram_interface_0/read_cycle_RNIDQTN6/A  sdram_interface_0/read_cycle_RNIDQTN6/Y  sdram_interface_0/dread\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_4\[0\]/CLK  sdram_interface_0/address_cl_4\[0\]/Q  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/A  sdram_interface_0/address_cl_4_RNICOVN88\[0\]/Y  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/B  sdram_interface_0/address_cl_4_RNIJIP5D8\[0\]/Y  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/B  sdram_interface_0/address_cl_4_RNIJH42AA\[0\]/Y  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/B  sdram_interface_0/address_cl_4_RNIJGFU6C\[0\]/Y  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/B  sdram_interface_0/address_cl_4_RNI669TGK\[0\]/Y  sdram_interface_0/address_cl_4_RNO_1\[0\]/A  sdram_interface_0/address_cl_4_RNO_1\[0\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/B  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_5\[0\]/CLK  sdram_interface_0/address_cl_5\[0\]/Q  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/A  sdram_interface_0/address_cl_5_RNIEU5Q88\[0\]/Y  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/B  sdram_interface_0/address_cl_5_RNILOV7D8\[0\]/Y  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/B  sdram_interface_0/address_cl_5_RNILNA4AA\[0\]/Y  sdram_interface_0/address_cl_5_RNILML07C\[0\]/B  sdram_interface_0/address_cl_5_RNILML07C\[0\]/Y  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/B  sdram_interface_0/address_cl_5_RNIAIL1HK\[0\]/Y  sdram_interface_0/address_cl_5_RNO_1\[0\]/A  sdram_interface_0/address_cl_5_RNO_1\[0\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/B  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_6\[0\]/CLK  sdram_interface_0/address_cl_6\[0\]/Q  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/A  sdram_interface_0/address_cl_6_RNIG4CS88\[0\]/Y  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/B  sdram_interface_0/address_cl_6_RNINU5AD8\[0\]/Y  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/B  sdram_interface_0/address_cl_6_RNINTG6AA\[0\]/Y  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/B  sdram_interface_0/address_cl_6_RNINSR27C\[0\]/Y  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/B  sdram_interface_0/address_cl_6_RNIEU16HK\[0\]/Y  sdram_interface_0/address_cl_6_RNO_1\[0\]/A  sdram_interface_0/address_cl_6_RNO_1\[0\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/B  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_7\[0\]/CLK  sdram_interface_0/address_cl_7\[0\]/Q  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/A  sdram_interface_0/address_cl_7_RNIIAIU88\[0\]/Y  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/B  sdram_interface_0/address_cl_7_RNIP4CCD8\[0\]/Y  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/B  sdram_interface_0/address_cl_7_RNIP3N8AA\[0\]/Y  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/B  sdram_interface_0/address_cl_7_RNIP2257C\[0\]/Y  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/B  sdram_interface_0/address_cl_7_RNIIAEAHK\[0\]/Y  sdram_interface_0/address_cl_7_RNO_1\[0\]/A  sdram_interface_0/address_cl_7_RNO_1\[0\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/B  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_8\[0\]/CLK  sdram_interface_0/address_cl_8\[0\]/Q  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/A  sdram_interface_0/address_cl_8_RNIR27M48\[0\]/Y  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/B  sdram_interface_0/address_cl_8_RNI2T0498\[0\]/Y  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/B  sdram_interface_0/address_cl_8_RNI2SB06A\[0\]/Y  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/B  sdram_interface_0/address_cl_8_RNI2RMS2C\[0\]/Y  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/B  sdram_interface_0/address_cl_8_RNI4RNP8K\[0\]/Y  sdram_interface_0/address_cl_8_RNO_1\[0\]/A  sdram_interface_0/address_cl_8_RNO_1\[0\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/B  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_9\[0\]/CLK  sdram_interface_0/address_cl_9\[0\]/Q  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/A  sdram_interface_0/address_cl_9_RNIMMU288\[0\]/Y  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/B  sdram_interface_0/address_cl_9_RNITGOGC8\[0\]/Y  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/B  sdram_interface_0/address_cl_9_RNITF3D9A\[0\]/Y  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/B  sdram_interface_0/address_cl_9_RNITEE96C\[0\]/Y  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/B  sdram_interface_0/address_cl_9_RNIQ27JFK\[0\]/Y  sdram_interface_0/address_cl_9_RNO_1\[0\]/A  sdram_interface_0/address_cl_9_RNO_1\[0\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/B  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_10\[0\]/CLK  sdram_interface_0/address_cl_10\[0\]/Q  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/A  sdram_interface_0/address_cl_10_RNIDB9T38\[0\]/Y  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/B  sdram_interface_0/address_cl_10_RNIK53B88\[0\]/Y  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/B  sdram_interface_0/address_cl_10_RNIK4E75A\[0\]/Y  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/B  sdram_interface_0/address_cl_10_RNIK3P32C\[0\]/Y  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/B  sdram_interface_0/address_cl_10_RNI8CS77K\[0\]/Y  sdram_interface_0/address_cl_10_RNO_1\[0\]/A  sdram_interface_0/address_cl_10_RNO_1\[0\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/B  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_11\[0\]/CLK  sdram_interface_0/address_cl_11\[0\]/Q  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/A  sdram_interface_0/address_cl_11_RNI8V0A88\[0\]/Y  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/B  sdram_interface_0/address_cl_11_RNIFPQNC8\[0\]/Y  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/B  sdram_interface_0/address_cl_11_RNIFO5K9A\[0\]/Y  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/B  sdram_interface_0/address_cl_11_RNIFNGG6C\[0\]/Y  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/B  sdram_interface_0/address_cl_11_RNIUJB1GK\[0\]/Y  sdram_interface_0/address_cl_11_RNO_1\[0\]/A  sdram_interface_0/address_cl_11_RNO_1\[0\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/B  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  read_address_traversal_0/current_count_RNILGG3\[2\]/B  read_address_traversal_0/current_count_RNILGG3\[2\]/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/C  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNI5IR\[5\]/A  timestamp_0/TIMESTAMP_RNI5IR\[5\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/A  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIP5R91\[0\]/B  sdram_interface_0/init_counter_RNIP5R91\[0\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/A  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIOI1U9\[0\]/A  sdram_interface_0/init_counter_RNIOI1U9\[0\]/Y  sdram_interface_0/busy_RNO_2/C  sdram_interface_0/busy_RNO_2/Y  sdram_interface_0/busy_RNO_0/S  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNO_0/B  memory_controller_0/busy_hold_RNO_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n20/A  read_address_traversal_0/current_count_n20/Y  read_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[18\]/A  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  read_address_traversal_0/current_count_RNILGG3\[2\]/A  read_address_traversal_0/current_count_RNILGG3\[2\]/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/C  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/col_out\[0\]/CLK  memory_controller_0/col_out\[0\]/Q  sdram_interface_0/address_RNO_4\[0\]/A  sdram_interface_0/address_RNO_4\[0\]/Y  sdram_interface_0/address_RNO_1\[0\]/C  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[1\]/CLK  memory_controller_0/col_out\[1\]/Q  sdram_interface_0/address_RNO_4\[1\]/A  sdram_interface_0/address_RNO_4\[1\]/Y  sdram_interface_0/address_RNO_1\[1\]/C  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[2\]/CLK  memory_controller_0/col_out\[2\]/Q  sdram_interface_0/address_RNO_4\[2\]/A  sdram_interface_0/address_RNO_4\[2\]/Y  sdram_interface_0/address_RNO_1\[2\]/C  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[3\]/CLK  memory_controller_0/col_out\[3\]/Q  sdram_interface_0/address_RNO_4\[3\]/A  sdram_interface_0/address_RNO_4\[3\]/Y  sdram_interface_0/address_RNO_1\[3\]/C  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[4\]/CLK  memory_controller_0/col_out\[4\]/Q  sdram_interface_0/address_RNO_4\[4\]/A  sdram_interface_0/address_RNO_4\[4\]/Y  sdram_interface_0/address_RNO_1\[4\]/C  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[6\]/CLK  memory_controller_0/col_out\[6\]/Q  sdram_interface_0/address_RNO_4\[6\]/A  sdram_interface_0/address_RNO_4\[6\]/Y  sdram_interface_0/address_RNO_1\[6\]/C  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/col_out\[7\]/CLK  memory_controller_0/col_out\[7\]/Q  sdram_interface_0/address_RNO_4\[7\]/A  sdram_interface_0/address_RNO_4\[7\]/Y  sdram_interface_0/address_RNO_1\[7\]/C  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[8\]/CLK  memory_controller_0/row_out\[8\]/Q  sdram_interface_0/address_RNO_4\[8\]/A  sdram_interface_0/address_RNO_4\[8\]/Y  sdram_interface_0/address_RNO_1\[8\]/C  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[8\]/B  read_buffer_0/init_wait_RNIJJSM\[8\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/A  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/row_out\[5\]/CLK  memory_controller_0/row_out\[5\]/Q  sdram_interface_0/address_RNO_4\[5\]/A  sdram_interface_0/address_RNO_4\[5\]/Y  sdram_interface_0/address_RNO_1\[5\]/C  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/A  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/pwr_up_hold_RNI9TVD95/B  sdram_interface_0/pwr_up_hold_RNI9TVD95/Y  sdram_interface_0/cas_RNO_0/C  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl\[0\]/CLK  sdram_interface_0/address_cl\[0\]/Q  sdram_interface_0/address_cl_RNIOU5O2\[0\]/A  sdram_interface_0/address_cl_RNIOU5O2\[0\]/Y  sdram_interface_0/address_cl_RNI3U3CM1\[0\]/A  sdram_interface_0/address_cl_RNI3U3CM1\[0\]/Y  sdram_interface_0/address_cl_RNIOHSH08\[0\]/B  sdram_interface_0/address_cl_RNIOHSH08\[0\]/Y  sdram_interface_0/address_cl_RNID2D338\[0\]/B  sdram_interface_0/address_cl_RNID2D338\[0\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/A  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_1\[0\]/CLK  sdram_interface_0/address_cl_1\[0\]/Q  sdram_interface_0/address_cl_1_RNI82PH2\[0\]/A  sdram_interface_0/address_cl_1_RNI82PH2\[0\]/Y  sdram_interface_0/address_cl_1_RNIJ1N5M1\[0\]/A  sdram_interface_0/address_cl_1_RNIJ1N5M1\[0\]/Y  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/B  sdram_interface_0/address_cl_1_RNI8LFB08\[0\]/Y  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/B  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/A  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/A  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_2\[0\]/CLK  sdram_interface_0/address_cl_2\[0\]/Q  sdram_interface_0/address_cl_2_RNI95SI2\[0\]/A  sdram_interface_0/address_cl_2_RNI95SI2\[0\]/Y  sdram_interface_0/address_cl_2_RNIK4Q6M1\[0\]/A  sdram_interface_0/address_cl_2_RNIK4Q6M1\[0\]/Y  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/B  sdram_interface_0/address_cl_2_RNI9OIC08\[0\]/Y  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/B  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/A  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/A  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/pwr_up_hold_RNI04CF9/A  sdram_interface_0/pwr_up_hold_RNI04CF9/Y  sdram_interface_0/cas_RNO_0/A  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/pwr_up_hold_RNI1J5G9E/C  sdram_interface_0/pwr_up_hold_RNI1J5G9E/Y  sdram_interface_0/address_RNO_1\[5\]/A  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[10\]/CLK  memory_controller_0/row_out\[10\]/Q  sdram_interface_0/address_RNO_2\[10\]/B  sdram_interface_0/address_RNO_2\[10\]/Y  sdram_interface_0/address_RNO_0\[10\]/C  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/read_counter_5_I_1/B  sdram_interface_0/read_counter_5_I_1/Y  sdram_interface_0/read_counter_5_I_12/B  sdram_interface_0/read_counter_5_I_12/Y  sdram_interface_0/dread_cl_1_RNO_0\[0\]/A  sdram_interface_0/dread_cl_1_RNO_0\[0\]/Y  sdram_interface_0/dread_cl_1_RNO\[0\]/A  sdram_interface_0/dread_cl_1_RNO\[0\]/Y  sdram_interface_0/dread_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_n10/B  write_address_traversal_0/current_count_n10/Y  write_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/col_out\[5\]/CLK  memory_controller_0/col_out\[5\]/Q  sdram_interface_0/address_RNO_3\[5\]/A  sdram_interface_0/address_RNO_3\[5\]/Y  sdram_interface_0/address_RNO_1\[5\]/B  sdram_interface_0/address_RNO_1\[5\]/Y  sdram_interface_0/address_RNO\[5\]/C  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNO\[10\]/A  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_c9/B  read_address_traversal_0/current_count_c9/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n14/A  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[8\]/A  read_buffer_0/init_wait_RNIJJSM\[8\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/A  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/B  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/col_out\[5\]/CLK  memory_controller_0/col_out\[5\]/Q  sdram_interface_0/address_RNO_2\[5\]/A  sdram_interface_0/address_RNO_2\[5\]/Y  sdram_interface_0/address_RNO_0\[5\]/C  sdram_interface_0/address_RNO_0\[5\]/Y  sdram_interface_0/address_RNO\[5\]/A  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c17/A  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_n19/B  write_address_traversal_0/current_count_n19/Y  write_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/A  timestamp_0/TIMESTAMP_RNIL5SL2\[15\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  read_address_traversal_0/current_count_RNIUCAE\[15\]/C  read_address_traversal_0/current_count_RNIUCAE\[15\]/Y  read_address_traversal_0/current_count_RNIAUER\[10\]/C  read_address_traversal_0/current_count_RNIAUER\[10\]/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/B  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI9P9K/A  memory_controller_0/busy_hold_RNI9P9K/Y  memory_controller_0/busy_hold_RNIP2L79/C  memory_controller_0/busy_hold_RNIP2L79/Y  memory_controller_0/cmd_out\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNO\[8\]/A  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/ss_b_RNO_2/B  spi_mode_config_0/ss_b_RNO_2/Y  spi_mode_config_0/ss_b_RNO/B  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIP5R91\[0\]/B  sdram_interface_0/init_counter_RNIP5R91\[0\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/A  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIOI1U9\[0\]/A  sdram_interface_0/init_counter_RNIOI1U9\[0\]/Y  sdram_interface_0/cas_RNO_0/B  sdram_interface_0/cas_RNO_0/Y  sdram_interface_0/cas_RNO/A  sdram_interface_0/cas_RNO/Y  sdram_interface_0/cas/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8/A  sdram_interface_0/pwr_up_hold_RNI8J12K8/Y  sdram_interface_0/pwr_up_hold_RNI8NDHT8/A  sdram_interface_0/pwr_up_hold_RNI8NDHT8/Y  sdram_interface_0/ras_RNO_0/B  sdram_interface_0/ras_RNO_0/Y  sdram_interface_0/ras_RNO/A  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  read_address_traversal_0/current_count_RNIOAB2\[7\]/B  read_address_traversal_0/current_count_RNIOAB2\[7\]/Y  read_address_traversal_0/current_count_RNI7VFF\[14\]/C  read_address_traversal_0/current_count_RNI7VFF\[14\]/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/A  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/cke_RNO_4/B  sdram_interface_0/cke_RNO_4/Y  sdram_interface_0/cke_RNO_2/C  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_n19/B  read_address_traversal_0/current_count_n19/Y  read_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[15\]/CLK  read_address_traversal_0/current_count\[15\]/Q  read_address_traversal_0/current_count_RNIUCAE\[15\]/B  read_address_traversal_0/current_count_RNIUCAE\[15\]/Y  read_address_traversal_0/current_count_RNIAUER\[10\]/C  read_address_traversal_0/current_count_RNIAUER\[10\]/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/B  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNO\[2\]/B  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/schedule_RNIJUGU\[2\]/B  memory_controller_0/schedule_RNIJUGU\[2\]/Y  memory_controller_0/write_count_RNO\[0\]/B  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/A  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_c9/B  read_address_traversal_0/current_count_c9/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_n13/B  read_address_traversal_0/current_count_n13/Y  read_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNIDS5J3\[3\]/B  sdram_interface_0/read_counter_RNIDS5J3\[3\]/Y  sdram_interface_0/read_counter_RNIDRGF02\[3\]/A  sdram_interface_0/read_counter_RNIDRGF02\[3\]/Y  sdram_interface_0/read_exit_RNI0PPCV3/A  sdram_interface_0/read_exit_RNI0PPCV3/Y  sdram_interface_0/ras_RNO_1/B  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNO\[7\]/B  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  read_address_traversal_0/current_count_RNIOAB2\[7\]/A  read_address_traversal_0/current_count_RNIOAB2\[7\]/Y  read_address_traversal_0/current_count_RNI7VFF\[14\]/C  read_address_traversal_0/current_count_RNI7VFF\[14\]/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/A  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  read_address_traversal_0/current_count_RNIUCAE\[15\]/A  read_address_traversal_0/current_count_RNIUCAE\[15\]/Y  read_address_traversal_0/current_count_RNIAUER\[10\]/C  read_address_traversal_0/current_count_RNIAUER\[10\]/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/B  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNITTSO\[1\]/B  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNITTSO\[1\]/B  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNI02234\[0\]/B  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNICODF\[15\]/B  sdram_interface_0/dread_RNICODF\[15\]/Y  read_buffer_0/buffer_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIBNDF\[14\]/B  sdram_interface_0/dread_RNIBNDF\[14\]/Y  read_buffer_0/buffer_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIAMDF\[13\]/B  sdram_interface_0/dread_RNIAMDF\[13\]/Y  read_buffer_0/buffer_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI9LDF\[12\]/B  sdram_interface_0/dread_RNI9LDF\[12\]/Y  read_buffer_0/buffer_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI8KDF\[11\]/B  sdram_interface_0/dread_RNI8KDF\[11\]/Y  read_buffer_0/buffer_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI7JDF\[10\]/B  sdram_interface_0/dread_RNI7JDF\[10\]/Y  read_buffer_0/buffer_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIVPHJ\[9\]/B  sdram_interface_0/dread_RNIVPHJ\[9\]/Y  read_buffer_0/buffer_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIUOHJ\[8\]/B  sdram_interface_0/dread_RNIUOHJ\[8\]/Y  read_buffer_0/buffer_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNITNHJ\[7\]/B  sdram_interface_0/dread_RNITNHJ\[7\]/Y  read_buffer_0/buffer_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNISMHJ\[6\]/B  sdram_interface_0/dread_RNISMHJ\[6\]/Y  read_buffer_0/buffer_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIRLHJ\[5\]/B  sdram_interface_0/dread_RNIRLHJ\[5\]/Y  read_buffer_0/buffer_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIQKHJ\[4\]/B  sdram_interface_0/dread_RNIQKHJ\[4\]/Y  read_buffer_0/buffer_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIPJHJ\[3\]/B  sdram_interface_0/dread_RNIPJHJ\[3\]/Y  read_buffer_0/buffer_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIOIHJ\[2\]/B  sdram_interface_0/dread_RNIOIHJ\[2\]/Y  read_buffer_0/buffer_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNINHHJ\[1\]/B  sdram_interface_0/dread_RNINHHJ\[1\]/Y  read_buffer_0/buffer_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIMGHJ\[0\]/B  sdram_interface_0/dread_RNIMGHJ\[0\]/Y  read_buffer_0/buffer_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNICODF\[15\]/B  sdram_interface_0/dread_RNICODF\[15\]/Y  read_buffer_0/buffer_a\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIBNDF\[14\]/B  sdram_interface_0/dread_RNIBNDF\[14\]/Y  read_buffer_0/buffer_a\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIAMDF\[13\]/B  sdram_interface_0/dread_RNIAMDF\[13\]/Y  read_buffer_0/buffer_a\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI9LDF\[12\]/B  sdram_interface_0/dread_RNI9LDF\[12\]/Y  read_buffer_0/buffer_a\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI8KDF\[11\]/B  sdram_interface_0/dread_RNI8KDF\[11\]/Y  read_buffer_0/buffer_a\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNI7JDF\[10\]/B  sdram_interface_0/dread_RNI7JDF\[10\]/Y  read_buffer_0/buffer_a\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIVPHJ\[9\]/B  sdram_interface_0/dread_RNIVPHJ\[9\]/Y  read_buffer_0/buffer_a\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIUOHJ\[8\]/B  sdram_interface_0/dread_RNIUOHJ\[8\]/Y  read_buffer_0/buffer_a\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNITNHJ\[7\]/B  sdram_interface_0/dread_RNITNHJ\[7\]/Y  read_buffer_0/buffer_a\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNISMHJ\[6\]/B  sdram_interface_0/dread_RNISMHJ\[6\]/Y  read_buffer_0/buffer_a\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIRLHJ\[5\]/B  sdram_interface_0/dread_RNIRLHJ\[5\]/Y  read_buffer_0/buffer_a\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIQKHJ\[4\]/B  sdram_interface_0/dread_RNIQKHJ\[4\]/Y  read_buffer_0/buffer_a\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIPJHJ\[3\]/B  sdram_interface_0/dread_RNIPJHJ\[3\]/Y  read_buffer_0/buffer_a\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIOIHJ\[2\]/B  sdram_interface_0/dread_RNIOIHJ\[2\]/Y  read_buffer_0/buffer_a\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNINHHJ\[1\]/B  sdram_interface_0/dread_RNINHHJ\[1\]/Y  read_buffer_0/buffer_a\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_RNIMGHJ\[0\]/B  sdram_interface_0/dread_RNIMGHJ\[0\]/Y  read_buffer_0/buffer_a\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[4\]/CLK  orbit_control_0/cntr\[4\]/Q  orbit_control_0/cntr_RNIM9NQ\[4\]/A  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/B  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNO\[17\]/B  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/B  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c8/B  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_n9/A  write_address_traversal_0/current_count_n9/Y  write_address_traversal_0/current_count\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/pwr_up_hold_RNI04CF9/A  sdram_interface_0/pwr_up_hold_RNI04CF9/Y  sdram_interface_0/write_cycle_RNIPT83S3/B  sdram_interface_0/write_cycle_RNIPT83S3/Y  sdram_interface_0/ba0/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/pwr_up_hold_RNI04CF9/A  sdram_interface_0/pwr_up_hold_RNI04CF9/Y  sdram_interface_0/ba0_RNO/B  sdram_interface_0/ba0_RNO/Y  sdram_interface_0/ba0/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr_RNO\[0\]/B  spi_mode_config_0/rst_cntr_RNO\[0\]/Y  spi_mode_config_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79/B  memory_controller_0/busy_hold_RNIP2L79/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_c17/A  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_n18/A  write_address_traversal_0/current_count_n18/Y  write_address_traversal_0/current_count\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI9P9K_0/A  memory_controller_0/busy_hold_RNI9P9K_0/Y  memory_controller_0/write_count_RNIRQV22\[2\]/B  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/C  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/C  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/C  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[10\]/A  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/next_read_RNO/A  memory_controller_0/next_read_RNO/Y  memory_controller_0/next_read/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/A  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/A  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/byte_out_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/A  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/start_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79/B  memory_controller_0/busy_hold_RNIP2L79/Y  memory_controller_0/cmd_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/schedule_RNIU7L47\[2\]/C  memory_controller_0/schedule_RNIU7L47\[2\]/Y  memory_controller_0/cmd_out_RNO\[0\]/B  memory_controller_0/cmd_out_RNO\[0\]/Y  memory_controller_0/cmd_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/col_out\[8\]/CLK  memory_controller_0/col_out\[8\]/Q  sdram_interface_0/address_RNO_1\[8\]/A  sdram_interface_0/address_RNO_1\[8\]/Y  sdram_interface_0/address_RNO\[8\]/B  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[0\]/CLK  memory_controller_0/row_out\[0\]/Q  sdram_interface_0/address_RNO_1\[0\]/A  sdram_interface_0/address_RNO_1\[0\]/Y  sdram_interface_0/address_RNO\[0\]/B  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[1\]/CLK  memory_controller_0/row_out\[1\]/Q  sdram_interface_0/address_RNO_1\[1\]/A  sdram_interface_0/address_RNO_1\[1\]/Y  sdram_interface_0/address_RNO\[1\]/B  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[2\]/CLK  memory_controller_0/row_out\[2\]/Q  sdram_interface_0/address_RNO_1\[2\]/A  sdram_interface_0/address_RNO_1\[2\]/Y  sdram_interface_0/address_RNO\[2\]/B  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[3\]/CLK  memory_controller_0/row_out\[3\]/Q  sdram_interface_0/address_RNO_1\[3\]/A  sdram_interface_0/address_RNO_1\[3\]/Y  sdram_interface_0/address_RNO\[3\]/B  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[4\]/CLK  memory_controller_0/row_out\[4\]/Q  sdram_interface_0/address_RNO_1\[4\]/A  sdram_interface_0/address_RNO_1\[4\]/Y  sdram_interface_0/address_RNO\[4\]/B  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[6\]/CLK  memory_controller_0/row_out\[6\]/Q  sdram_interface_0/address_RNO_1\[6\]/A  sdram_interface_0/address_RNO_1\[6\]/Y  sdram_interface_0/address_RNO\[6\]/B  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[7\]/CLK  memory_controller_0/row_out\[7\]/Q  sdram_interface_0/address_RNO_1\[7\]/A  sdram_interface_0/address_RNO_1\[7\]/Y  sdram_interface_0/address_RNO\[7\]/B  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/pwr_up_hold_RNI04CF9/A  sdram_interface_0/pwr_up_hold_RNI04CF9/Y  sdram_interface_0/address_RNO\[10\]/C  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[11\]/CLK  memory_controller_0/row_out\[11\]/Q  sdram_interface_0/address_RNO_1\[11\]/A  sdram_interface_0/address_RNO_1\[11\]/Y  sdram_interface_0/address_RNO\[11\]/B  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/row_out\[12\]/CLK  memory_controller_0/row_out\[12\]/Q  sdram_interface_0/address_RNO_1\[12\]/A  sdram_interface_0/address_RNO_1\[12\]/Y  sdram_interface_0/address_RNO\[12\]/B  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/C  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/C  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/C  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[9\]/B  spi_mode_config_0/rst_cntr_RNO\[9\]/Y  spi_mode_config_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[4\]/CLK  spi_mode_config_0/rst_cntr\[4\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/C  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIOTVJ2\[4\]/A  memory_controller_0/schedule_RNIOTVJ2\[4\]/Y  memory_controller_0/schedule_RNO\[4\]/B  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[2\]/CLK  spi_mode_config_0/rst_cntr\[2\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/C  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/C  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/C  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/C  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[10\]/A  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/init_counter_RNIE0017\[3\]/S  sdram_interface_0/init_counter_RNIE0017\[3\]/Y  sdram_interface_0/init_counter_RNO\[3\]/B  sdram_interface_0/init_counter_RNO\[3\]/Y  sdram_interface_0/init_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNI942C2\[6\]/B  memory_controller_0/schedule_RNI942C2\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIA52C2\[7\]/B  memory_controller_0/schedule_RNIA52C2\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[3\]/A  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIOTVJ2\[4\]/A  memory_controller_0/schedule_RNIOTVJ2\[4\]/Y  memory_controller_0/schedule_RNO\[2\]/A  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[2\]/CLK  spi_mode_config_0/rst_cntr\[2\]/Q  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/C  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/A  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/C  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNI9MR\[7\]/B  timestamp_0/TIMESTAMP_RNI9MR\[7\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/A  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/pwr_up_hold_RNI04CF9/A  sdram_interface_0/pwr_up_hold_RNI04CF9/Y  sdram_interface_0/ba1_RNO/B  sdram_interface_0/ba1_RNO/Y  sdram_interface_0/ba1/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[1\]/CLK  spi_mode_config_0/rst_cntr\[1\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/A  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/C  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/C  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/C  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[10\]/A  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI1RD12\[2\]/A  sdram_interface_0/read_counter_RNI1RD12\[2\]/Y  sdram_interface_0/ras_RNO_2/C  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_n18/A  read_address_traversal_0/current_count_n18/Y  read_address_traversal_0/current_count\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO_1\[12\]/B  orbit_control_0/cntr_RNO_1\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/C  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNISSSO\[0\]/A  read_buffer_0/init_stage_RNISSSO\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/C  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/A  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/A  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/A  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_4_RNO_0\[0\]/A  sdram_interface_0/address_cl_4_RNO_0\[0\]/Y  sdram_interface_0/address_cl_4_RNO\[0\]/B  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_10_RNO_0\[0\]/A  sdram_interface_0/address_cl_10_RNO_0\[0\]/Y  sdram_interface_0/address_cl_10_RNO\[0\]/B  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_8_RNO_0\[0\]/A  sdram_interface_0/address_cl_8_RNO_0\[0\]/Y  sdram_interface_0/address_cl_8_RNO\[0\]/B  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/A  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_5_RNO_0\[0\]/A  sdram_interface_0/address_cl_5_RNO_0\[0\]/Y  sdram_interface_0/address_cl_5_RNO\[0\]/B  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_7_RNO_0\[0\]/A  sdram_interface_0/address_cl_7_RNO_0\[0\]/Y  sdram_interface_0/address_cl_7_RNO\[0\]/B  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_11_RNO_0\[0\]/A  sdram_interface_0/address_cl_11_RNO_0\[0\]/Y  sdram_interface_0/address_cl_11_RNO\[0\]/B  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_9_RNO_0\[0\]/A  sdram_interface_0/address_cl_9_RNO_0\[0\]/Y  sdram_interface_0/address_cl_9_RNO\[0\]/B  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_6_RNO_0\[0\]/A  sdram_interface_0/address_cl_6_RNO_0\[0\]/Y  sdram_interface_0/address_cl_6_RNO\[0\]/B  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/B  sdram_interface_0/init_counter_RNIIBMJ2\[1\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/A  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_c9/B  read_address_traversal_0/current_count_c9/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_n12/A  read_address_traversal_0/current_count_n12/Y  read_address_traversal_0/current_count\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNI9MR\[7\]/A  timestamp_0/TIMESTAMP_RNI9MR\[7\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/A  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNIFG94\[9\]/A  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNII7SC2\[2\]/C  memory_controller_0/schedule_RNII7SC2\[2\]/Y  memory_controller_0/busy_hold_RNIU82JC/A  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[3\]/CLK  spi_mode_config_0/rst_cntr\[3\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/A  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNI942C2\[6\]/B  memory_controller_0/schedule_RNI942C2\[6\]/Y  memory_controller_0/schedule_RNO\[6\]/B  memory_controller_0/schedule_RNO\[6\]/Y  memory_controller_0/schedule\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/C  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIA52C2\[7\]/B  memory_controller_0/schedule_RNIA52C2\[7\]/Y  memory_controller_0/schedule_RNO\[7\]/B  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  write_address_traversal_0/current_count_c8_0/B  write_address_traversal_0/current_count_c8_0/Y  write_address_traversal_0/current_count_c8/A  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNO\[16\]/A  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/ss_b_RNO_0/B  spi_mode_config_0/ss_b_RNO_0/Y  spi_mode_config_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[1\]/CLK  spi_mode_config_0/rst_cntr\[1\]/Q  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/A  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/A  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  read_address_traversal_0/current_count_RNIAUER\[10\]/B  read_address_traversal_0/current_count_RNIAUER\[10\]/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/B  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/read_cmd_RNO_1/A  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO/A  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNIVCIA\[2\]/S  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/B  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIVMOF1\[2\]/B  sdram_interface_0/read_counter_RNIVMOF1\[2\]/Y  sdram_interface_0/cke_RNO_2/B  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/C  sdram_interface_0/pwr_up_hold_RNIDSQ7CN/Y  sdram_interface_0/write_cycle_RNI6RUUQ31/C  sdram_interface_0/write_cycle_RNI6RUUQ31/Y  sdram_interface_0/we/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  memory_controller_0/next_read_RNO/B  memory_controller_0/next_read_RNO/Y  memory_controller_0/next_read/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  read_address_traversal_0/current_count_RNIAUER\[10\]/A  read_address_traversal_0/current_count_RNIAUER\[10\]/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/B  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  write_address_traversal_0/current_count_c8_0/A  write_address_traversal_0/current_count_c8_0/Y  write_address_traversal_0/current_count_c8/A  write_address_traversal_0/current_count_c8/Y  write_address_traversal_0/current_count_c10/B  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[7\]/Y  timestamp_0/TIMESTAMP_RNO\[9\]/A  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/B  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_12\[0\]/CLK  sdram_interface_0/address_cl_12\[0\]/Q  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/A  sdram_interface_0/address_cl_12_RNIA57C88\[0\]/Y  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/B  sdram_interface_0/address_cl_12_RNI1F68B9\[0\]/Y  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/A  sdram_interface_0/address_cl_12_RNIHUBM9A\[0\]/Y  sdram_interface_0/address_cl_12_RNO_2\[0\]/B  sdram_interface_0/address_cl_12_RNO_2\[0\]/Y  sdram_interface_0/address_cl_12_RNO_0\[0\]/B  sdram_interface_0/address_cl_12_RNO_0\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/B  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNI9R1S\[17\]/B  timestamp_0/TIMESTAMP_RNI9R1S\[17\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/A  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_n8/B  write_address_traversal_0/current_count_n8/Y  write_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIT395\[0\]/A  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNIVCIA\[2\]/S  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/B  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_n16/A  write_address_traversal_0/current_count_n16/Y  write_address_traversal_0/current_count\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_n17/A  write_address_traversal_0/current_count_n17/Y  write_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNO\[6\]/B  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI1FIA\[3\]/S  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/A  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNI1RD12_0\[2\]/A  sdram_interface_0/read_counter_RNI1RD12_0\[2\]/Y  sdram_interface_0/read_counter_RNO_1\[1\]/A  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G\[2\]/B  memory_controller_0/write_count_RNIV25G\[2\]/Y  memory_controller_0/write_count_RNIRQV22\[2\]/A  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[7\]/CLK  spi_mode_config_0/rst_cntr\[7\]/Q  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/B  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/A  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[7\]/CLK  spi_mode_config_0/rst_cntr\[7\]/Q  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/B  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/A  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/byte_out_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[7\]/CLK  spi_mode_config_0/rst_cntr\[7\]/Q  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/B  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/A  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/byte_out_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/A  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  read_address_traversal_0/current_count_RNI7VFF\[14\]/B  read_address_traversal_0/current_count_RNI7VFF\[14\]/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/A  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_exit/CLK  sdram_interface_0/write_exit/Q  sdram_interface_0/write_exit_RNI05OG1/A  sdram_interface_0/write_exit_RNI05OG1/Y  sdram_interface_0/write_exit_RNIO7OQ3/A  sdram_interface_0/write_exit_RNIO7OQ3/Y  sdram_interface_0/busy_RNO_3/C  sdram_interface_0/busy_RNO_3/Y  sdram_interface_0/busy_RNO_1/A  sdram_interface_0/busy_RNO_1/Y  sdram_interface_0/busy_RNO_0/A  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_stage_RNI574I2\[1\]/A  read_buffer_0/init_stage_RNI574I2\[1\]/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/C  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c2/A  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c3/A  read_address_traversal_0/current_count_c3/Y  read_address_traversal_0/current_count_c4/A  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_n6/B  read_address_traversal_0/current_count_n6/Y  read_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  read_address_traversal_0/current_count_RNI7VFF\[14\]/A  read_address_traversal_0/current_count_RNI7VFF\[14\]/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/A  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_c17/B  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c2/A  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c3/A  read_address_traversal_0/current_count_c3/Y  read_address_traversal_0/current_count_c4/A  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_RNO\[15\]/A  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[5\]/CLK  orbit_control_0/cntr\[5\]/Q  orbit_control_0/cntr_RNINE201\[5\]/A  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/byte_out_b_RNO\[6\]/A  spi_mode_config_0/byte_out_b_RNO\[6\]/Y  spi_mode_config_0/byte_out_b\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/byte_out_b_RNO\[1\]/A  spi_mode_config_0/byte_out_b_RNO\[1\]/Y  spi_mode_config_0/byte_out_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/state_b_RNO\[1\]/A  spi_mode_config_0/state_b_RNO\[1\]/Y  spi_mode_config_0/state_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/byte_out_b_RNO\[7\]/A  spi_mode_config_0/byte_out_b_RNO\[7\]/Y  spi_mode_config_0/byte_out_b\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/byte_out_b_RNO\[3\]/A  spi_mode_config_0/byte_out_b_RNO\[3\]/Y  spi_mode_config_0/byte_out_b\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/byte_out_b_RNO\[2\]/A  spi_mode_config_0/byte_out_b_RNO\[2\]/Y  spi_mode_config_0/byte_out_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/byte_out_b_RNO\[0\]/A  spi_mode_config_0/byte_out_b_RNO\[0\]/Y  spi_mode_config_0/byte_out_b\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI5JIA\[5\]/S  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNIQ0D41\[4\]/C  memory_controller_0/schedule_RNIQ0D41\[4\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/B  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNIP5R91\[0\]/B  sdram_interface_0/init_counter_RNIP5R91\[0\]/Y  sdram_interface_0/init_counter_RNIAQB23\[0\]/A  sdram_interface_0/init_counter_RNIAQB23\[0\]/Y  sdram_interface_0/init_counter_RNIOI1U9\[0\]/A  sdram_interface_0/init_counter_RNIOI1U9\[0\]/Y  sdram_interface_0/pwr_up_hold_RNO/B  sdram_interface_0/pwr_up_hold_RNO/Y  sdram_interface_0/pwr_up_hold/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[2\]/A  memory_controller_0/write_count_RNIV25G\[2\]/Y  memory_controller_0/write_count_RNIRQV22\[2\]/A  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/C  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/C  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/C  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/C  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/byte_out_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/C  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/byte_out_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/C  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/byte_out_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/C  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/byte_out_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/start_b_RNO/B  spi_mode_config_0/start_b_RNO/Y  spi_mode_config_0/start_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/state_b_RNO\[2\]/B  spi_mode_config_0/state_b_RNO\[2\]/Y  spi_mode_config_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/byte_out_b_RNO\[5\]/B  spi_mode_config_0/byte_out_b_RNO\[5\]/Y  spi_mode_config_0/byte_out_b\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/byte_out_b_RNO\[4\]/B  spi_mode_config_0/byte_out_b_RNO\[4\]/Y  spi_mode_config_0/byte_out_b\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/write_count_RNIV25G\[2\]/C  memory_controller_0/write_count_RNIV25G\[2\]/Y  memory_controller_0/write_count_RNIRQV22\[2\]/A  memory_controller_0/write_count_RNIRQV22\[2\]/Y  memory_controller_0/un1_write_count_I_1/B  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[1\]/C  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[2\]/C  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[3\]/C  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[4\]/C  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[5\]/C  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[6\]/C  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[7\]/C  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[8\]/C  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[9\]/C  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[10\]/C  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[11\]/C  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI3HIA\[4\]/S  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNIQ0D41\[4\]/B  memory_controller_0/schedule_RNIQ0D41\[4\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/B  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNI9R1S\[17\]/A  timestamp_0/TIMESTAMP_RNI9R1S\[17\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/A  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNI1RD12\[2\]/B  sdram_interface_0/read_counter_RNI1RD12\[2\]/Y  sdram_interface_0/ras_RNO_2/C  sdram_interface_0/ras_RNO_2/Y  sdram_interface_0/ras_RNO_1/A  sdram_interface_0/ras_RNO_1/Y  sdram_interface_0/ras_RNO/B  sdram_interface_0/ras_RNO/Y  sdram_interface_0/ras/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI942M\[9\]/A  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI3HIA\[4\]/S  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNIQ0D41_0\[4\]/A  memory_controller_0/schedule_RNIQ0D41_0\[4\]/Y  memory_controller_0/schedule_RNIA52C2\[7\]/A  memory_controller_0/schedule_RNIA52C2\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI3HIA\[4\]/S  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNIQ0D41_0\[4\]/A  memory_controller_0/schedule_RNIQ0D41_0\[4\]/Y  memory_controller_0/schedule_RNI942C2\[6\]/A  memory_controller_0/schedule_RNI942C2\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  write_address_traversal_0/current_count_c16_0/A  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_c17/B  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[9\]/CLK  spi_mode_config_0/rst_cntr\[9\]/Q  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/C  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/A  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/state_b_RNO\[0\]/B  spi_mode_config_0/state_b_RNO\[0\]/Y  spi_mode_config_0/state_b\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI1FIA\[3\]/S  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNIIOC41\[2\]/C  memory_controller_0/schedule_RNIIOC41\[2\]/Y  memory_controller_0/schedule_RNIENQU1\[3\]/A  memory_controller_0/schedule_RNIENQU1\[3\]/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G_0\[2\]/B  memory_controller_0/write_count_RNIV25G_0\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/B  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_n17/B  read_address_traversal_0/current_count_n17/Y  read_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G_0\[2\]/C  memory_controller_0/write_count_RNIV25G_0\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/B  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G\[2\]/B  memory_controller_0/write_count_RNIV25G\[2\]/Y  memory_controller_0/write_count_RNII1ME1\[2\]/A  memory_controller_0/write_count_RNII1ME1\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_2/B  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/C  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[8\]/B  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO\[0\]/A  orbit_control_0/cntr_RNO\[0\]/Y  orbit_control_0/cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_c9/B  read_address_traversal_0/current_count_c9/Y  read_address_traversal_0/current_count_n11/B  read_address_traversal_0/current_count_n11/Y  read_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/ba_out\[1\]/CLK  memory_controller_0/ba_out\[1\]/Q  sdram_interface_0/ba1_RNO/A  sdram_interface_0/ba1_RNO/Y  sdram_interface_0/ba1/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI5JIA\[5\]/S  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNIQ0D41_0\[4\]/B  memory_controller_0/schedule_RNIQ0D41_0\[4\]/Y  memory_controller_0/schedule_RNIA52C2\[7\]/A  memory_controller_0/schedule_RNIA52C2\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_c12_s/B  write_address_traversal_0/current_count_c12_s/Y  write_address_traversal_0/current_count_c12_s_RNICHIA/C  write_address_traversal_0/current_count_c12_s_RNICHIA/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/A  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_c16_0/B  write_address_traversal_0/current_count_c16_0/Y  write_address_traversal_0/current_count_n17/B  write_address_traversal_0/current_count_n17/Y  write_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNI99SM\[2\]/B  read_buffer_0/init_wait_RNI99SM\[2\]/Y  read_buffer_0/init_wait_RNIMMOD1\[4\]/B  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/A  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/C  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/C  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNO\[8\]/A  spi_mode_config_0/rst_cntr_RNO\[8\]/Y  spi_mode_config_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/C  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99SM\[2\]/A  read_buffer_0/init_wait_RNI99SM\[2\]/Y  read_buffer_0/init_wait_RNIMMOD1\[4\]/B  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/A  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/row_out\[9\]/CLK  memory_controller_0/row_out\[9\]/Q  sdram_interface_0/address_RNO\[9\]/A  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/A  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNISC3S6/C  sdram_interface_0/pwr_up_hold_RNISC3S6/Y  sdram_interface_0/dqml_RNO_7/B  sdram_interface_0/dqml_RNO_7/Y  sdram_interface_0/dqml_RNO_4/C  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_c6/B  write_address_traversal_0/current_count_c6/Y  write_address_traversal_0/current_count_n7/A  write_address_traversal_0/current_count_n7/Y  write_address_traversal_0/current_count\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_b_RNI7OT6\[2\]/A  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/B  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/Y  spi_mode_config_0/ss_b_RNO_3/B  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[10\]/CLK  spi_mode_config_0/rst_cntr\[10\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/A  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/ba_out\[0\]/CLK  memory_controller_0/ba_out\[0\]/Q  sdram_interface_0/ba0_RNO/A  sdram_interface_0/ba0_RNO/Y  sdram_interface_0/ba0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/A  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/A  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  read_address_traversal_0/current_count_c6_s/B  read_address_traversal_0/current_count_c6_s/Y  read_address_traversal_0/current_count_RNO_2\[23\]/C  read_address_traversal_0/current_count_RNO_2\[23\]/Y  read_address_traversal_0/current_count_RNO_1\[23\]/C  read_address_traversal_0/current_count_RNO_1\[23\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/C  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  read_address_traversal_0/current_count_c8_s/B  read_address_traversal_0/current_count_c8_s/Y  read_address_traversal_0/current_count_c9/A  read_address_traversal_0/current_count_c9/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n14/A  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/write_count_RNIV25G_0\[2\]/A  memory_controller_0/write_count_RNIV25G_0\[2\]/Y  memory_controller_0/write_count_RNII1ME1_0\[2\]/B  memory_controller_0/write_count_RNII1ME1_0\[2\]/Y  memory_controller_0/busy_hold_RNIP2L79_0/C  memory_controller_0/busy_hold_RNIP2L79_0/Y  memory_controller_0/busy_hold_RNIU82JC/C  memory_controller_0/busy_hold_RNIU82JC/Y  memory_controller_0/schedule_RNO\[7\]/A  memory_controller_0/schedule_RNO\[7\]/Y  memory_controller_0/schedule\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  read_address_traversal_0/current_count_c8_s/A  read_address_traversal_0/current_count_c8_s/Y  read_address_traversal_0/current_count_c9/A  read_address_traversal_0/current_count_c9/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n14/A  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNIPKD51\[6\]/B  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[8\]/CLK  spi_mode_config_0/rst_cntr\[8\]/Q  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/A  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/A  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNIVCIA\[2\]/S  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNIIOC41\[2\]/B  memory_controller_0/schedule_RNIIOC41\[2\]/Y  memory_controller_0/schedule_RNIENQU1\[3\]/A  memory_controller_0/schedule_RNIENQU1\[3\]/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO_0\[8\]/B  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c2/A  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c3/A  read_address_traversal_0/current_count_c3/Y  read_address_traversal_0/current_count_c4/A  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_n5/A  read_address_traversal_0/current_count_n5/Y  read_address_traversal_0/current_count\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_exit_RNO/B  sdram_interface_0/write_exit_RNO/Y  sdram_interface_0/write_exit/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/B  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/read_cmd_RNO/B  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[15\]/CLK  sdram_interface_0/dread\[15\]/Q  sdram_interface_0/dread_RNICODF\[15\]/A  sdram_interface_0/dread_RNICODF\[15\]/Y  read_buffer_0/buffer_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[14\]/CLK  sdram_interface_0/dread\[14\]/Q  sdram_interface_0/dread_RNIBNDF\[14\]/A  sdram_interface_0/dread_RNIBNDF\[14\]/Y  read_buffer_0/buffer_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[13\]/CLK  sdram_interface_0/dread\[13\]/Q  sdram_interface_0/dread_RNIAMDF\[13\]/A  sdram_interface_0/dread_RNIAMDF\[13\]/Y  read_buffer_0/buffer_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[12\]/CLK  sdram_interface_0/dread\[12\]/Q  sdram_interface_0/dread_RNI9LDF\[12\]/A  sdram_interface_0/dread_RNI9LDF\[12\]/Y  read_buffer_0/buffer_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[11\]/CLK  sdram_interface_0/dread\[11\]/Q  sdram_interface_0/dread_RNI8KDF\[11\]/A  sdram_interface_0/dread_RNI8KDF\[11\]/Y  read_buffer_0/buffer_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[10\]/CLK  sdram_interface_0/dread\[10\]/Q  sdram_interface_0/dread_RNI7JDF\[10\]/A  sdram_interface_0/dread_RNI7JDF\[10\]/Y  read_buffer_0/buffer_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[9\]/CLK  sdram_interface_0/dread\[9\]/Q  sdram_interface_0/dread_RNIVPHJ\[9\]/A  sdram_interface_0/dread_RNIVPHJ\[9\]/Y  read_buffer_0/buffer_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[8\]/CLK  sdram_interface_0/dread\[8\]/Q  sdram_interface_0/dread_RNIUOHJ\[8\]/A  sdram_interface_0/dread_RNIUOHJ\[8\]/Y  read_buffer_0/buffer_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[7\]/CLK  sdram_interface_0/dread\[7\]/Q  sdram_interface_0/dread_RNITNHJ\[7\]/A  sdram_interface_0/dread_RNITNHJ\[7\]/Y  read_buffer_0/buffer_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[6\]/CLK  sdram_interface_0/dread\[6\]/Q  sdram_interface_0/dread_RNISMHJ\[6\]/A  sdram_interface_0/dread_RNISMHJ\[6\]/Y  read_buffer_0/buffer_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[5\]/CLK  sdram_interface_0/dread\[5\]/Q  sdram_interface_0/dread_RNIRLHJ\[5\]/A  sdram_interface_0/dread_RNIRLHJ\[5\]/Y  read_buffer_0/buffer_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[4\]/CLK  sdram_interface_0/dread\[4\]/Q  sdram_interface_0/dread_RNIQKHJ\[4\]/A  sdram_interface_0/dread_RNIQKHJ\[4\]/Y  read_buffer_0/buffer_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[3\]/CLK  sdram_interface_0/dread\[3\]/Q  sdram_interface_0/dread_RNIPJHJ\[3\]/A  sdram_interface_0/dread_RNIPJHJ\[3\]/Y  read_buffer_0/buffer_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[2\]/CLK  sdram_interface_0/dread\[2\]/Q  sdram_interface_0/dread_RNIOIHJ\[2\]/A  sdram_interface_0/dread_RNIOIHJ\[2\]/Y  read_buffer_0/buffer_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[1\]/CLK  sdram_interface_0/dread\[1\]/Q  sdram_interface_0/dread_RNINHHJ\[1\]/A  sdram_interface_0/dread_RNINHHJ\[1\]/Y  read_buffer_0/buffer_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sdram_interface_0/dread\[0\]/CLK  sdram_interface_0/dread\[0\]/Q  sdram_interface_0/dread_RNIMGHJ\[0\]/A  sdram_interface_0/dread_RNIMGHJ\[0\]/Y  read_buffer_0/buffer_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_master_0/data_out_q\[7\]/CLK  spi_master_0/data_out_q\[7\]/Q  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/B  spi_mode_config_0/rst_cntr_RNIS2IG\[10\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/C  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/B  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNISSSO\[0\]/A  read_buffer_0/init_stage_RNISSSO\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/C  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[7\]/CLK  spi_mode_config_0/rst_cntr\[7\]/Q  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/B  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/Y  spi_mode_config_0/ss_b_RNO_7/C  spi_mode_config_0/ss_b_RNO_7/Y  spi_mode_config_0/ss_b_RNO_5/B  spi_mode_config_0/ss_b_RNO_5/Y  spi_mode_config_0/ss_b_RNO_3/C  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_counter_RNIQTJQ_0\[2\]/A  sdram_interface_0/read_counter_RNIQTJQ_0\[2\]/Y  sdram_interface_0/read_exit_RNO/B  sdram_interface_0/read_exit_RNO/Y  sdram_interface_0/read_exit/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[4\]/CLK  spi_mode_config_0/rst_cntr\[4\]/Q  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/B  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/C  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/C  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[10\]/A  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[3\]/CLK  spi_mode_config_0/rst_cntr\[3\]/Q  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/A  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/C  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/C  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[10\]/A  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNISC3S6/C  sdram_interface_0/pwr_up_hold_RNISC3S6/Y  sdram_interface_0/dqml_RNO_5/B  sdram_interface_0/dqml_RNO_5/Y  sdram_interface_0/dqml_RNO_4/A  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNISSSO\[0\]/B  read_buffer_0/init_stage_RNISSSO\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/C  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNISC3S6/C  sdram_interface_0/pwr_up_hold_RNISC3S6/Y  sdram_interface_0/dqml_RNO_6/B  sdram_interface_0/dqml_RNO_6/Y  sdram_interface_0/dqml_RNO_4/B  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[6\]/CLK  spi_mode_config_0/rst_cntr\[6\]/Q  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/C  spi_mode_config_0/rst_cntr_RNI40I9_0\[6\]/Y  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/B  spi_mode_config_0/rst_cntr_RNI3N7U\[6\]/Y  spi_mode_config_0/ss_a_RNI43V91/B  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNIVD8G1\[1\]/B  sdram_interface_0/write_counter_RNIVD8G1\[1\]/Y  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/B  sdram_interface_0/write_counter_3_RNIO20A2\[0\]/Y  sdram_interface_0/write_cycle_RNO/B  sdram_interface_0/write_cycle_RNO/Y  sdram_interface_0/write_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[17\]/CLK  read_address_traversal_0/current_count\[17\]/Q  read_address_traversal_0/current_count_RNO_4\[23\]/B  read_address_traversal_0/current_count_RNO_4\[23\]/Y  read_address_traversal_0/current_count_RNO_2\[23\]/B  read_address_traversal_0/current_count_RNO_2\[23\]/Y  read_address_traversal_0/current_count_RNO_1\[23\]/C  read_address_traversal_0/current_count_RNO_1\[23\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/C  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_RNIRCEG1\[10\]/C  read_address_traversal_0/current_count_RNIRCEG1\[10\]/Y  read_address_traversal_0/current_count_n16/A  read_address_traversal_0/current_count_n16/Y  read_address_traversal_0/current_count\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/C  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[7\]/A  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  read_address_traversal_0/current_count_RNO_3\[23\]/B  read_address_traversal_0/current_count_RNO_3\[23\]/Y  read_address_traversal_0/current_count_RNO_2\[23\]/A  read_address_traversal_0/current_count_RNO_2\[23\]/Y  read_address_traversal_0/current_count_RNO_1\[23\]/C  read_address_traversal_0/current_count_RNO_1\[23\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/C  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_c9/B  read_address_traversal_0/current_count_c9/Y  read_address_traversal_0/current_count_n10/A  read_address_traversal_0/current_count_n10/Y  read_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/A  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_31/A  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/A  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/A  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNO\[5\]/B  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIHHSM\[6\]/B  read_buffer_0/init_wait_RNIHHSM\[6\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/A  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/A  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/C  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/B  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/A  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIMMOD1\[4\]/C  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/A  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/A  timestamp_0/TIMESTAMP_RNIT3I2\[5\]/Y  timestamp_0/TIMESTAMP_RNO\[6\]/A  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  read_address_traversal_0/current_count_RNO_3\[23\]/A  read_address_traversal_0/current_count_RNO_3\[23\]/Y  read_address_traversal_0/current_count_RNO_2\[23\]/A  read_address_traversal_0/current_count_RNO_2\[23\]/Y  read_address_traversal_0/current_count_RNO_1\[23\]/C  read_address_traversal_0/current_count_RNO_1\[23\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/C  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/C  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/C  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNO\[7\]/A  spi_mode_config_0/rst_cntr_RNO\[7\]/Y  spi_mode_config_0/rst_cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[22\]/CLK  read_address_traversal_0/current_count\[22\]/Q  read_address_traversal_0/current_count_RNO_4\[23\]/A  read_address_traversal_0/current_count_RNO_4\[23\]/Y  read_address_traversal_0/current_count_RNO_2\[23\]/B  read_address_traversal_0/current_count_RNO_2\[23\]/Y  read_address_traversal_0/current_count_RNO_1\[23\]/C  read_address_traversal_0/current_count_RNO_1\[23\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/C  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/A  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNICLQU1\[2\]/B  memory_controller_0/schedule_RNICLQU1\[2\]/Y  memory_controller_0/schedule_RNO\[2\]/B  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIENQU1\[3\]/B  memory_controller_0/schedule_RNIENQU1\[3\]/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNICLQU1\[2\]/B  memory_controller_0/schedule_RNICLQU1\[2\]/Y  memory_controller_0/schedule_RNO\[0\]/A  memory_controller_0/schedule_RNO\[0\]/Y  memory_controller_0/schedule\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_1\[2\]/B  memory_controller_0/schedule_RNIRFRF_1\[2\]/Y  memory_controller_0/schedule_RNIENQU1\[3\]/B  memory_controller_0/schedule_RNIENQU1\[3\]/Y  memory_controller_0/schedule_RNO\[1\]/A  memory_controller_0/schedule_RNO\[1\]/Y  memory_controller_0/schedule\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/B  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[17\]/CLK  write_address_traversal_0/current_count\[17\]/Q  write_address_traversal_0/current_count_c17/C  write_address_traversal_0/current_count_c17/Y  write_address_traversal_0/current_count_c19/B  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24_0\[2\]/Y  spi_mode_config_0/ss_b_RNO_7/A  spi_mode_config_0/ss_b_RNO_7/Y  spi_mode_config_0/ss_b_RNO_5/B  spi_mode_config_0/ss_b_RNO_5/Y  spi_mode_config_0/ss_b_RNO_3/C  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIHHSM\[6\]/A  read_buffer_0/init_wait_RNIHHSM\[6\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/A  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/A  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/ss_a_RNI43V91/A  spi_mode_config_0/ss_a_RNI43V91/Y  spi_mode_config_0/state_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIMJ5R\[12\]/B  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/tx_enable_reg/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO_1\[8\]/B  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNIFG94\[9\]/B  timestamp_0/TIMESTAMP_RNIFG94\[9\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/A  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/dqml_RNO_5/A  sdram_interface_0/dqml_RNO_5/Y  sdram_interface_0/dqml_RNO_4/A  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIHIP91\[3\]/B  sdram_interface_0/read_counter_RNIHIP91\[3\]/Y  sdram_interface_0/read_counter_RNI91FO1\[3\]/B  sdram_interface_0/read_counter_RNI91FO1\[3\]/Y  sdram_interface_0/read_counter_RNI1RD12_0\[2\]/B  sdram_interface_0/read_counter_RNI1RD12_0\[2\]/Y  sdram_interface_0/read_counter_RNO_1\[1\]/A  sdram_interface_0/read_counter_RNO_1\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/C  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6/B  sdram_interface_0/pwr_up_hold_RNIEOLR6/Y  sdram_interface_0/dqml_RNO_6/A  sdram_interface_0/dqml_RNO_6/Y  sdram_interface_0/dqml_RNO_4/B  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNIDV1S\[19\]/B  timestamp_0/TIMESTAMP_RNIDV1S\[19\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/A  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNIN734\[4\]/B  spi_mode_config_0/rst_cntr_RNIN734\[4\]/Y  spi_mode_config_0/ss_b_RNO_7/B  spi_mode_config_0/ss_b_RNO_7/Y  spi_mode_config_0/ss_b_RNO_5/B  spi_mode_config_0/ss_b_RNO_5/Y  spi_mode_config_0/ss_b_RNO_3/C  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNISC3S6/C  sdram_interface_0/pwr_up_hold_RNISC3S6/Y  sdram_interface_0/dqml_RNO_2/C  sdram_interface_0/dqml_RNO_2/Y  sdram_interface_0/dqml_RNO/A  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNO_5\[2\]/A  sdram_interface_0/read_counter_RNO_5\[2\]/Y  sdram_interface_0/read_counter_RNO_3\[2\]/A  sdram_interface_0/read_counter_RNO_3\[2\]/Y  sdram_interface_0/read_counter_RNO_0\[2\]/A  sdram_interface_0/read_counter_RNO_0\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/A  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[10\]/S  memory_controller_0/row_out_RNO\[10\]/Y  memory_controller_0/row_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[5\]/S  memory_controller_0/row_out_RNO\[5\]/Y  memory_controller_0/row_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[2\]/S  memory_controller_0/row_out_RNO\[2\]/Y  memory_controller_0/row_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[6\]/S  memory_controller_0/row_out_RNO\[6\]/Y  memory_controller_0/row_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[0\]/S  memory_controller_0/row_out_RNO\[0\]/Y  memory_controller_0/row_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[1\]/S  memory_controller_0/row_out_RNO\[1\]/Y  memory_controller_0/row_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[3\]/S  memory_controller_0/row_out_RNO\[3\]/Y  memory_controller_0/row_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[4\]/S  memory_controller_0/row_out_RNO\[4\]/Y  memory_controller_0/row_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[7\]/S  memory_controller_0/row_out_RNO\[7\]/Y  memory_controller_0/row_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[8\]/S  memory_controller_0/row_out_RNO\[8\]/Y  memory_controller_0/row_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[9\]/S  memory_controller_0/row_out_RNO\[9\]/Y  memory_controller_0/row_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[12\]/S  memory_controller_0/row_out_RNO\[12\]/Y  memory_controller_0/row_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/B  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[11\]/S  memory_controller_0/row_out_RNO\[11\]/Y  memory_controller_0/row_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  read_address_traversal_0/current_count_c2/B  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c3/A  read_address_traversal_0/current_count_c3/Y  read_address_traversal_0/current_count_c4/A  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_n6/B  read_address_traversal_0/current_count_n6/Y  read_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIMMOD1\[4\]/A  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/A  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/ba_out_RNO\[1\]/S  memory_controller_0/ba_out_RNO\[1\]/Y  memory_controller_0/ba_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/col_out_RNO\[4\]/S  memory_controller_0/col_out_RNO\[4\]/Y  memory_controller_0/col_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/col_out_RNO\[0\]/S  memory_controller_0/col_out_RNO\[0\]/Y  memory_controller_0/col_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/ba_out_RNO\[0\]/S  memory_controller_0/ba_out_RNO\[0\]/Y  memory_controller_0/ba_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/col_out_RNO\[1\]/S  memory_controller_0/col_out_RNO\[1\]/Y  memory_controller_0/col_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/col_out_RNO\[8\]/S  memory_controller_0/col_out_RNO\[8\]/Y  memory_controller_0/col_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/col_out_RNO\[7\]/S  memory_controller_0/col_out_RNO\[7\]/Y  memory_controller_0/col_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/col_out_RNO\[6\]/S  memory_controller_0/col_out_RNO\[6\]/Y  memory_controller_0/col_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/col_out_RNO\[5\]/S  memory_controller_0/col_out_RNO\[5\]/Y  memory_controller_0/col_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/col_out_RNO\[3\]/S  memory_controller_0/col_out_RNO\[3\]/Y  memory_controller_0/col_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIRFRF_0\[2\]/B  memory_controller_0/schedule_RNIRFRF_0\[2\]/Y  memory_controller_0/col_out_RNO\[2\]/S  memory_controller_0/col_out_RNO\[2\]/Y  memory_controller_0/col_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c2/A  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c3/A  read_address_traversal_0/current_count_c3/Y  read_address_traversal_0/current_count_RNO\[23\]/A  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNISSSO\[0\]/A  read_buffer_0/init_stage_RNISSSO\[0\]/Y  read_buffer_0/read_cmd_RNO_1/B  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO/A  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_c12_s/B  write_address_traversal_0/current_count_c12_s/Y  write_address_traversal_0/current_count_c12_s_RNICHIA/C  write_address_traversal_0/current_count_c12_s_RNICHIA/Y  write_address_traversal_0/current_count_RNIF80I\[14\]/A  write_address_traversal_0/current_count_RNIF80I\[14\]/Y  write_address_traversal_0/current_count_n16/B  write_address_traversal_0/current_count_n16/Y  write_address_traversal_0/current_count\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNI99SM\[2\]/B  read_buffer_0/init_wait_RNI99SM\[2\]/Y  read_buffer_0/init_wait_RNIMMOD1\[4\]/B  read_buffer_0/init_wait_RNIMMOD1\[4\]/Y  read_buffer_0/init_wait_RNIHI3G2\[8\]/B  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/read_cmd_RNO_2/B  read_buffer_0/read_cmd_RNO_2/Y  read_buffer_0/read_cmd_RNO_0/C  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  read_address_traversal_0/current_count_c8_s/B  read_address_traversal_0/current_count_c8_s/Y  read_address_traversal_0/current_count_RNO_2\[15\]/C  read_address_traversal_0/current_count_RNO_2\[15\]/Y  read_address_traversal_0/current_count_RNO_0\[15\]/C  read_address_traversal_0/current_count_RNO_0\[15\]/Y  read_address_traversal_0/current_count_RNO\[15\]/B  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_c12_s/B  write_address_traversal_0/current_count_c12_s/Y  write_address_traversal_0/current_count_c13_0/B  write_address_traversal_0/current_count_c13_0/Y  write_address_traversal_0/current_count_c13/A  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNI8LR\[6\]/B  timestamp_0/TIMESTAMP_RNI8LR\[6\]/Y  timestamp_0/TIMESTAMP_RNI98TS\[13\]/C  timestamp_0/TIMESTAMP_RNI98TS\[13\]/Y  timestamp_0/TIMESTAMP_RNII9R72\[9\]/B  timestamp_0/TIMESTAMP_RNII9R72\[9\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNISROA1\[7\]/B  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNIDV1S\[19\]/A  timestamp_0/TIMESTAMP_RNIDV1S\[19\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/A  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI9P9K_1/A  memory_controller_0/busy_hold_RNI9P9K_1/Y  memory_controller_0/busy_hold_RNIP2L79_2/C  memory_controller_0/busy_hold_RNIP2L79_2/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[2\]/CLK  memory_controller_0/schedule\[2\]/Q  memory_controller_0/schedule_RNIVCIA\[2\]/A  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/B  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[4\]/CLK  memory_controller_0/schedule\[4\]/Q  memory_controller_0/schedule_RNIVCIA\[2\]/B  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/B  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  read_address_traversal_0/current_count_c9/C  read_address_traversal_0/current_count_c9/Y  read_address_traversal_0/current_count_c11/B  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n14/A  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_RNO_3\[2\]/B  sdram_interface_0/read_counter_RNO_3\[2\]/Y  sdram_interface_0/read_counter_RNO_0\[2\]/A  sdram_interface_0/read_counter_RNO_0\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/A  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  read_address_traversal_0/current_count_RNIUCAE\[15\]/C  read_address_traversal_0/current_count_RNIUCAE\[15\]/Y  read_address_traversal_0/current_count_RNIAUER\[10\]/C  read_address_traversal_0/current_count_RNIAUER\[10\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/B  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNITE1S\[11\]/B  timestamp_0/TIMESTAMP_RNITE1S\[11\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_n8/B  read_address_traversal_0/current_count_n8/Y  read_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_n9/B  read_address_traversal_0/current_count_n9/Y  read_address_traversal_0/current_count\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/A  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_3\[0\]/CLK  sdram_interface_0/address_cl_3\[0\]/Q  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/A  sdram_interface_0/address_cl_3_RNIAIPL88\[0\]/Y  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/A  sdram_interface_0/address_cl_3_RNIQFDH8A\[0\]/Y  sdram_interface_0/address_cl_3_RNO_1\[0\]/A  sdram_interface_0/address_cl_3_RNO_1\[0\]/Y  sdram_interface_0/address_cl_3_RNO_0\[0\]/B  sdram_interface_0/address_cl_3_RNO_0\[0\]/Y  sdram_interface_0/address_cl_3_RNO\[0\]/B  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl\[0\]/CLK  sdram_interface_0/address_cl\[0\]/Q  sdram_interface_0/address_cl_RNID2D338\[0\]/A  sdram_interface_0/address_cl_RNID2D338\[0\]/Y  sdram_interface_0/address_cl_RNILL741B\[0\]/A  sdram_interface_0/address_cl_RNILL741B\[0\]/Y  sdram_interface_0/address_cl_RNO_1\[0\]/A  sdram_interface_0/address_cl_RNO_1\[0\]/Y  sdram_interface_0/address_cl_RNO_0\[0\]/B  sdram_interface_0/address_cl_RNO_0\[0\]/Y  sdram_interface_0/address_cl_RNO\[0\]/B  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_1\[0\]/CLK  sdram_interface_0/address_cl_1\[0\]/Q  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/A  sdram_interface_0/address_cl_1_RNID9JM28\[0\]/Y  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/A  sdram_interface_0/address_cl_1_RNILSDN0B\[0\]/Y  sdram_interface_0/address_cl_1_RNO_1\[0\]/A  sdram_interface_0/address_cl_1_RNO_1\[0\]/Y  sdram_interface_0/address_cl_1_RNO_0\[0\]/B  sdram_interface_0/address_cl_1_RNO_0\[0\]/Y  sdram_interface_0/address_cl_1_RNO\[0\]/B  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_2\[0\]/CLK  sdram_interface_0/address_cl_2\[0\]/Q  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/A  sdram_interface_0/address_cl_2_RNIFFPO28\[0\]/Y  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/A  sdram_interface_0/address_cl_2_RNIN2KP0B\[0\]/Y  sdram_interface_0/address_cl_2_RNO_1\[0\]/A  sdram_interface_0/address_cl_2_RNO_1\[0\]/Y  sdram_interface_0/address_cl_2_RNO_0\[0\]/B  sdram_interface_0/address_cl_2_RNO_0\[0\]/Y  sdram_interface_0/address_cl_2_RNO\[0\]/B  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/cke_RNO_2/A  sdram_interface_0/cke_RNO_2/Y  sdram_interface_0/cke_RNO/B  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/address_cl_12_RNO\[0\]/A  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/schedule_RNIQ0D41_0\[4\]/C  memory_controller_0/schedule_RNIQ0D41_0\[4\]/Y  memory_controller_0/schedule_RNIA52C2\[7\]/A  memory_controller_0/schedule_RNIA52C2\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_27/A  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/schedule_RNIIOC41\[2\]/A  memory_controller_0/schedule_RNIIOC41\[2\]/Y  memory_controller_0/schedule_RNIENQU1\[3\]/A  memory_controller_0/schedule_RNIENQU1\[3\]/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_11/B  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_n6/B  write_address_traversal_0/current_count_n6/Y  write_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNO\[1\]/B  spi_mode_config_0/state_b_RNO\[1\]/Y  spi_mode_config_0/state_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[3\]/CLK  memory_controller_0/schedule\[3\]/Q  memory_controller_0/schedule_RNI1FIA\[3\]/A  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/A  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNI1FIA\[3\]/B  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNIRB051\[2\]/A  memory_controller_0/schedule_RNIRB051\[2\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/A  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNIF5V5\[0\]/B  sdram_interface_0/read_counter_RNIF5V5\[0\]/Y  sdram_interface_0/read_counter_RNIOPU8\[2\]/B  sdram_interface_0/read_counter_RNIOPU8\[2\]/Y  sdram_interface_0/read_cycle_RNO/A  sdram_interface_0/read_cycle_RNO/Y  sdram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIRFRF\[2\]/A  memory_controller_0/schedule_RNIRFRF\[2\]/Y  memory_controller_0/row_out_RNO\[10\]/S  memory_controller_0/row_out_RNO\[10\]/Y  memory_controller_0/row_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  read_address_traversal_0/current_count_RNIOAB2\[7\]/B  read_address_traversal_0/current_count_RNIOAB2\[7\]/Y  read_address_traversal_0/current_count_RNI7VFF\[14\]/C  read_address_traversal_0/current_count_RNI7VFF\[14\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/A  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNO\[6\]/A  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/B  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/B  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/B  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/B  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNIBOKK\[3\]/A  sdram_interface_0/read_counter_RNIBOKK\[3\]/Y  sdram_interface_0/read_counter_RNIQTJQ\[0\]/C  sdram_interface_0/read_counter_RNIQTJQ\[0\]/Y  sdram_interface_0/dqml_RNO_3/A  sdram_interface_0/dqml_RNO_3/Y  sdram_interface_0/dqml_RNO_0/B  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c2/A  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_c3/A  read_address_traversal_0/current_count_c3/Y  read_address_traversal_0/current_count_n4/A  read_address_traversal_0/current_count_n4/Y  read_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIIS7F/A  memory_controller_0/read_prev_RNIIS7F/Y  memory_controller_0/schedule_RNIQ0D41\[4\]/A  memory_controller_0/schedule_RNIQ0D41\[4\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/B  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  read_address_traversal_0/current_count_c19_s/B  read_address_traversal_0/current_count_c19_s/Y  read_address_traversal_0/current_count_RNO_1\[23\]/B  read_address_traversal_0/current_count_RNO_1\[23\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/C  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNIVCIA\[2\]/S  memory_controller_0/schedule_RNIVCIA\[2\]/Y  memory_controller_0/schedule_RNICLQU1\[2\]/C  memory_controller_0/schedule_RNICLQU1\[2\]/Y  memory_controller_0/schedule_RNO\[2\]/B  memory_controller_0/schedule_RNO\[2\]/Y  memory_controller_0/schedule\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI1FIA\[3\]/S  memory_controller_0/schedule_RNI1FIA\[3\]/Y  memory_controller_0/schedule_RNIENQU1\[3\]/C  memory_controller_0/schedule_RNIENQU1\[3\]/Y  memory_controller_0/schedule_RNO\[3\]/B  memory_controller_0/schedule_RNO\[3\]/Y  memory_controller_0/schedule\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI5JIA\[5\]/S  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/C  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIT395\[0\]/B  memory_controller_0/schedule_RNIT395\[0\]/Y  memory_controller_0/schedule_RNI3HIA\[4\]/S  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNIOTVJ2\[4\]/C  memory_controller_0/schedule_RNIOTVJ2\[4\]/Y  memory_controller_0/schedule_RNO\[4\]/B  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[12\]/CLK  orbit_control_0/cntr\[12\]/Q  orbit_control_0/cntr_RNIMJ5R\[12\]/A  orbit_control_0/cntr_RNIMJ5R\[12\]/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[7\]/CLK  spi_mode_config_0/rst_cntr\[7\]/Q  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/B  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/Y  spi_mode_config_0/rst_cntr_RNI2EF5\[6\]/A  spi_mode_config_0/rst_cntr_RNI2EF5\[6\]/Y  spi_mode_config_0/ss_b_RNO_2/C  spi_mode_config_0/ss_b_RNO_2/Y  spi_mode_config_0/ss_b_RNO/B  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  write_address_traversal_0/current_count_c10/C  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  read_address_traversal_0/current_count_RNO_3\[15\]/B  read_address_traversal_0/current_count_RNO_3\[15\]/Y  read_address_traversal_0/current_count_RNO_1\[15\]/C  read_address_traversal_0/current_count_RNO_1\[15\]/Y  read_address_traversal_0/current_count_RNO_0\[15\]/A  read_address_traversal_0/current_count_RNO_0\[15\]/Y  read_address_traversal_0/current_count_RNO\[15\]/B  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/A  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/address_cl_5_RNO\[0\]/S  sdram_interface_0/address_cl_5_RNO\[0\]/Y  sdram_interface_0/address_cl_5\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/address_cl_6_RNO\[0\]/S  sdram_interface_0/address_cl_6_RNO\[0\]/Y  sdram_interface_0/address_cl_6\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/address_cl_3_RNO\[0\]/S  sdram_interface_0/address_cl_3_RNO\[0\]/Y  sdram_interface_0/address_cl_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/address_cl_RNO\[0\]/S  sdram_interface_0/address_cl_RNO\[0\]/Y  sdram_interface_0/address_cl\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/address_cl_10_RNO\[0\]/S  sdram_interface_0/address_cl_10_RNO\[0\]/Y  sdram_interface_0/address_cl_10\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/address_cl_8_RNO\[0\]/S  sdram_interface_0/address_cl_8_RNO\[0\]/Y  sdram_interface_0/address_cl_8\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/address_cl_4_RNO\[0\]/S  sdram_interface_0/address_cl_4_RNO\[0\]/Y  sdram_interface_0/address_cl_4\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_0/Y  sdram_interface_0/address_cl_1_RNO\[0\]/S  sdram_interface_0/address_cl_1_RNO\[0\]/Y  sdram_interface_0/address_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/A  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/A  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/C  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNO\[6\]/A  spi_mode_config_0/rst_cntr_RNO\[6\]/Y  spi_mode_config_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  read_address_traversal_0/current_count_c19_s/A  read_address_traversal_0/current_count_c19_s/Y  read_address_traversal_0/current_count_RNO_1\[23\]/B  read_address_traversal_0/current_count_RNO_1\[23\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/C  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNITE1S\[11\]/A  timestamp_0/TIMESTAMP_RNITE1S\[11\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/address_cl_7_RNO\[0\]/S  sdram_interface_0/address_cl_7_RNO\[0\]/Y  sdram_interface_0/address_cl_7\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/address_cl_11_RNO\[0\]/S  sdram_interface_0/address_cl_11_RNO\[0\]/Y  sdram_interface_0/address_cl_11\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/address_cl_9_RNO\[0\]/S  sdram_interface_0/address_cl_9_RNO\[0\]/Y  sdram_interface_0/address_cl_9\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/init_counter_RNO\[0\]/S  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/init_counter_RNO\[1\]/S  sdram_interface_0/init_counter_RNO\[1\]/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/init_counter_RNO\[2\]/S  sdram_interface_0/init_counter_RNO\[2\]/Y  sdram_interface_0/init_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/init_counter_RNO\[3\]/S  sdram_interface_0/init_counter_RNO\[3\]/Y  sdram_interface_0/init_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/A  sdram_interface_0/pwr_up_hold_RNIEOLR6_1/Y  sdram_interface_0/address_cl_2_RNO\[0\]/S  sdram_interface_0/address_cl_2_RNO\[0\]/Y  sdram_interface_0/address_cl_2\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[1\]/C  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[3\]/C  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[4\]/C  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[5\]/C  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[6\]/C  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[7\]/C  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNO\[4\]/B  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/A  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  write_address_traversal_0/current_count_c10/A  write_address_traversal_0/current_count_c10/Y  write_address_traversal_0/current_count_c13/B  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[7\]/CLK  spi_mode_config_0/rst_cntr\[7\]/Q  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/B  spi_mode_config_0/rst_cntr_RNI3K34\[8\]/Y  spi_mode_config_0/rst_cntr_RNI2EF5\[6\]/A  spi_mode_config_0/rst_cntr_RNI2EF5\[6\]/Y  spi_mode_config_0/ss_b_RNO_1/B  spi_mode_config_0/ss_b_RNO_1/Y  spi_mode_config_0/ss_b_RNO/A  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/B  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/B  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/B  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  read_address_traversal_0/current_count_RNO_3\[15\]/A  read_address_traversal_0/current_count_RNO_3\[15\]/Y  read_address_traversal_0/current_count_RNO_1\[15\]/C  read_address_traversal_0/current_count_RNO_1\[15\]/Y  read_address_traversal_0/current_count_RNO_0\[15\]/A  read_address_traversal_0/current_count_RNO_0\[15\]/Y  read_address_traversal_0/current_count_RNO\[15\]/B  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/A  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_b_RNO\[1\]/B  spi_mode_config_0/byte_out_b_RNO\[1\]/Y  spi_mode_config_0/byte_out_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[21\]/CLK  read_address_traversal_0/current_count\[21\]/Q  read_address_traversal_0/current_count_c21_s/B  read_address_traversal_0/current_count_c21_s/Y  read_address_traversal_0/current_count_RNO_1\[23\]/A  read_address_traversal_0/current_count_RNO_1\[23\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/C  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_b_RNO\[1\]/B  spi_mode_config_0/byte_out_b_RNO\[1\]/Y  spi_mode_config_0/byte_out_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[4\]/CLK  memory_controller_0/schedule\[4\]/Q  memory_controller_0/schedule_RNI3HIA\[4\]/A  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNIQ0D41\[4\]/B  memory_controller_0/schedule_RNIQ0D41\[4\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/B  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNISSSO\[0\]/A  read_buffer_0/init_stage_RNISSSO\[0\]/Y  read_buffer_0/read_cmd_RNO_0/B  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[6\]/CLK  memory_controller_0/schedule\[6\]/Q  memory_controller_0/schedule_RNI3HIA\[4\]/B  memory_controller_0/schedule_RNI3HIA\[4\]/Y  memory_controller_0/schedule_RNIQ0D41\[4\]/B  memory_controller_0/schedule_RNIQ0D41\[4\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/B  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/A  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/B  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIHI3G2\[8\]/C  read_buffer_0/init_wait_RNIHI3G2\[8\]/Y  read_buffer_0/init_wait_RNIEG093\[8\]/A  read_buffer_0/init_wait_RNIEG093\[8\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/A  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  read_address_traversal_0/current_count_c21_s/A  read_address_traversal_0/current_count_c21_s/Y  read_address_traversal_0/current_count_RNO_1\[23\]/A  read_address_traversal_0/current_count_RNO_1\[23\]/Y  read_address_traversal_0/current_count_RNO_0\[23\]/C  read_address_traversal_0/current_count_RNO_0\[23\]/Y  read_address_traversal_0/current_count_RNO\[23\]/B  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[0\]/A  read_buffer_0/init_wait_RNO\[0\]/Y  read_buffer_0/init_wait\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNI5JIA\[5\]/A  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNIQ0D41\[4\]/C  memory_controller_0/schedule_RNIQ0D41\[4\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/B  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/C  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/ctr_q_RNI2SEU\[2\]/B  spi_master_0/ctr_q_RNI2SEU\[2\]/Y  spi_master_0/ctr_q_RNIT5DV\[2\]/B  spi_master_0/ctr_q_RNIT5DV\[2\]/Y  spi_master_0/state_q_RNIBF4F1\[1\]/A  spi_master_0/state_q_RNIBF4F1\[1\]/Y  spi_master_0/data_out_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/ctr_q_RNI2SEU\[2\]/B  spi_master_0/ctr_q_RNI2SEU\[2\]/Y  spi_master_0/ctr_q_RNIT5DV\[2\]/B  spi_master_0/ctr_q_RNIT5DV\[2\]/Y  spi_master_0/state_q_RNIBF4F1\[1\]/A  spi_master_0/state_q_RNIBF4F1\[1\]/Y  spi_master_0/data_out_q\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[7\]/CLK  memory_controller_0/schedule\[7\]/Q  memory_controller_0/schedule_RNI5JIA\[5\]/B  memory_controller_0/schedule_RNI5JIA\[5\]/Y  memory_controller_0/schedule_RNIQ0D41\[4\]/C  memory_controller_0/schedule_RNIQ0D41\[4\]/Y  memory_controller_0/schedule_RNIQVVJ2\[5\]/B  memory_controller_0/schedule_RNIQVVJ2\[5\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNILLA21\[4\]/C  read_buffer_0/init_wait_RNILLA21\[4\]/Y  read_buffer_0/init_wait_RNI897P1\[4\]/B  read_buffer_0/init_wait_RNI897P1\[4\]/Y  read_buffer_0/init_wait_RNO\[2\]/A  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[17\]/CLK  read_address_traversal_0/current_count\[17\]/Q  read_address_traversal_0/current_count_c17/C  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  read_address_traversal_0/current_count_c3/B  read_address_traversal_0/current_count_c3/Y  read_address_traversal_0/current_count_c4/A  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_n6/B  read_address_traversal_0/current_count_n6/Y  read_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_counter_20_0_a3\[3\]/B  sdram_interface_0/read_counter_20_0_a3\[3\]/Y  sdram_interface_0/read_counter_20_0\[3\]/B  sdram_interface_0/read_counter_20_0\[3\]/Y  sdram_interface_0/read_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_b_RNO\[5\]/A  spi_mode_config_0/byte_out_b_RNO\[5\]/Y  spi_mode_config_0/byte_out_b\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_b_RNO\[4\]/A  spi_mode_config_0/byte_out_b_RNO\[4\]/Y  spi_mode_config_0/byte_out_b\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/B  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIR9U\[0\]/B  spi_master_0/sck_q_RNIR9U\[0\]/Y  spi_master_0/state_q_RNI9JLG\[1\]/B  spi_master_0/state_q_RNI9JLG\[1\]/Y  spi_master_0/state_q_RNIHDRV1\[0\]/B  spi_master_0/state_q_RNIHDRV1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIR9U\[0\]/B  spi_master_0/sck_q_RNIR9U\[0\]/Y  spi_master_0/state_q_RNI9JLG\[1\]/B  spi_master_0/state_q_RNI9JLG\[1\]/Y  spi_master_0/state_q_RNIHDRV1\[0\]/B  spi_master_0/state_q_RNIHDRV1\[0\]/Y  spi_master_0/ctr_q\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIR9U\[0\]/B  spi_master_0/sck_q_RNIR9U\[0\]/Y  spi_master_0/state_q_RNI9JLG\[1\]/B  spi_master_0/state_q_RNI9JLG\[1\]/Y  spi_master_0/state_q_RNIHDRV1\[0\]/B  spi_master_0/state_q_RNIHDRV1\[0\]/Y  spi_master_0/ctr_q\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[1\]/CLK  sdram_interface_0/read_counter\[1\]/Q  sdram_interface_0/read_counter_RNI02LH\[1\]/C  sdram_interface_0/read_counter_RNI02LH\[1\]/Y  sdram_interface_0/read_counter_RNO_2\[1\]/A  sdram_interface_0/read_counter_RNO_2\[1\]/Y  sdram_interface_0/read_counter_RNO_0\[1\]/C  sdram_interface_0/read_counter_RNO_0\[1\]/Y  sdram_interface_0/read_counter_RNO\[1\]/A  sdram_interface_0/read_counter_RNO\[1\]/Y  sdram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIKK6P1\[4\]/B  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/start_b_RNO/A  spi_mode_config_0/start_b_RNO/Y  spi_mode_config_0/start_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNO\[2\]/A  spi_mode_config_0/state_b_RNO\[2\]/Y  spi_mode_config_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[5\]/A  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c6_s_RNIAFF5/B  read_address_traversal_0/current_count_c6_s_RNIAFF5/Y  read_address_traversal_0/current_count_n7/A  read_address_traversal_0/current_count_n7/Y  read_address_traversal_0/current_count\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNISC3S6/C  sdram_interface_0/pwr_up_hold_RNISC3S6/Y  sdram_interface_0/pwr_stabalize_RNO/B  sdram_interface_0/pwr_stabalize_RNO/Y  sdram_interface_0/pwr_stabalize/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  read_address_traversal_0/current_count_c17/A  read_address_traversal_0/current_count_c17/Y  read_address_traversal_0/current_count_c19/A  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNI13LH\[2\]/A  sdram_interface_0/read_counter_RNI13LH\[2\]/Y  sdram_interface_0/read_counter_RNO_4\[2\]/A  sdram_interface_0/read_counter_RNO_4\[2\]/Y  sdram_interface_0/read_counter_RNO_0\[2\]/B  sdram_interface_0/read_counter_RNO_0\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/A  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/state_b_RNO\[0\]/A  spi_mode_config_0/state_b_RNO\[0\]/Y  spi_mode_config_0/state_b\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIR9U\[0\]/B  spi_master_0/sck_q_RNIR9U\[0\]/Y  spi_master_0/state_q_RNI9JLG\[1\]/B  spi_master_0/state_q_RNI9JLG\[1\]/Y  spi_master_0/sck_q_RNO\[0\]/A  spi_master_0/sck_q_RNO\[0\]/Y  spi_master_0/sck_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIR9U\[0\]/B  spi_master_0/sck_q_RNIR9U\[0\]/Y  spi_master_0/state_q_RNI9JLG\[1\]/B  spi_master_0/state_q_RNI9JLG\[1\]/Y  spi_master_0/sck_q_RNO\[1\]/A  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/A  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_c4/C  write_address_traversal_0/current_count_c4/Y  write_address_traversal_0/current_count_n5/A  write_address_traversal_0/current_count_n5/Y  write_address_traversal_0/current_count\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI044G1\[8\]/B  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[6\]/CLK  spi_mode_config_0/rst_cntr\[6\]/Q  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/B  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/C  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[10\]/A  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNIR9U\[0\]/A  spi_master_0/sck_q_RNIR9U\[0\]/Y  spi_master_0/state_q_RNI9JLG\[1\]/B  spi_master_0/state_q_RNI9JLG\[1\]/Y  spi_master_0/state_q_RNIHDRV1\[0\]/B  spi_master_0/state_q_RNIHDRV1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/state_q_RNIHDRV1\[0\]/C  spi_master_0/state_q_RNIHDRV1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[2\]/CLK  sdram_interface_0/read_counter\[2\]/Q  sdram_interface_0/read_counter_RNO_5\[2\]/C  sdram_interface_0/read_counter_RNO_5\[2\]/Y  sdram_interface_0/read_counter_RNO_3\[2\]/A  sdram_interface_0/read_counter_RNO_3\[2\]/Y  sdram_interface_0/read_counter_RNO_0\[2\]/A  sdram_interface_0/read_counter_RNO_0\[2\]/Y  sdram_interface_0/read_counter_RNO\[2\]/A  sdram_interface_0/read_counter_RNO\[2\]/Y  sdram_interface_0/read_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_I_1/A  memory_controller_0/un1_write_count_I_1/Y  memory_controller_0/un1_write_count_I_15/A  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[1\]/CLK  spi_mode_config_0/rst_cntr\[1\]/Q  spi_mode_config_0/ss_b_RNO_6/B  spi_mode_config_0/ss_b_RNO_6/Y  spi_mode_config_0/ss_b_RNO_4/C  spi_mode_config_0/ss_b_RNO_4/Y  spi_mode_config_0/ss_b_RNO_3/A  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[1\]/CLK  memory_controller_0/schedule\[1\]/Q  memory_controller_0/schedule_RNIEOT7\[3\]/C  memory_controller_0/schedule_RNIEOT7\[3\]/Y  memory_controller_0/schedule_RNIDC3V\[2\]/B  memory_controller_0/schedule_RNIDC3V\[2\]/Y  memory_controller_0/schedule_RNO\[0\]/B  memory_controller_0/schedule_RNO\[0\]/Y  memory_controller_0/schedule\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[0\]/CLK  memory_controller_0/schedule\[0\]/Q  memory_controller_0/schedule_RNIDNT7\[2\]/C  memory_controller_0/schedule_RNIDNT7\[2\]/Y  memory_controller_0/schedule_RNIDC3V_0\[2\]/B  memory_controller_0/schedule_RNIDC3V_0\[2\]/Y  memory_controller_0/schedule_RNO\[1\]/B  memory_controller_0/schedule_RNO\[1\]/Y  memory_controller_0/schedule\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[19\]/CLK  write_address_traversal_0/current_count\[19\]/Q  write_address_traversal_0/current_count_c19/C  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/A  spi_mode_config_0/rst_cntr_RNI40I9\[6\]/Y  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/C  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[10\]/A  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  read_address_traversal_0/current_count_c19_s/B  read_address_traversal_0/current_count_c19_s/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n21/B  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  read_address_traversal_0/current_count_c19_s/B  read_address_traversal_0/current_count_c19_s/Y  read_address_traversal_0/current_count_c19/B  read_address_traversal_0/current_count_c19/Y  read_address_traversal_0/current_count_n22/B  read_address_traversal_0/current_count_n22/Y  read_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[2\]/CLK  spi_mode_config_0/rst_cntr\[2\]/Q  spi_mode_config_0/ss_b_RNO_6/C  spi_mode_config_0/ss_b_RNO_6/Y  spi_mode_config_0/ss_b_RNO_4/C  spi_mode_config_0/ss_b_RNO_4/Y  spi_mode_config_0/ss_b_RNO_3/A  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/ss_b_RNO_6/A  spi_mode_config_0/ss_b_RNO_6/Y  spi_mode_config_0/ss_b_RNO_4/C  spi_mode_config_0/ss_b_RNO_4/Y  spi_mode_config_0/ss_b_RNO_3/A  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIR9U\[0\]/B  spi_master_0/sck_q_RNIR9U\[0\]/Y  spi_master_0/ctr_q_RNIT5DV\[2\]/A  spi_master_0/ctr_q_RNIT5DV\[2\]/Y  spi_master_0/state_q_RNIBF4F1\[1\]/A  spi_master_0/state_q_RNIBF4F1\[1\]/Y  spi_master_0/data_out_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIR9U\[0\]/B  spi_master_0/sck_q_RNIR9U\[0\]/Y  spi_master_0/ctr_q_RNIT5DV\[2\]/A  spi_master_0/ctr_q_RNIT5DV\[2\]/Y  spi_master_0/state_q_RNIBF4F1\[1\]/A  spi_master_0/state_q_RNIBF4F1\[1\]/Y  spi_master_0/data_out_q\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIR9U\[0\]/B  spi_master_0/sck_q_RNIR9U\[0\]/Y  spi_master_0/ctr_q_RNIT5DV\[2\]/A  spi_master_0/ctr_q_RNIT5DV\[2\]/Y  spi_master_0/state_q_RNIBF4F1\[1\]/A  spi_master_0/state_q_RNIBF4F1\[1\]/Y  spi_master_0/data_out_q\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  read_address_traversal_0/current_count_c6_s/B  read_address_traversal_0/current_count_c6_s/Y  read_address_traversal_0/current_count_RNO_0\[15\]/B  read_address_traversal_0/current_count_RNO_0\[15\]/Y  read_address_traversal_0/current_count_RNO\[15\]/B  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/C  spi_mode_config_0/rst_cntr_RNI7DQ6\[4\]/Y  spi_mode_config_0/rst_cntr_RNO\[5\]/A  spi_mode_config_0/rst_cntr_RNO\[5\]/Y  spi_mode_config_0/rst_cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/A  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  write_address_traversal_0/current_count_c19/A  write_address_traversal_0/current_count_c19/Y  write_address_traversal_0/current_count_c21/B  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[3\]/CLK  sdram_interface_0/read_counter\[3\]/Q  sdram_interface_0/read_counter_RNI24LH\[3\]/A  sdram_interface_0/read_counter_RNI24LH\[3\]/Y  sdram_interface_0/read_cycle_RNO/B  sdram_interface_0/read_cycle_RNO/Y  sdram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/ctr_q_RNI2SEU\[2\]/B  spi_master_0/ctr_q_RNI2SEU\[2\]/Y  spi_master_0/ctr_q_RNIT5DV\[2\]/B  spi_master_0/ctr_q_RNIT5DV\[2\]/Y  spi_master_0/state_q_RNO\[1\]/C  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[1\]/CLK  spi_master_0/ctr_q\[1\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/A  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/ctr_q_RNI2SEU\[2\]/B  spi_master_0/ctr_q_RNI2SEU\[2\]/Y  spi_master_0/ctr_q_RNIT5DV\[2\]/B  spi_master_0/ctr_q_RNIT5DV\[2\]/Y  spi_master_0/state_q_RNIBF4F1\[1\]/A  spi_master_0/state_q_RNIBF4F1\[1\]/Y  spi_master_0/data_out_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_13/A  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/A  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  read_address_traversal_0/current_count_RNO_2\[15\]/B  read_address_traversal_0/current_count_RNO_2\[15\]/Y  read_address_traversal_0/current_count_RNO_0\[15\]/C  read_address_traversal_0/current_count_RNO_0\[15\]/Y  read_address_traversal_0/current_count_RNO\[15\]/B  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/C  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/init_stage_RNITTSO\[1\]/A  read_buffer_0/init_stage_RNITTSO\[1\]/Y  read_buffer_0/init_wait\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/C  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/B  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNIVI3S\[20\]/B  timestamp_0/TIMESTAMP_RNIVI3S\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/A  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNO\[5\]/A  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/B  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/C  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/B  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/B  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/sck_q_RNI8ILG\[0\]/B  spi_master_0/sck_q_RNI8ILG\[0\]/Y  spi_master_0/sck_q_RNO_0\[1\]/B  spi_master_0/sck_q_RNO_0\[1\]/Y  spi_master_0/sck_q_RNO\[1\]/C  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/A  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNI8ILG\[0\]/A  spi_master_0/sck_q_RNI8ILG\[0\]/Y  spi_master_0/sck_q_RNO_0\[1\]/B  spi_master_0/sck_q_RNO_0\[1\]/Y  spi_master_0/sck_q_RNO\[1\]/C  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNI9JLG\[0\]/B  spi_master_0/sck_q_RNI9JLG\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/C  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/data_q_RNO\[6\]/S  spi_master_0/data_q_RNO\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/data_q_RNO\[7\]/S  spi_master_0/data_q_RNO\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/ctr_q_RNO\[0\]/B  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/data_q_RNO\[2\]/S  spi_master_0/data_q_RNO\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/data_q_RNO\[5\]/S  spi_master_0/data_q_RNO\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/data_q_RNO\[4\]/S  spi_master_0/data_q_RNO\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/data_q_RNO\[3\]/S  spi_master_0/data_q_RNO\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/data_q_RNO\[1\]/S  spi_master_0/data_q_RNO\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/data_q_RNO\[0\]/S  spi_master_0/data_q_RNO\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNIVI3S\[20\]/A  timestamp_0/TIMESTAMP_RNIVI3S\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/A  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  clock_div_1MHZ_10HZ_0/counter\[16\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/B  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_n3/A  write_address_traversal_0/current_count_n3/Y  write_address_traversal_0/current_count\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_n4/A  write_address_traversal_0/current_count_n4/Y  write_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  read_address_traversal_0/current_count_RNO_2\[15\]/A  read_address_traversal_0/current_count_RNO_2\[15\]/Y  read_address_traversal_0/current_count_RNO_0\[15\]/C  read_address_traversal_0/current_count_RNO_0\[15\]/Y  read_address_traversal_0/current_count_RNO\[15\]/B  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  read_address_traversal_0/current_count_c11/C  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n14/A  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[20\]/CLK  write_address_traversal_0/current_count\[20\]/Q  write_address_traversal_0/current_count_c21_0/B  write_address_traversal_0/current_count_c21_0/Y  write_address_traversal_0/current_count_c21/A  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/un1_sck_q_1_1_SUM1/B  spi_master_0/un1_sck_q_1_1_SUM1/Y  spi_master_0/sck_q_RNO_0\[1\]/A  spi_master_0/sck_q_RNO_0\[1\]/Y  spi_master_0/sck_q_RNO\[1\]/C  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIRKML\[0\]/C  read_buffer_0/init_stage_RNIRKML\[0\]/Y  read_buffer_0/read_cmd_RNO_2/C  read_buffer_0/read_cmd_RNO_2/Y  read_buffer_0/read_cmd_RNO_0/C  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNI9JLG\[0\]/A  spi_master_0/sck_q_RNI9JLG\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/C  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNI9JLG\[0\]/B  spi_master_0/sck_q_RNI9JLG\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/C  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNI9JLG\[0\]/B  spi_master_0/sck_q_RNI9JLG\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/C  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNI9JLG\[0\]/B  spi_master_0/sck_q_RNI9JLG\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/C  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNI9JLG\[0\]/B  spi_master_0/sck_q_RNI9JLG\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/C  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  read_address_traversal_0/current_count_RNO_1\[15\]/A  read_address_traversal_0/current_count_RNO_1\[15\]/Y  read_address_traversal_0/current_count_RNO_0\[15\]/A  read_address_traversal_0/current_count_RNO_0\[15\]/Y  read_address_traversal_0/current_count_RNO\[15\]/B  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[10\]/CLK  spi_mode_config_0/rst_cntr\[10\]/Q  spi_mode_config_0/ss_b_RNO_5/A  spi_mode_config_0/ss_b_RNO_5/Y  spi_mode_config_0/ss_b_RNO_3/C  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  read_address_traversal_0/current_count_c11/A  read_address_traversal_0/current_count_c11/Y  read_address_traversal_0/current_count_c13/B  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n14/A  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNO\[3\]/B  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  write_address_traversal_0/current_count_c13_0/A  write_address_traversal_0/current_count_c13_0/Y  write_address_traversal_0/current_count_c13/A  write_address_traversal_0/current_count_c13/Y  write_address_traversal_0/current_count_n15/B  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  read_address_traversal_0/current_count_RNO_1\[15\]/B  read_address_traversal_0/current_count_RNO_1\[15\]/Y  read_address_traversal_0/current_count_RNO_0\[15\]/A  read_address_traversal_0/current_count_RNO_0\[15\]/Y  read_address_traversal_0/current_count_RNO\[15\]/B  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/ctr_q_RNO\[2\]/C  spi_master_0/ctr_q_RNO\[2\]/Y  spi_master_0/ctr_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_master_0/ctr_q_RNO\[1\]/C  spi_master_0/ctr_q_RNO\[1\]/Y  spi_master_0/ctr_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[4\]/B  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNO\[4\]/B  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_c2/A  read_address_traversal_0/current_count_c2/Y  read_address_traversal_0/current_count_n3/A  read_address_traversal_0/current_count_n3/Y  read_address_traversal_0/current_count\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIULSV5N/C  sdram_interface_0/pwr_up_hold_RNIULSV5N/Y  sdram_interface_0/cke_RNO_0/C  sdram_interface_0/cke_RNO_0/Y  sdram_interface_0/cke/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[21\]/CLK  write_address_traversal_0/current_count\[21\]/Q  write_address_traversal_0/current_count_c21_0/A  write_address_traversal_0/current_count_c21_0/Y  write_address_traversal_0/current_count_c21/A  write_address_traversal_0/current_count_c21/Y  write_address_traversal_0/current_count_n23/B  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIRRK42\[5\]/B  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNI8ILG\[0\]/C  spi_master_0/sck_q_RNI8ILG\[0\]/Y  spi_master_0/sck_q_RNO_0\[1\]/B  spi_master_0/sck_q_RNO_0\[1\]/Y  spi_master_0/sck_q_RNO\[1\]/C  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[6\]/CLK  spi_mode_config_0/rst_cntr\[6\]/Q  spi_mode_config_0/rst_cntr_RNI2EF5\[6\]/B  spi_mode_config_0/rst_cntr_RNI2EF5\[6\]/Y  spi_mode_config_0/ss_b_RNO_2/C  spi_mode_config_0/ss_b_RNO_2/Y  spi_mode_config_0/ss_b_RNO/B  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/un1_write_count_I_15/B  memory_controller_0/un1_write_count_I_15/Y  memory_controller_0/un1_write_count_I_14/B  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNI9JLG\[1\]/A  spi_master_0/state_q_RNI9JLG\[1\]/Y  spi_master_0/state_q_RNIHDRV1\[0\]/B  spi_master_0/state_q_RNIHDRV1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[2\]/CLK  spi_master_0/ctr_q\[2\]/Q  spi_master_0/ctr_q_RNI2SEU\[2\]/A  spi_master_0/ctr_q_RNI2SEU\[2\]/Y  spi_master_0/ctr_q_RNIT5DV\[2\]/B  spi_master_0/ctr_q_RNIT5DV\[2\]/Y  spi_master_0/state_q_RNIBF4F1\[1\]/A  spi_master_0/state_q_RNIBF4F1\[1\]/Y  spi_master_0/data_out_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[3\]/CLK  spi_mode_config_0/rst_cntr\[3\]/Q  spi_mode_config_0/ss_b_RNO_4/B  spi_mode_config_0/ss_b_RNO_4/Y  spi_mode_config_0/ss_b_RNO_3/A  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI5DFL1\[9\]/B  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address\[11\]/CLK  sdram_interface_0/address\[11\]/Q  sdram_interface_0/address_RNO_2\[11\]/A  sdram_interface_0/address_RNO_2\[11\]/Y  sdram_interface_0/address_RNO_0\[11\]/A  sdram_interface_0/address_RNO_0\[11\]/Y  sdram_interface_0/address_RNO\[11\]/A  sdram_interface_0/address_RNO\[11\]/Y  sdram_interface_0/address\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[12\]/CLK  sdram_interface_0/address\[12\]/Q  sdram_interface_0/address_RNO_2\[12\]/A  sdram_interface_0/address_RNO_2\[12\]/Y  sdram_interface_0/address_RNO_0\[12\]/A  sdram_interface_0/address_RNO_0\[12\]/Y  sdram_interface_0/address_RNO\[12\]/A  sdram_interface_0/address_RNO\[12\]/Y  sdram_interface_0/address\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[0\]/CLK  sdram_interface_0/address\[0\]/Q  sdram_interface_0/address_RNO_2\[0\]/A  sdram_interface_0/address_RNO_2\[0\]/Y  sdram_interface_0/address_RNO_0\[0\]/A  sdram_interface_0/address_RNO_0\[0\]/Y  sdram_interface_0/address_RNO\[0\]/A  sdram_interface_0/address_RNO\[0\]/Y  sdram_interface_0/address\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[1\]/CLK  sdram_interface_0/address\[1\]/Q  sdram_interface_0/address_RNO_2\[1\]/A  sdram_interface_0/address_RNO_2\[1\]/Y  sdram_interface_0/address_RNO_0\[1\]/A  sdram_interface_0/address_RNO_0\[1\]/Y  sdram_interface_0/address_RNO\[1\]/A  sdram_interface_0/address_RNO\[1\]/Y  sdram_interface_0/address\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[2\]/CLK  sdram_interface_0/address\[2\]/Q  sdram_interface_0/address_RNO_2\[2\]/A  sdram_interface_0/address_RNO_2\[2\]/Y  sdram_interface_0/address_RNO_0\[2\]/A  sdram_interface_0/address_RNO_0\[2\]/Y  sdram_interface_0/address_RNO\[2\]/A  sdram_interface_0/address_RNO\[2\]/Y  sdram_interface_0/address\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[3\]/CLK  sdram_interface_0/address\[3\]/Q  sdram_interface_0/address_RNO_2\[3\]/A  sdram_interface_0/address_RNO_2\[3\]/Y  sdram_interface_0/address_RNO_0\[3\]/A  sdram_interface_0/address_RNO_0\[3\]/Y  sdram_interface_0/address_RNO\[3\]/A  sdram_interface_0/address_RNO\[3\]/Y  sdram_interface_0/address\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[4\]/CLK  sdram_interface_0/address\[4\]/Q  sdram_interface_0/address_RNO_2\[4\]/A  sdram_interface_0/address_RNO_2\[4\]/Y  sdram_interface_0/address_RNO_0\[4\]/A  sdram_interface_0/address_RNO_0\[4\]/Y  sdram_interface_0/address_RNO\[4\]/A  sdram_interface_0/address_RNO\[4\]/Y  sdram_interface_0/address\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[6\]/CLK  sdram_interface_0/address\[6\]/Q  sdram_interface_0/address_RNO_2\[6\]/A  sdram_interface_0/address_RNO_2\[6\]/Y  sdram_interface_0/address_RNO_0\[6\]/A  sdram_interface_0/address_RNO_0\[6\]/Y  sdram_interface_0/address_RNO\[6\]/A  sdram_interface_0/address_RNO\[6\]/Y  sdram_interface_0/address\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[7\]/CLK  sdram_interface_0/address\[7\]/Q  sdram_interface_0/address_RNO_2\[7\]/A  sdram_interface_0/address_RNO_2\[7\]/Y  sdram_interface_0/address_RNO_0\[7\]/A  sdram_interface_0/address_RNO_0\[7\]/Y  sdram_interface_0/address_RNO\[7\]/A  sdram_interface_0/address_RNO\[7\]/Y  sdram_interface_0/address\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/address\[8\]/CLK  sdram_interface_0/address\[8\]/Q  sdram_interface_0/address_RNO_2\[8\]/A  sdram_interface_0/address_RNO_2\[8\]/Y  sdram_interface_0/address_RNO_0\[8\]/A  sdram_interface_0/address_RNO_0\[8\]/Y  sdram_interface_0/address_RNO\[8\]/A  sdram_interface_0/address_RNO\[8\]/Y  sdram_interface_0/address\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNI9JLG\[0\]/C  spi_master_0/sck_q_RNI9JLG\[0\]/Y  spi_master_0/sck_q_RNIL00Q1\[0\]/C  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  read_address_traversal_0/current_count_c4/B  read_address_traversal_0/current_count_c4/Y  read_address_traversal_0/current_count_n6/B  read_address_traversal_0/current_count_n6/Y  read_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/pwr_up_hold_RNIEOLR6/B  sdram_interface_0/pwr_up_hold_RNIEOLR6/Y  sdram_interface_0/dqml_RNO_0/C  sdram_interface_0/dqml_RNO_0/Y  sdram_interface_0/dqml/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_c12_s/B  write_address_traversal_0/current_count_c12_s/Y  write_address_traversal_0/current_count_n13/A  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_1/A  read_buffer_0/un1_position_2_I_1/Y  read_buffer_0/un1_position_2_I_10/B  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[10\]/CLK  spi_mode_config_0/rst_cntr\[10\]/Q  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/A  spi_mode_config_0/rst_cntr_RNIHRSJ\[10\]/Y  spi_mode_config_0/ss_b_RNO_3/B  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNO\[4\]/A  spi_mode_config_0/rst_cntr_RNO\[4\]/Y  spi_mode_config_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[2\]/CLK  sdram_interface_0/init_counter\[2\]/Q  sdram_interface_0/init_counter_RNIPA8S\[2\]/C  sdram_interface_0/init_counter_RNIPA8S\[2\]/Y  sdram_interface_0/init_counter_RNO\[2\]/A  sdram_interface_0/init_counter_RNO\[2\]/Y  sdram_interface_0/init_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/un1_sck_q_1_1_SUM1/A  spi_master_0/un1_sck_q_1_1_SUM1/Y  spi_master_0/sck_q_RNO_0\[1\]/A  spi_master_0/sck_q_RNO_0\[1\]/Y  spi_master_0/sck_q_RNO\[1\]/C  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  read_address_traversal_0/current_count_c8_s/B  read_address_traversal_0/current_count_c8_s/Y  read_address_traversal_0/current_count_n9/A  read_address_traversal_0/current_count_n9/Y  read_address_traversal_0/current_count\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[4\]/CLK  spi_mode_config_0/rst_cntr\[4\]/Q  spi_mode_config_0/ss_b_RNO_4/A  spi_mode_config_0/ss_b_RNO_4/Y  spi_mode_config_0/ss_b_RNO_3/A  spi_mode_config_0/ss_b_RNO_3/Y  spi_mode_config_0/ss_b_RNO/C  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  write_address_traversal_0/current_count_n2/A  write_address_traversal_0/current_count_n2/Y  write_address_traversal_0/current_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/sck_q_RNI8ILG\[0\]/B  spi_master_0/sck_q_RNI8ILG\[0\]/Y  spi_master_0/state_q_RNO\[0\]/C  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[0\]/CLK  sdram_interface_0/init_counter\[0\]/Q  sdram_interface_0/init_counter_RNIN88S\[0\]/C  sdram_interface_0/init_counter_RNIN88S\[0\]/Y  sdram_interface_0/init_counter_RNO\[0\]/A  sdram_interface_0/init_counter_RNO\[0\]/Y  sdram_interface_0/init_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[1\]/CLK  sdram_interface_0/init_counter\[1\]/Q  sdram_interface_0/init_counter_RNIO98S\[1\]/C  sdram_interface_0/init_counter_RNIO98S\[1\]/Y  sdram_interface_0/init_counter_RNO\[1\]/A  sdram_interface_0/init_counter_RNO\[1\]/Y  sdram_interface_0/init_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G_0\[2\]/B  memory_controller_0/write_count_RNIV25G_0\[2\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G_0\[2\]/B  memory_controller_0/write_count_RNIV25G_0\[2\]/Y  memory_controller_0/write_count_RNO\[0\]/A  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/sck_q_RNI8ILG\[0\]/B  spi_master_0/sck_q_RNI8ILG\[0\]/Y  spi_master_0/mosi_q_RNO/C  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  write_address_traversal_0/current_count_c3_0/B  write_address_traversal_0/current_count_c3_0/Y  write_address_traversal_0/current_count_n4/B  write_address_traversal_0/current_count_n4/Y  write_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNO_1\[1\]/B  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[3\]/A  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address\[9\]/CLK  sdram_interface_0/address\[9\]/Q  sdram_interface_0/address_RNO_1\[9\]/A  sdram_interface_0/address_RNO_1\[9\]/Y  sdram_interface_0/address_RNO_0\[9\]/A  sdram_interface_0/address_RNO_0\[9\]/Y  sdram_interface_0/address_RNO\[9\]/C  sdram_interface_0/address_RNO\[9\]/Y  sdram_interface_0/address\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[0\]/S  read_buffer_0/byte_out_RNO_1\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/B  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[1\]/S  read_buffer_0/byte_out_RNO_1\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/B  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[2\]/S  read_buffer_0/byte_out_RNO_1\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/B  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[3\]/S  read_buffer_0/byte_out_RNO_1\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/B  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[4\]/S  read_buffer_0/byte_out_RNO_1\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/B  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[5\]/S  read_buffer_0/byte_out_RNO_1\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/B  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[6\]/S  read_buffer_0/byte_out_RNO_1\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/B  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[7\]/S  read_buffer_0/byte_out_RNO_1\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/B  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[1\]/S  read_buffer_0/byte_out_RNO_0\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/A  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[2\]/S  read_buffer_0/byte_out_RNO_0\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/A  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[0\]/S  read_buffer_0/byte_out_RNO_0\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/A  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[3\]/S  read_buffer_0/byte_out_RNO_0\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/A  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[4\]/S  read_buffer_0/byte_out_RNO_0\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/A  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[5\]/S  read_buffer_0/byte_out_RNO_0\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/A  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[6\]/S  read_buffer_0/byte_out_RNO_0\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/A  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[7\]/S  read_buffer_0/byte_out_RNO_0\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/A  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_11/A  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_16/C  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_25/A  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/dread_cl_1\[0\]/CLK  sdram_interface_0/dread_cl_1\[0\]/Q  sdram_interface_0/dread_cl_1_RNO_0\[0\]/C  sdram_interface_0/dread_cl_1_RNO_0\[0\]/Y  sdram_interface_0/dread_cl_1_RNO\[0\]/A  sdram_interface_0/dread_cl_1_RNO\[0\]/Y  sdram_interface_0/dread_cl_1\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/read_counter\[0\]/CLK  sdram_interface_0/read_counter\[0\]/Q  sdram_interface_0/read_counter_RNIV0LH\[0\]/C  sdram_interface_0/read_counter_RNIV0LH\[0\]/Y  sdram_interface_0/read_counter_RNO\[0\]/A  sdram_interface_0/read_counter_RNO\[0\]/Y  sdram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[21\]/CLK  read_address_traversal_0/current_count\[21\]/Q  read_address_traversal_0/current_count_c21_s/B  read_address_traversal_0/current_count_c21_s/Y  read_address_traversal_0/current_count_n22/A  read_address_traversal_0/current_count_n22/Y  read_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNO\[3\]/B  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/busy/CLK  sdram_interface_0/busy/Q  sdram_interface_0/busy_RNO_0/B  sdram_interface_0/busy_RNO_0/Y  sdram_interface_0/busy_RNO/C  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI9P9K/B  memory_controller_0/busy_hold_RNI9P9K/Y  memory_controller_0/busy_hold_RNIP2L79/C  memory_controller_0/busy_hold_RNIP2L79/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/un1_sck_q_1_1_SUM1/B  spi_master_0/un1_sck_q_1_1_SUM1/Y  spi_master_0/mosi_q_RNO/A  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/read_cmd_RNO_2/A  read_buffer_0/read_cmd_RNO_2/Y  read_buffer_0/read_cmd_RNO_0/C  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/write_counter_RNIF64O\[1\]/C  sdram_interface_0/write_counter_RNIF64O\[1\]/Y  sdram_interface_0/write_counter_RNO\[1\]/A  sdram_interface_0/write_counter_RNO\[1\]/Y  sdram_interface_0/write_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/init_counter\[3\]/CLK  sdram_interface_0/init_counter\[3\]/Q  sdram_interface_0/init_counter_RNIQB8S\[3\]/C  sdram_interface_0/init_counter_RNIQB8S\[3\]/Y  sdram_interface_0/init_counter_RNO\[3\]/A  sdram_interface_0/init_counter_RNO\[3\]/Y  sdram_interface_0/init_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[7\]/CLK  spi_mode_config_0/rst_cntr\[7\]/Q  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/A  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[10\]/A  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_c1/B  read_address_traversal_0/current_count_c1/Y  read_address_traversal_0/current_count_n2/A  read_address_traversal_0/current_count_n2/Y  read_address_traversal_0/current_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[2\]/CLK  sdram_interface_0/write_counter\[2\]/Q  sdram_interface_0/write_counter_RNIG74O\[2\]/C  sdram_interface_0/write_counter_RNIG74O\[2\]/Y  sdram_interface_0/write_counter_RNO\[2\]/A  sdram_interface_0/write_counter_RNO\[2\]/Y  sdram_interface_0/write_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/state_q_RNO_0\[1\]/A  spi_master_0/state_q_RNO_0\[1\]/Y  spi_master_0/state_q_RNO\[1\]/A  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/B  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNI343G2\[6\]/B  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/state_q_RNO_0\[1\]/B  spi_master_0/state_q_RNO_0\[1\]/Y  spi_master_0/state_q_RNO\[1\]/A  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[10\]/CLK  spi_mode_config_0/rst_cntr\[10\]/Q  spi_mode_config_0/ss_b_RNO_2/A  spi_mode_config_0/ss_b_RNO_2/Y  spi_mode_config_0/ss_b_RNO/B  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/B  spi_mode_config_0/rst_cntr_RNIEU24\[2\]/Y  spi_mode_config_0/rst_cntr_RNO\[3\]/A  spi_mode_config_0/rst_cntr_RNO\[3\]/Y  spi_mode_config_0/rst_cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNO\[2\]/B  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[8\]/CLK  spi_mode_config_0/rst_cntr\[8\]/Q  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/B  spi_mode_config_0/rst_cntr_RNI5N9C\[8\]/Y  spi_mode_config_0/rst_cntr_RNO\[10\]/A  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address\[10\]/CLK  sdram_interface_0/address\[10\]/Q  sdram_interface_0/address_RNO_1\[10\]/A  sdram_interface_0/address_RNO_1\[10\]/Y  sdram_interface_0/address_RNO_0\[10\]/A  sdram_interface_0/address_RNO_0\[10\]/Y  sdram_interface_0/address_RNO\[10\]/A  sdram_interface_0/address_RNO\[10\]/Y  sdram_interface_0/address\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNIVHNJ/A  sdram_interface_0/pwr_up_hold_RNIVHNJ/Y  sdram_interface_0/busy_RNO/B  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[3\]/CLK  sdram_interface_0/write_counter\[3\]/Q  sdram_interface_0/write_counter_RNIH84O\[3\]/C  sdram_interface_0/write_counter_RNIH84O\[3\]/Y  sdram_interface_0/write_counter_RNO\[3\]/A  sdram_interface_0/write_counter_RNO\[3\]/Y  sdram_interface_0/write_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_12/B  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_23/B  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_17/B  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_26/B  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNO_1\[1\]/C  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIBF4F1\[1\]/B  spi_master_0/state_q_RNIBF4F1\[1\]/Y  spi_master_0/data_out_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIIVPL1\[10\]/B  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO_0\[8\]/A  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/ss_b_RNO_1/A  spi_mode_config_0/ss_b_RNO_1/Y  spi_mode_config_0/ss_b_RNO/A  spi_mode_config_0/ss_b_RNO/Y  spi_mode_config_0/ss_b/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/B  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  read_address_traversal_0/current_count_c13/C  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n14/A  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/B  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/start_b/CLK  spi_mode_config_0/start_b/Q  spi_master_0/state_q_RNO_1\[1\]/A  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNO_0\[12\]/A  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/A  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/ctr_q_RNO\[2\]/A  spi_master_0/ctr_q_RNO\[2\]/Y  spi_master_0/ctr_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/start_b/CLK  spi_mode_config_0/start_b/Q  spi_master_0/sck_q_RNIL00Q1\[0\]/A  spi_master_0/sck_q_RNIL00Q1\[0\]/Y  spi_master_0/data_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/C  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_36/C  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_19/C  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/C  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  read_address_traversal_0/current_count_c13/A  read_address_traversal_0/current_count_c13/Y  read_address_traversal_0/current_count_n14/A  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/B  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/B  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/B  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/B  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/C  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/C  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/A  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNO_0\[1\]/C  spi_master_0/state_q_RNO_0\[1\]/Y  spi_master_0/state_q_RNO\[1\]/A  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNO\[1\]/B  timestamp_0/TIMESTAMP_RNO\[1\]/Y  timestamp_0/TIMESTAMP\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_40/B  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_43/B  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNO\[4\]/A  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNO\[3\]/B  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/A  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNO\[8\]/A  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNO\[11\]/A  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO\[19\]/A  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNO\[7\]/B  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNO\[6\]/B  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNO\[9\]/B  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNO\[10\]/B  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO\[18\]/B  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNO\[14\]/A  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  write_address_traversal_0/current_count_n10/A  write_address_traversal_0/current_count_n10/Y  write_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  write_address_traversal_0/current_count_n8/A  write_address_traversal_0/current_count_n8/Y  write_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO\[17\]/A  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/un1_position_2_I_10/A  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  write_address_traversal_0/current_count_n9/B  write_address_traversal_0/current_count_n9/Y  write_address_traversal_0/current_count\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  write_address_traversal_0/current_count_n7/B  write_address_traversal_0/current_count_n7/Y  write_address_traversal_0/current_count\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNO\[5\]/B  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO\[16\]/B  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/B  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  write_address_traversal_0/current_count_n3/B  write_address_traversal_0/current_count_n3/Y  write_address_traversal_0/current_count\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNO_0\[1\]/B  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/B  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  write_address_traversal_0/current_count_n12/A  write_address_traversal_0/current_count_n12/Y  write_address_traversal_0/current_count\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  write_address_traversal_0/current_count_n6/A  write_address_traversal_0/current_count_n6/Y  write_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  read_address_traversal_0/current_count_n11/A  read_address_traversal_0/current_count_n11/Y  read_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  read_address_traversal_0/current_count_n13/A  read_address_traversal_0/current_count_n13/Y  read_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO\[21\]/A  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  write_address_traversal_0/current_count_n2/B  write_address_traversal_0/current_count_n2/Y  write_address_traversal_0/current_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  write_address_traversal_0/current_count_n11/B  write_address_traversal_0/current_count_n11/Y  write_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  write_address_traversal_0/current_count_n5/B  write_address_traversal_0/current_count_n5/Y  write_address_traversal_0/current_count\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  read_address_traversal_0/current_count_n10/B  read_address_traversal_0/current_count_n10/Y  read_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  read_address_traversal_0/current_count_n12/B  read_address_traversal_0/current_count_n12/Y  read_address_traversal_0/current_count\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO\[20\]/B  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/sck_q_RNO\[0\]/B  spi_master_0/sck_q_RNO\[0\]/Y  spi_master_0/sck_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/sck_q_RNO\[1\]/B  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  timestamp_0/TIMESTAMP_RNO\[23\]/A  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  read_address_traversal_0/current_count_n8/A  read_address_traversal_0/current_count_n8/Y  read_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  read_address_traversal_0/current_count_n17/A  read_address_traversal_0/current_count_n17/Y  read_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_I_9/A  memory_controller_0/un1_write_count_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  read_address_traversal_0/current_count_n4/B  read_address_traversal_0/current_count_n4/Y  read_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  read_address_traversal_0/current_count_n7/B  read_address_traversal_0/current_count_n7/Y  read_address_traversal_0/current_count\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_9/B  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  read_address_traversal_0/current_count_n16/B  read_address_traversal_0/current_count_n16/Y  read_address_traversal_0/current_count\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_45/C  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/A  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_8/A  read_buffer_0/un1_position_2_I_8/Y  read_buffer_0/position\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[0\]/S  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[1\]/S  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[2\]/S  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[3\]/S  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[4\]/S  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[5\]/S  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[6\]/S  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[7\]/S  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNO\[6\]/B  spi_mode_config_0/rst_cntr_RNO\[6\]/Y  spi_mode_config_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[3\]/CLK  spi_mode_config_0/rst_cntr\[3\]/Q  spi_mode_config_0/rst_cntr_RNO\[4\]/B  spi_mode_config_0/rst_cntr_RNO\[4\]/Y  spi_mode_config_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[14\]/CLK  write_address_traversal_0/current_count\[14\]/Q  write_address_traversal_0/current_count_n15/A  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  read_address_traversal_0/current_count_n6/A  read_address_traversal_0/current_count_n6/Y  read_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  read_address_traversal_0/current_count_n19/A  read_address_traversal_0/current_count_n19/Y  read_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  read_address_traversal_0/current_count_n21/A  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  write_address_traversal_0/current_count_n19/A  write_address_traversal_0/current_count_n19/Y  write_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[20\]/CLK  write_address_traversal_0/current_count\[20\]/Q  write_address_traversal_0/current_count_n21/A  write_address_traversal_0/current_count_n21/Y  write_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  write_address_traversal_0/current_count_n1/B  write_address_traversal_0/current_count_n1/Y  write_address_traversal_0/current_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_n1/B  read_address_traversal_0/current_count_n1/Y  read_address_traversal_0/current_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[14\]/CLK  write_address_traversal_0/current_count\[14\]/Q  write_address_traversal_0/current_count_n14/B  write_address_traversal_0/current_count_n14/Y  write_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  read_address_traversal_0/current_count_n5/B  read_address_traversal_0/current_count_n5/Y  read_address_traversal_0/current_count\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  read_address_traversal_0/current_count_n3/B  read_address_traversal_0/current_count_n3/Y  read_address_traversal_0/current_count\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  read_address_traversal_0/current_count_n2/B  read_address_traversal_0/current_count_n2/Y  read_address_traversal_0/current_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[5\]/CLK  spi_mode_config_0/rst_cntr\[5\]/Q  spi_mode_config_0/rst_cntr_RNO\[5\]/B  spi_mode_config_0/rst_cntr_RNO\[5\]/Y  spi_mode_config_0/rst_cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[3\]/CLK  spi_mode_config_0/rst_cntr\[3\]/Q  spi_mode_config_0/rst_cntr_RNO\[3\]/B  spi_mode_config_0/rst_cntr_RNO\[3\]/Y  spi_mode_config_0/rst_cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  read_address_traversal_0/current_count_n14/B  read_address_traversal_0/current_count_n14/Y  read_address_traversal_0/current_count\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_5/B  clock_div_1MHZ_10HZ_0/un5_counter_I_5/Y  clock_div_1MHZ_10HZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_35/B  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  read_address_traversal_0/current_count_n18/B  read_address_traversal_0/current_count_n18/Y  read_address_traversal_0/current_count\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  read_address_traversal_0/current_count_n20/B  read_address_traversal_0/current_count_n20/Y  read_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  write_address_traversal_0/current_count_n18/B  write_address_traversal_0/current_count_n18/Y  write_address_traversal_0/current_count\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[20\]/CLK  write_address_traversal_0/current_count\[20\]/Q  write_address_traversal_0/current_count_n20/B  write_address_traversal_0/current_count_n20/Y  write_address_traversal_0/current_count\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNO\[2\]/B  spi_mode_config_0/rst_cntr_RNO\[2\]/Y  spi_mode_config_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/mosi_q_RNO/B  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[7\]/CLK  spi_mode_config_0/rst_cntr\[7\]/Q  spi_mode_config_0/rst_cntr_RNO\[8\]/B  spi_mode_config_0/rst_cntr_RNO\[8\]/Y  spi_mode_config_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO\[1\]/B  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[22\]/CLK  write_address_traversal_0/current_count\[22\]/Q  write_address_traversal_0/current_count_n23/A  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[7\]/CLK  spi_mode_config_0/rst_cntr\[7\]/Q  spi_mode_config_0/rst_cntr_RNO\[7\]/B  spi_mode_config_0/rst_cntr_RNO\[7\]/Y  spi_mode_config_0/rst_cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_7/B  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_14/B  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_20/B  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_28/B  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_37/B  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[22\]/CLK  write_address_traversal_0/current_count\[22\]/Q  write_address_traversal_0/current_count_n22/B  write_address_traversal_0/current_count_n22/Y  write_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNIHDRV1\[0\]/A  spi_master_0/state_q_RNIHDRV1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sdram_interface_0/write_counter_3\[0\]/CLK  sdram_interface_0/write_counter_3\[0\]/Q  sdram_interface_0/write_counter_3_RNI0R8G\[0\]/A  sdram_interface_0/write_counter_3_RNI0R8G\[0\]/Y  sdram_interface_0/write_counter_3_RNO\[0\]/A  sdram_interface_0/write_counter_3_RNO\[0\]/Y  sdram_interface_0/write_counter_3\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[0\]/A  timestamp_0/TIMESTAMP_RNO\[0\]/Y  timestamp_0/TIMESTAMP\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[1\]/A  timestamp_0/TIMESTAMP_RNO\[1\]/Y  timestamp_0/TIMESTAMP\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[6\]/CLK  memory_controller_0/schedule\[6\]/Q  memory_controller_0/schedule_RNI942C2\[6\]/C  memory_controller_0/schedule_RNI942C2\[6\]/Y  memory_controller_0/schedule_RNO\[4\]/A  memory_controller_0/schedule_RNO\[4\]/Y  memory_controller_0/schedule\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[7\]/CLK  memory_controller_0/schedule\[7\]/Q  memory_controller_0/schedule_RNIA52C2\[7\]/C  memory_controller_0/schedule_RNIA52C2\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[1\]/CLK  spi_mode_config_0/rst_cntr\[1\]/Q  spi_mode_config_0/rst_cntr_RNO\[2\]/A  spi_mode_config_0/rst_cntr_RNO\[2\]/Y  spi_mode_config_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/un1_write_count_I_14/A  memory_controller_0/un1_write_count_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[1\]/CLK  spi_mode_config_0/rst_cntr\[1\]/Q  spi_mode_config_0/rst_cntr_RNO\[1\]/B  spi_mode_config_0/rst_cntr_RNO\[1\]/Y  spi_mode_config_0/rst_cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNO\[8\]/C  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/C  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNO_1\[8\]/A  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNO\[5\]/B  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO\[7\]/B  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNO\[6\]/B  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/C  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNO\[4\]/C  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO\[15\]/C  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNO\[0\]/B  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNO\[1\]/B  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNO\[8\]/B  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNO\[10\]/B  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNO\[11\]/B  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNO\[9\]/B  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[0\]/CLK  spi_mode_config_0/byte_out_b\[0\]/Q  spi_master_0/data_q_RNO\[0\]/B  spi_master_0/data_q_RNO\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNO\[0\]/A  read_buffer_0/init_stage_RNO\[0\]/Y  read_buffer_0/init_stage\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/address\[5\]/CLK  sdram_interface_0/address\[5\]/Q  sdram_interface_0/address_RNO_0\[5\]/A  sdram_interface_0/address_RNO_0\[5\]/Y  sdram_interface_0/address_RNO\[5\]/A  sdram_interface_0/address_RNO\[5\]/Y  sdram_interface_0/address\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNO\[11\]/C  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  write_address_traversal_0/current_count_n10/C  write_address_traversal_0/current_count_n10/Y  write_address_traversal_0/current_count\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  write_address_traversal_0/current_count_n8/C  write_address_traversal_0/current_count_n8/Y  write_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNO\[19\]/C  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO\[21\]/C  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[9\]/CLK  spi_mode_config_0/rst_cntr\[9\]/Q  spi_mode_config_0/rst_cntr_RNO\[10\]/B  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  read_buffer_0/byte_out_cl_RNO\[0\]/A  read_buffer_0/byte_out_cl_RNO\[0\]/Y  read_buffer_0/byte_out_cl\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[2\]/CLK  spi_mode_config_0/byte_out_b\[2\]/Q  spi_master_0/data_q_RNO\[2\]/B  spi_master_0/data_q_RNO\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[3\]/CLK  spi_mode_config_0/byte_out_b\[3\]/Q  spi_master_0/data_q_RNO\[3\]/B  spi_master_0/data_q_RNO\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNO\[0\]/C  spi_master_0/sck_q_RNO\[0\]/Y  spi_master_0/sck_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_32/B  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[12\]/CLK  orbit_control_0/cntr\[12\]/Q  orbit_control_0/cntr_RNO_1\[12\]/A  orbit_control_0/cntr_RNO_1\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/C  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/start_b/CLK  spi_mode_config_0/start_b/Q  spi_master_0/state_q_RNO\[0\]/A  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNO\[14\]/C  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  write_address_traversal_0/current_count_n3/C  write_address_traversal_0/current_count_n3/Y  write_address_traversal_0/current_count\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  write_address_traversal_0/current_count_n12/C  write_address_traversal_0/current_count_n12/Y  write_address_traversal_0/current_count\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  write_address_traversal_0/current_count_n4/C  write_address_traversal_0/current_count_n4/Y  write_address_traversal_0/current_count\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  write_address_traversal_0/current_count_n6/C  write_address_traversal_0/current_count_n6/Y  write_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  read_address_traversal_0/current_count_n13/C  read_address_traversal_0/current_count_n13/Y  read_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  read_address_traversal_0/current_count_n9/C  read_address_traversal_0/current_count_n9/Y  read_address_traversal_0/current_count\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  read_address_traversal_0/current_count_n11/C  read_address_traversal_0/current_count_n11/Y  read_address_traversal_0/current_count\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNO\[17\]/C  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[4\]/CLK  spi_mode_config_0/byte_out_b\[4\]/Q  spi_master_0/data_q_RNO\[4\]/B  spi_master_0/data_q_RNO\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[5\]/CLK  spi_mode_config_0/byte_out_b\[5\]/Q  spi_master_0/data_q_RNO\[5\]/B  spi_master_0/data_q_RNO\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  write_address_traversal_0/current_count_RNO\[0\]/A  write_address_traversal_0/current_count_RNO\[0\]/Y  write_address_traversal_0/current_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  read_address_traversal_0/current_count_RNO\[0\]/A  read_address_traversal_0/current_count_RNO\[0\]/Y  read_address_traversal_0/current_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  write_address_traversal_0/current_count_n13/C  write_address_traversal_0/current_count_n13/Y  write_address_traversal_0/current_count\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  read_address_traversal_0/current_count_n8/C  read_address_traversal_0/current_count_n8/Y  read_address_traversal_0/current_count\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNO\[0\]/C  read_buffer_0/init_stage_RNO\[0\]/Y  read_buffer_0/init_stage\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[10\]/CLK  spi_mode_config_0/rst_cntr\[10\]/Q  spi_mode_config_0/rst_cntr_RNO\[10\]/C  spi_mode_config_0/rst_cntr_RNO\[10\]/Y  spi_mode_config_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[17\]/CLK  read_address_traversal_0/current_count\[17\]/Q  read_address_traversal_0/current_count_n17/C  read_address_traversal_0/current_count_n17/Y  read_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[6\]/CLK  spi_mode_config_0/byte_out_b\[6\]/Q  spi_master_0/data_q_RNO\[6\]/B  spi_master_0/data_q_RNO\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[7\]/CLK  spi_mode_config_0/byte_out_b\[7\]/Q  spi_master_0/data_q_RNO\[7\]/B  spi_master_0/data_q_RNO\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNO\[1\]/A  spi_master_0/ctr_q_RNO\[1\]/Y  spi_master_0/ctr_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNO\[0\]/A  spi_mode_config_0/rst_cntr_RNO\[0\]/Y  spi_mode_config_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[0\]/CLK  spi_mode_config_0/rst_cntr\[0\]/Q  spi_mode_config_0/rst_cntr_RNO\[1\]/A  spi_mode_config_0/rst_cntr_RNO\[1\]/Y  spi_mode_config_0/rst_cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  timestamp_0/TIMESTAMP_RNO\[23\]/C  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  write_address_traversal_0/current_count_n1/A  write_address_traversal_0/current_count_n1/Y  write_address_traversal_0/current_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[15\]/CLK  write_address_traversal_0/current_count\[15\]/Q  write_address_traversal_0/current_count_n15/C  write_address_traversal_0/current_count_n15/Y  write_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[1\]/CLK  read_address_traversal_0/current_count\[1\]/Q  read_address_traversal_0/current_count_n1/A  read_address_traversal_0/current_count_n1/Y  read_address_traversal_0/current_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  read_address_traversal_0/current_count_n6/C  read_address_traversal_0/current_count_n6/Y  read_address_traversal_0/current_count\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[15\]/CLK  read_address_traversal_0/current_count\[15\]/Q  read_address_traversal_0/current_count_RNO\[15\]/C  read_address_traversal_0/current_count_RNO\[15\]/Y  read_address_traversal_0/current_count\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[4\]/CLK  spi_mode_config_0/rst_cntr\[4\]/Q  spi_mode_config_0/rst_cntr_RNO\[4\]/C  spi_mode_config_0/rst_cntr_RNO\[4\]/Y  spi_mode_config_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/un1_write_count_I_12/A  memory_controller_0/un1_write_count_I_12/Y  memory_controller_0/write_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  write_address_traversal_0/current_count_n16/C  write_address_traversal_0/current_count_n16/Y  write_address_traversal_0/current_count\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[6\]/CLK  spi_mode_config_0/rst_cntr\[6\]/Q  spi_mode_config_0/rst_cntr_RNO\[6\]/C  spi_mode_config_0/rst_cntr_RNO\[6\]/Y  spi_mode_config_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[22\]/CLK  read_address_traversal_0/current_count\[22\]/Q  read_address_traversal_0/current_count_n22/C  read_address_traversal_0/current_count_n22/Y  read_address_traversal_0/current_count\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[17\]/CLK  write_address_traversal_0/current_count\[17\]/Q  write_address_traversal_0/current_count_n17/C  write_address_traversal_0/current_count_n17/Y  write_address_traversal_0/current_count\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  read_address_traversal_0/current_count_n19/C  read_address_traversal_0/current_count_n19/Y  read_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[21\]/CLK  read_address_traversal_0/current_count\[21\]/Q  read_address_traversal_0/current_count_n21/C  read_address_traversal_0/current_count_n21/Y  read_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[19\]/CLK  write_address_traversal_0/current_count\[19\]/Q  write_address_traversal_0/current_count_n19/C  write_address_traversal_0/current_count_n19/Y  write_address_traversal_0/current_count\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[21\]/CLK  write_address_traversal_0/current_count\[21\]/Q  write_address_traversal_0/current_count_n21/C  write_address_traversal_0/current_count_n21/Y  write_address_traversal_0/current_count\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_4/A  clock_div_1MHZ_10HZ_0/un5_counter_I_4/Y  clock_div_1MHZ_10HZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO\[0\]/B  read_buffer_0/init_wait_RNO\[0\]/Y  read_buffer_0/init_wait\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  clock_div_1MHZ_10HZ_0/counter\[16\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_46/B  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_5/A  clock_div_1MHZ_10HZ_0/un5_counter_I_5/Y  clock_div_1MHZ_10HZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[2\]/CLK  spi_mode_config_0/rst_cntr\[2\]/Q  spi_mode_config_0/rst_cntr_RNO\[2\]/C  spi_mode_config_0/rst_cntr_RNO\[2\]/Y  spi_mode_config_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNO\[4\]/A  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[1\]/CLK  spi_mode_config_0/byte_out_b\[1\]/Q  spi_master_0/data_q_RNO\[1\]/B  spi_master_0/data_q_RNO\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNO\[0\]/A  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[23\]/CLK  write_address_traversal_0/current_count\[23\]/Q  write_address_traversal_0/current_count_n23/C  write_address_traversal_0/current_count_n23/Y  write_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[23\]/CLK  read_address_traversal_0/current_count\[23\]/Q  read_address_traversal_0/current_count_RNO\[23\]/C  read_address_traversal_0/current_count_RNO\[23\]/Y  read_address_traversal_0/current_count\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[9\]/CLK  spi_mode_config_0/rst_cntr\[9\]/Q  spi_mode_config_0/rst_cntr_RNO\[9\]/A  spi_mode_config_0/rst_cntr_RNO\[9\]/Y  spi_mode_config_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/rst_cntr\[8\]/CLK  spi_mode_config_0/rst_cntr\[8\]/Q  spi_mode_config_0/rst_cntr_RNO\[8\]/C  spi_mode_config_0/rst_cntr_RNO\[8\]/Y  spi_mode_config_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNO\[7\]/A  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNO\[6\]/A  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNO\[3\]/A  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNO\[1\]/A  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_up_hold/CLK  sdram_interface_0/pwr_up_hold/Q  sdram_interface_0/pwr_up_hold_RNO/A  sdram_interface_0/pwr_up_hold_RNO/Y  sdram_interface_0/pwr_up_hold/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNO\[0\]/B  orbit_control_0/cntr_RNO\[0\]/Y  orbit_control_0/cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/pwr_stabalize/CLK  sdram_interface_0/pwr_stabalize/Q  sdram_interface_0/pwr_stabalize_RNO/A  sdram_interface_0/pwr_stabalize_RNO/Y  sdram_interface_0/pwr_stabalize/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[1\]/CLK  spi_master_0/ctr_q\[1\]/Q  spi_master_0/ctr_q_RNO\[1\]/B  spi_master_0/ctr_q_RNO\[1\]/Y  spi_master_0/ctr_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[2\]/CLK  spi_master_0/ctr_q\[2\]/Q  spi_master_0/ctr_q_RNO\[2\]/B  spi_master_0/ctr_q_RNO\[2\]/Y  spi_master_0/ctr_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[4\]/CLK  spi_master_0/data_q\[4\]/Q  spi_master_0/data_q_RNO\[5\]/A  spi_master_0/data_q_RNO\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[5\]/CLK  spi_master_0/data_q\[5\]/Q  spi_master_0/data_q_RNO\[6\]/A  spi_master_0/data_q_RNO\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[6\]/CLK  spi_master_0/data_q\[6\]/Q  spi_master_0/data_q_RNO\[7\]/A  spi_master_0/data_q_RNO\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[0\]/CLK  spi_master_0/data_q\[0\]/Q  spi_master_0/data_q_RNO\[1\]/A  spi_master_0/data_q_RNO\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[1\]/CLK  spi_master_0/data_q\[1\]/Q  spi_master_0/data_q_RNO\[2\]/A  spi_master_0/data_q_RNO\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[2\]/CLK  spi_master_0/data_q\[2\]/Q  spi_master_0/data_q_RNO\[3\]/A  spi_master_0/data_q_RNO\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[3\]/CLK  spi_master_0/data_q\[3\]/Q  spi_master_0/data_q_RNO\[4\]/A  spi_master_0/data_q_RNO\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNO/C  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[1\]/CLK  orbit_control_0/cntr\[1\]/Q  orbit_control_0/cntr_RNO\[1\]/A  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[2\]/CLK  orbit_control_0/cntr\[2\]/Q  orbit_control_0/cntr_RNO\[2\]/A  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[3\]/CLK  orbit_control_0/cntr\[3\]/Q  orbit_control_0/cntr_RNO\[3\]/A  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[4\]/CLK  orbit_control_0/cntr\[4\]/Q  orbit_control_0/cntr_RNO\[4\]/A  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[5\]/CLK  orbit_control_0/cntr\[5\]/Q  orbit_control_0/cntr_RNO\[5\]/A  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/next_write/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/next_read/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sdram_interface_0/write_counter\[1\]/CLK  sdram_interface_0/write_counter\[1\]/Q  sdram_interface_0/weVAL/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[7\]/CLK  spi_master_0/data_q\[7\]/Q  spi_master_0/data_out_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[4\]/CLK  spi_master_0/data_q\[4\]/Q  spi_master_0/data_out_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[5\]/CLK  spi_master_0/data_q\[5\]/Q  spi_master_0/data_out_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[6\]/CLK  spi_master_0/data_q\[6\]/Q  spi_master_0/data_out_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[7\]/CLK  spi_master_0/data_q\[7\]/Q  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/state_b_RNI0PEK1\[1\]/B  spi_mode_config_0/state_b_RNI0PEK1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/state_b_RNI0PEK1\[1\]/B  spi_mode_config_0/state_b_RNI0PEK1\[1\]/Y  spi_mode_config_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config_0/byte_out_a_RNO_3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/state_b_RNIEGRD\[1\]/C  spi_mode_config_0/state_b_RNIEGRD\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/state_b_RNI0PEK1\[1\]/B  spi_mode_config_0/state_b_RNI0PEK1\[1\]/Y  spi_mode_config_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config_0/byte_out_a_RNO_4\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNI7OT6\[2\]/B  spi_mode_config_0/state_b_RNI7OT6\[2\]/Y  spi_mode_config_0/state_a_RNO\[2\]/A  spi_mode_config_0/state_a_RNO\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_16\[1\]/C  spi_mode_config_0/byte_out_a_RNO_16\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/start_a_RNO_0/A  spi_mode_config_0/start_a_RNO_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_14\[3\]/C  spi_mode_config_0/byte_out_a_RNO_14\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_13\[7\]/B  spi_mode_config_0/byte_out_a_RNO_13\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/state_a_RNO_5\[2\]/B  spi_mode_config_0/state_a_RNO_5\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_17\[0\]/A  spi_mode_config_0/byte_out_a_RNO_17\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_b_RNIBP68\[2\]/B  spi_mode_config_0/state_b_RNIBP68\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_17\[0\]/A  spi_mode_config_0/byte_out_a_RNO_17\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_8\[0\]/B  spi_mode_config_0/byte_out_a_RNO_8\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/start_a_RNO_0/A  spi_mode_config_0/start_a_RNO_0/Y  spi_mode_config_0/start_a_RNO/A  spi_mode_config_0/start_a_RNO/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/byte_out_b_RNIF6Q7\[0\]/B  spi_mode_config_0/byte_out_b_RNIF6Q7\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_13\[7\]/B  spi_mode_config_0/byte_out_a_RNO_13\[7\]/Y  spi_mode_config_0/byte_out_a_RNO_12\[7\]/C  spi_mode_config_0/byte_out_a_RNO_12\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/state_a_RNO_5\[2\]/B  spi_mode_config_0/state_a_RNO_5\[2\]/Y  spi_mode_config_0/state_a_RNO_3\[2\]/A  spi_mode_config_0/state_a_RNO_3\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/byte_tracker_b_RNIRUO6/B  spi_mode_config_0/byte_tracker_b_RNIRUO6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/byte_out_b_RNIF6Q7\[0\]/B  spi_mode_config_0/byte_out_b_RNIF6Q7\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_22\[0\]/A  spi_mode_config_0/byte_out_a_RNO_22\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/byte_out_b_RNIF6Q7\[0\]/B  spi_mode_config_0/byte_out_b_RNIF6Q7\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_18\[0\]/A  spi_mode_config_0/byte_out_a_RNO_18\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_16\[1\]/C  spi_mode_config_0/byte_out_a_RNO_16\[1\]/Y  spi_mode_config_0/byte_out_a_RNO_11\[1\]/B  spi_mode_config_0/byte_out_a_RNO_11\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_14\[3\]/C  spi_mode_config_0/byte_out_a_RNO_14\[3\]/Y  spi_mode_config_0/byte_out_a_RNO_5\[3\]/C  spi_mode_config_0/byte_out_a_RNO_5\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/config_cntr_b_RNIQMVN\[0\]/B  spi_mode_config_0/config_cntr_b_RNIQMVN\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_12\[1\]/C  spi_mode_config_0/byte_out_a_RNO_12\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/state_a_RNO\[1\]/A  spi_mode_config_0/state_a_RNO\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_23\[3\]/B  spi_mode_config_0/byte_out_a_RNO_23\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_16\[3\]/B  spi_mode_config_0/byte_out_a_RNO_16\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/B  spi_mode_config_0/state_b_RNIPPJ4_0\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_11\[6\]/B  spi_mode_config_0/byte_out_a_RNO_11\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/config_cntr_a\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/config_cntr_a\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/config_cntr_a\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/config_cntr_a\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/config_cntr_a\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/config_cntr_a\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/config_cntr_a\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/byte_out_a\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/byte_out_a\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/byte_out_a\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/byte_out_a\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/byte_out_a\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/byte_out_a\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/byte_out_a\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/byte_out_a\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/state_a\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/state_a\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/state_a\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/byte_tracker_a/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/start_a/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/next_a/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/ss_a/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIRHEV\[0\]/B  spi_master_0/state_q_RNIRHEV\[0\]/Y  spi_master_0/state_q_RNIRHEV_0\[0\]/A  spi_master_0/state_q_RNIRHEV_0\[0\]/Y  spi_mode_config_0/begin_pass_a/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_o2\[1\]/Y  read_buffer_0/init_stage_tr3_5/A  read_buffer_0/init_stage_tr3_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/position_RNIVT0O\[0\]/B  read_buffer_0/position_RNIVT0O\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/position_RNINCM61\[0\]/C  read_buffer_0/position_RNINCM61\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/begin_pass_b_RNIBO27/B  spi_mode_config_0/begin_pass_b_RNIBO27/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/position_RNINCM61\[0\]/C  read_buffer_0/position_RNINCM61\[0\]/Y  read_buffer_0/position_RNIOGNH4\[0\]/A  read_buffer_0/position_RNIOGNH4\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(99999.5:99999.5:99999.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNI5B5K\[1\]/S  spi_mode_config_0/state_b_RNI5B5K\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIHUI3\[1\]/B  spi_mode_config_0/state_b_RNIHUI3\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNI5B5K\[1\]/S  spi_mode_config_0/state_b_RNI5B5K\[1\]/Y  spi_mode_config_0/state_b_RNION1F1\[1\]/B  spi_mode_config_0/state_b_RNION1F1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/begin_pass_b_RNIBO27/B  spi_mode_config_0/begin_pass_b_RNIBO27/Y  spi_mode_config_0/state_a_RNO_1\[0\]/A  spi_mode_config_0/state_a_RNO_1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_a_RNO_7\[2\]/B  spi_mode_config_0/state_a_RNO_7\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIP0HD1\[1\]/S  spi_mode_config_0/state_b_RNIP0HD1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIBP68\[0\]/A  spi_mode_config_0/state_b_RNIBP68\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_a_RNO_7\[2\]/B  spi_mode_config_0/state_a_RNO_7\[2\]/Y  spi_mode_config_0/state_a_RNO_4\[2\]/C  spi_mode_config_0/state_a_RNO_4\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIP0HD1\[1\]/S  spi_mode_config_0/state_b_RNIP0HD1\[1\]/Y  spi_mode_config_0/state_b_RNI0PEK1\[1\]/A  spi_mode_config_0/state_b_RNI0PEK1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIEGRD\[1\]/B  spi_mode_config_0/state_b_RNIEGRD\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_a_RNO_0\[2\]/C  spi_mode_config_0/state_a_RNO_0\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_a_RNO_0\[1\]/C  spi_mode_config_0/state_a_RNO_0\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIHMVI\[1\]/A  spi_mode_config_0/state_b_RNIHMVI\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_a_RNO_0\[1\]/C  spi_mode_config_0/state_a_RNO_0\[1\]/Y  spi_mode_config_0/state_a_RNO\[1\]/C  spi_mode_config_0/state_a_RNO\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/start_a_RNO_2/A  spi_mode_config_0/start_a_RNO_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/byte_tracker_a_RNO_6/B  spi_mode_config_0/byte_tracker_a_RNO_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIL7RS\[1\]/B  spi_mode_config_0/state_b_RNIL7RS\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIO3VD\[1\]/A  spi_mode_config_0/state_b_RNIO3VD\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNI94KN1\[1\]/B  spi_mode_config_0/state_b_RNI94KN1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_a_RNO_0\[0\]/C  spi_mode_config_0/state_a_RNO_0\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNITQS5\[0\]/B  spi_mode_config_0/state_b_RNITQS5\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIL7RS\[1\]/B  spi_mode_config_0/state_b_RNIL7RS\[1\]/Y  spi_mode_config_0/state_b_RNI9Q0R2\[1\]/A  spi_mode_config_0/state_b_RNI9Q0R2\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/byte_tracker_a_RNO_6/B  spi_mode_config_0/byte_tracker_a_RNO_6/Y  spi_mode_config_0/byte_tracker_a_RNO_2/C  spi_mode_config_0/byte_tracker_a_RNO_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNI94KN1\[1\]/B  spi_mode_config_0/state_b_RNI94KN1\[1\]/Y  spi_mode_config_0/state_b_RNI0HMF2\[1\]/A  spi_mode_config_0/state_b_RNI0HMF2\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/start_a_RNO_2/A  spi_mode_config_0/start_a_RNO_2/Y  spi_mode_config_0/start_a_RNO_0/C  spi_mode_config_0/start_a_RNO_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIHMVI\[1\]/A  spi_mode_config_0/state_b_RNIHMVI\[1\]/Y  spi_mode_config_0/byte_out_a_RNO_1\[7\]/C  spi_mode_config_0/byte_out_a_RNO_1\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIHMVI\[1\]/A  spi_mode_config_0/state_b_RNIHMVI\[1\]/Y  spi_mode_config_0/byte_out_a_RNO_1\[3\]/B  spi_mode_config_0/byte_out_a_RNO_1\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIO3VD\[1\]/A  spi_mode_config_0/state_b_RNIO3VD\[1\]/Y  spi_mode_config_0/state_b_RNI8FAA1\[0\]/C  spi_mode_config_0/state_b_RNI8FAA1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIEGRD\[1\]/B  spi_mode_config_0/state_b_RNIEGRD\[1\]/Y  spi_mode_config_0/state_b_RNIKI5U1\[1\]/B  spi_mode_config_0/state_b_RNIKI5U1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_a_RNO_0\[0\]/C  spi_mode_config_0/state_a_RNO_0\[0\]/Y  spi_mode_config_0/state_a_RNO\[0\]/A  spi_mode_config_0/state_a_RNO\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIQQJ4_0\[2\]/B  spi_mode_config_0/state_b_RNIQQJ4_0\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIQQJ4_0\[2\]/B  spi_mode_config_0/state_b_RNIQQJ4_0\[2\]/Y  spi_mode_config_0/state_a_RNO_7\[2\]/A  spi_mode_config_0/state_a_RNO_7\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIBP68\[0\]/C  spi_mode_config_0/state_b_RNIBP68\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIQQJ4_0\[2\]/B  spi_mode_config_0/state_b_RNIQQJ4_0\[2\]/Y  spi_mode_config_0/state_b_RNI5B5K\[1\]/A  spi_mode_config_0/state_b_RNI5B5K\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIQQJ4\[2\]/A  spi_mode_config_0/state_b_RNIQQJ4\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/state_b_RNIEGRD\[1\]/B  spi_mode_config_0/state_b_RNIEGRD\[1\]/Y  spi_mode_config_0/byte_tracker_a_RNO_3/A  spi_mode_config_0/byte_tracker_a_RNO_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIIP46\[0\]/B  spi_mode_config_0/state_b_RNIIP46\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIIP46\[0\]/B  spi_mode_config_0/state_b_RNIIP46\[0\]/Y  spi_mode_config_0/state_b_RNI8FAA1\[0\]/B  spi_mode_config_0/state_b_RNI8FAA1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[1\]/CLK  spi_mode_config_0/state_b\[1\]/Q  spi_mode_config_0/begin_pass_b_RNIBO27/B  spi_mode_config_0/begin_pass_b_RNIBO27/Y  spi_mode_config_0/begin_pass_b_RNISMLA/B  spi_mode_config_0/begin_pass_b_RNISMLA/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/position_RNIVT0O\[0\]/B  read_buffer_0/position_RNIVT0O\[0\]/Y  read_buffer_0/position_RNI02234\[0\]/A  read_buffer_0/position_RNI02234\[0\]/Y  read_buffer_0/position_RNI61OQ7\[0\]/B  read_buffer_0/position_RNI61OQ7\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(99999.5:99999.5:99999.5) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIIP46\[0\]/B  spi_mode_config_0/state_b_RNIIP46\[0\]/Y  spi_mode_config_0/state_b_RNICBAO\[2\]/A  spi_mode_config_0/state_b_RNICBAO\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIIP46\[0\]/B  spi_mode_config_0/state_b_RNIIP46\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_29\[0\]/B  spi_mode_config_0/byte_out_a_RNO_29\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/byte_tracker_b_RNIE1F4/A  spi_mode_config_0/byte_tracker_b_RNIE1F4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/byte_tracker_b_RNIE1F4/A  spi_mode_config_0/byte_tracker_b_RNIE1F4/Y  spi_mode_config_0/byte_out_a_RNO_11\[5\]/A  spi_mode_config_0/byte_out_a_RNO_11\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIUH6M\[0\]/C  spi_mode_config_0/state_b_RNIUH6M\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_12\[2\]/A  spi_mode_config_0/byte_out_a_RNO_12\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_14\[5\]/A  spi_mode_config_0/byte_out_a_RNO_14\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_15\[4\]/B  spi_mode_config_0/byte_out_a_RNO_15\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/byte_tracker_a_RNO_10/B  spi_mode_config_0/byte_tracker_a_RNO_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/read_cmd_RNO_1/C  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO/A  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/position_RNIVT0O\[0\]/A  read_buffer_0/position_RNIVT0O\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/position_RNINCM61\[0\]/A  read_buffer_0/position_RNINCM61\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_b_RNIQQJ4_0\[2\]/A  spi_mode_config_0/state_b_RNIQQJ4_0\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/byte_out_a_RNO_26\[0\]/B  spi_mode_config_0/byte_out_a_RNO_26\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_b_RNIBUPJ\[2\]/A  spi_mode_config_0/state_b_RNIBUPJ\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_b_RNIQH5I\[2\]/B  spi_mode_config_0/state_b_RNIQH5I\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_b_RNIQQJ4\[2\]/B  spi_mode_config_0/state_b_RNIQQJ4\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_b_RNIIVI3\[2\]/A  spi_mode_config_0/state_b_RNIIVI3\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/state_b_RNIUH6M\[0\]/C  spi_mode_config_0/state_b_RNIUH6M\[0\]/Y  spi_mode_config_0/state_b_RNI8FAA1\[0\]/A  spi_mode_config_0/state_b_RNI8FAA1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/byte_out_a_RNO_26\[0\]/B  spi_mode_config_0/byte_out_a_RNO_26\[0\]/Y  spi_mode_config_0/byte_out_a_RNO_12\[0\]/A  spi_mode_config_0/byte_out_a_RNO_12\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[0\]/CLK  spi_mode_config_0/state_b\[0\]/Q  spi_mode_config_0/byte_tracker_a_RNO_10/B  spi_mode_config_0/byte_tracker_a_RNO_10/Y  spi_mode_config_0/byte_tracker_a_RNO_9/C  spi_mode_config_0/byte_tracker_a_RNO_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_b_RNIBUPJ\[2\]/A  spi_mode_config_0/state_b_RNIBUPJ\[2\]/Y  spi_mode_config_0/state_a_RNO_0\[0\]/B  spi_mode_config_0/state_a_RNO_0\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_b_RNIBUPJ\[2\]/A  spi_mode_config_0/state_b_RNIBUPJ\[2\]/Y  spi_mode_config_0/state_a_RNO_0\[1\]/B  spi_mode_config_0/state_a_RNO_0\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_a_RNO_0\[2\]/B  spi_mode_config_0/state_a_RNO_0\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_a_RNO_2\[2\]/C  spi_mode_config_0/state_a_RNO_2\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/byte_tracker_a_RNO_9/A  spi_mode_config_0/byte_tracker_a_RNO_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/byte_out_a_RNO_29\[0\]/A  spi_mode_config_0/byte_out_a_RNO_29\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_a_RNO_1\[0\]/C  spi_mode_config_0/state_a_RNO_1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_4/A  sdram_interface_0/ts_delay_1_I_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_5/A  sdram_interface_0/ts_delay_1_I_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_8/A  sdram_interface_0/ts_delay_1_I_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_10/A  sdram_interface_0/ts_delay_1_I_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/byte_tracker_a_RNO_9/A  spi_mode_config_0/byte_tracker_a_RNO_9/Y  spi_mode_config_0/byte_tracker_a_RNO_6/C  spi_mode_config_0/byte_tracker_a_RNO_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_8/A  sdram_interface_0/ts_delay_1_I_8/Y  sdram_interface_0/ts_delay_1_I_9/A  sdram_interface_0/ts_delay_1_I_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_4/A  sdram_interface_0/ts_delay_1_I_4/Y  sdram_interface_0/ts_delay\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_a_RNO_1\[0\]/C  spi_mode_config_0/state_a_RNO_1\[0\]/Y  spi_mode_config_0/state_a_RNO\[0\]/C  spi_mode_config_0/state_a_RNO\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_5/A  sdram_interface_0/ts_delay_1_I_5/Y  sdram_interface_0/ts_delay\[1\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_67/A  sdram_interface_0/ts_delay_1_I_67/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_RNIE5J9\[0\]/B  sdram_interface_0/ts_delay_RNIE5J9\[0\]/Y  sdram_interface_0/ts_delay_RNIUC6J\[1\]/C  sdram_interface_0/ts_delay_RNIUC6J\[1\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/B  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_6/B  sdram_interface_0/ts_delay_1_I_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/ts_delay_1_I_5/B  sdram_interface_0/ts_delay_1_I_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/ts_delay_1_I_8/B  sdram_interface_0/ts_delay_1_I_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/ts_delay_1_I_10/B  sdram_interface_0/ts_delay_1_I_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  sdram_interface_0/ts_delay_1_I_67/A  sdram_interface_0/ts_delay_1_I_67/Y  sdram_interface_0/ts_delay_1_I_68/A  sdram_interface_0/ts_delay_1_I_68/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/ts_delay_1_I_67/B  sdram_interface_0/ts_delay_1_I_67/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/cke165lto23/B  sdram_interface_0/cke165lto23/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/pwr_up_hold_RNISC3S6/B  sdram_interface_0/pwr_up_hold_RNISC3S6/Y  sdram_interface_0/dqml_RNO_7/B  sdram_interface_0/dqml_RNO_7/Y  sdram_interface_0/dqml_RNO_4/C  sdram_interface_0/dqml_RNO_4/Y  sdram_interface_0/dqml_RNO/C  sdram_interface_0/dqml_RNO/Y  sdram_interface_0/dqml/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/ts_delay_RNIUC6J\[1\]/A  sdram_interface_0/ts_delay_RNIUC6J\[1\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/B  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/ts_delay_1_I_6/A  sdram_interface_0/ts_delay_1_I_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_1_I_9/B  sdram_interface_0/ts_delay_1_I_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_1_I_13/B  sdram_interface_0/ts_delay_1_I_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_1_I_15/A  sdram_interface_0/ts_delay_1_I_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_1_I_18/A  sdram_interface_0/ts_delay_1_I_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_1_I_15/A  sdram_interface_0/ts_delay_1_I_15/Y  sdram_interface_0/ts_delay_1_I_16/B  sdram_interface_0/ts_delay_1_I_16/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/cke165lto23/B  sdram_interface_0/cke165lto23/Y  sdram_interface_0/busy_RNO/A  sdram_interface_0/busy_RNO/Y  sdram_interface_0/busy/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/cke165lto23/B  sdram_interface_0/cke165lto23/Y  sdram_interface_0/cke_RNO_3/A  sdram_interface_0/cke_RNO_3/Y  sdram_interface_0/cke_RNO_1/C  sdram_interface_0/cke_RNO_1/Y  sdram_interface_0/cke_RNO/A  sdram_interface_0/cke_RNO/Y  sdram_interface_0/cke/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0/B  sdram_interface_0/un1_TIMESTAMP_1lto23_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_RNI6L6J\[3\]/A  sdram_interface_0/ts_delay_RNI6L6J\[3\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/A  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_1_I_11/A  sdram_interface_0/ts_delay_1_I_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/ts_delay_1_I_23/B  sdram_interface_0/ts_delay_1_I_23/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/ts_delay_1_I_27/B  sdram_interface_0/ts_delay_1_I_27/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/ts_delay_1_I_29/C  sdram_interface_0/ts_delay_1_I_29/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/ts_delay_RNIULJ9\[8\]/B  sdram_interface_0/ts_delay_RNIULJ9\[8\]/Y  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/B  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/C  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_3/A  sdram_interface_0/un1_TIMESTAMP_1lto23_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/ts_delay_1_I_25/A  sdram_interface_0/ts_delay_1_I_25/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/ts_delay_1_I_20/B  sdram_interface_0/ts_delay_1_I_20/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/ts_delay_1_I_21/B  sdram_interface_0/ts_delay_1_I_21/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/ts_delay_1_I_29/B  sdram_interface_0/ts_delay_1_I_29/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/ts_delay_1_I_25/A  sdram_interface_0/ts_delay_1_I_25/Y  sdram_interface_0/ts_delay_1_I_26/A  sdram_interface_0/ts_delay_1_I_26/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_3/A  sdram_interface_0/un1_TIMESTAMP_1lto23_3/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_12/A  sdram_interface_0/un1_TIMESTAMP_1lto23_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_12/B  sdram_interface_0/un1_TIMESTAMP_1lto23_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/ts_delay_RNITF6N\[7\]/A  sdram_interface_0/ts_delay_RNITF6N\[7\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/A  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/ts_delay_1_I_17/B  sdram_interface_0/ts_delay_1_I_17/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/ts_delay_1_I_19/C  sdram_interface_0/ts_delay_1_I_19/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/ts_delay_1_I_21/A  sdram_interface_0/ts_delay_1_I_21/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/ts_delay_1_I_29/A  sdram_interface_0/ts_delay_1_I_29/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_12/B  sdram_interface_0/un1_TIMESTAMP_1lto23_12/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_19/B  sdram_interface_0/un1_TIMESTAMP_1lto23_19/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/B  sdram_interface_0/ts_delay_RNIQHJ9\[6\]/Y  sdram_interface_0/ts_delay_RNIJI112\[6\]/C  sdram_interface_0/ts_delay_RNIJI112\[6\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/C  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_12/C  sdram_interface_0/un1_TIMESTAMP_1lto23_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/ts_delay_1_I_26/B  sdram_interface_0/ts_delay_1_I_26/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/ts_delay_1_I_27/C  sdram_interface_0/ts_delay_1_I_27/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/ts_delay_1_I_31/B  sdram_interface_0/ts_delay_1_I_31/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/ts_delay_1_I_33/A  sdram_interface_0/ts_delay_1_I_33/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/ts_delay_1_I_21/A  sdram_interface_0/ts_delay_1_I_21/Y  sdram_interface_0/ts_delay_1_I_22/C  sdram_interface_0/ts_delay_1_I_22/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  sdram_interface_0/ts_delay_1_I_21/A  sdram_interface_0/ts_delay_1_I_21/Y  sdram_interface_0/ts_delay_1_I_24/C  sdram_interface_0/ts_delay_1_I_24/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  sdram_interface_0/ts_delay_1_I_6/A  sdram_interface_0/ts_delay_1_I_6/Y  sdram_interface_0/ts_delay_1_I_7/A  sdram_interface_0/ts_delay_1_I_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_1_I_11/A  sdram_interface_0/ts_delay_1_I_11/Y  sdram_interface_0/ts_delay_1_I_12/A  sdram_interface_0/ts_delay_1_I_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/ts_delay_RNI0OJ9\[9\]/B  sdram_interface_0/ts_delay_RNI0OJ9\[9\]/Y  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/C  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/C  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_3/B  sdram_interface_0/un1_TIMESTAMP_1lto23_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/ts_delay_1_I_35/B  sdram_interface_0/ts_delay_1_I_35/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/ts_delay_1_I_36/C  sdram_interface_0/ts_delay_1_I_36/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/ts_delay_1_I_38/A  sdram_interface_0/ts_delay_1_I_38/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/ts_delay_1_I_41/A  sdram_interface_0/ts_delay_1_I_41/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/ts_delay_RNIK4OS\[12\]/B  sdram_interface_0/ts_delay_RNIK4OS\[12\]/Y  sdram_interface_0/ts_delay_RNIABGP1\[13\]/C  sdram_interface_0/ts_delay_RNIABGP1\[13\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/B  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_5/A  sdram_interface_0/un1_TIMESTAMP_1lto23_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/ts_delay_1_I_28/B  sdram_interface_0/ts_delay_1_I_28/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/ts_delay_1_I_31/C  sdram_interface_0/ts_delay_1_I_31/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/ts_delay_1_I_33/B  sdram_interface_0/ts_delay_1_I_33/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  sdram_interface_0/ts_delay_1_I_31/B  sdram_interface_0/ts_delay_1_I_31/Y  sdram_interface_0/ts_delay_1_I_32/A  sdram_interface_0/ts_delay_1_I_32/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/state_b\[2\]/CLK  spi_mode_config_0/state_b\[2\]/Q  spi_mode_config_0/state_a_RNO_2\[2\]/C  spi_mode_config_0/state_a_RNO_2\[2\]/Y  spi_mode_config_0/state_a_RNO_1\[2\]/A  spi_mode_config_0/state_a_RNO_1\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/ts_delay_1_I_38/A  sdram_interface_0/ts_delay_1_I_38/Y  sdram_interface_0/ts_delay_1_I_39/C  sdram_interface_0/ts_delay_1_I_39/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_5/A  sdram_interface_0/un1_TIMESTAMP_1lto23_5/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_13/A  sdram_interface_0/un1_TIMESTAMP_1lto23_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/ts_delay_RNIG0OS\[10\]/B  sdram_interface_0/ts_delay_RNIG0OS\[10\]/Y  sdram_interface_0/ts_delay_RNI23GP1\[11\]/C  sdram_interface_0/ts_delay_RNI23GP1\[11\]/Y  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/A  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/C  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_13/C  sdram_interface_0/un1_TIMESTAMP_1lto23_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/ts_delay_1_I_53/B  sdram_interface_0/ts_delay_1_I_53/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/ts_delay_1_I_55/C  sdram_interface_0/ts_delay_1_I_55/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/ts_delay_1_I_57/A  sdram_interface_0/ts_delay_1_I_57/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/ts_delay_1_I_60/A  sdram_interface_0/ts_delay_1_I_60/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/ts_delay_1_I_57/A  sdram_interface_0/ts_delay_1_I_57/Y  sdram_interface_0/ts_delay_1_I_58/C  sdram_interface_0/ts_delay_1_I_58/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/ts_delay_RNI0HOS\[18\]/B  sdram_interface_0/ts_delay_RNI0HOS\[18\]/Y  sdram_interface_0/ts_delay_RNISV1J3\[16\]/C  sdram_interface_0/ts_delay_RNISV1J3\[16\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/C  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_15/C  sdram_interface_0/un1_TIMESTAMP_1lto23_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/ts_delay_1_I_7/B  sdram_interface_0/ts_delay_1_I_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/ts_delay_1_I_8/C  sdram_interface_0/ts_delay_1_I_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/ts_delay_1_I_10/C  sdram_interface_0/ts_delay_1_I_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  sdram_interface_0/ts_delay_1_I_36/C  sdram_interface_0/ts_delay_1_I_36/Y  sdram_interface_0/ts_delay_1_I_37/A  sdram_interface_0/ts_delay_1_I_37/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  sdram_interface_0/ts_delay_1_I_55/C  sdram_interface_0/ts_delay_1_I_55/Y  sdram_interface_0/ts_delay_1_I_56/A  sdram_interface_0/ts_delay_1_I_56/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  sdram_interface_0/ts_delay_1_I_13/B  sdram_interface_0/ts_delay_1_I_13/Y  sdram_interface_0/ts_delay_1_I_14/A  sdram_interface_0/ts_delay_1_I_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  sdram_interface_0/ts_delay_1_I_27/B  sdram_interface_0/ts_delay_1_I_27/Y  sdram_interface_0/ts_delay_1_I_28/A  sdram_interface_0/ts_delay_1_I_28/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/ts_delay_1_I_67/C  sdram_interface_0/ts_delay_1_I_67/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/ts_delay_RNII9J9\[2\]/B  sdram_interface_0/ts_delay_RNII9J9\[2\]/Y  sdram_interface_0/ts_delay_RNI6L6J\[3\]/C  sdram_interface_0/ts_delay_RNI6L6J\[3\]/Y  sdram_interface_0/ts_delay_RNINKE73\[1\]/A  sdram_interface_0/ts_delay_RNINKE73\[1\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/C  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/ts_delay_1_I_37/B  sdram_interface_0/ts_delay_1_I_37/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/ts_delay_1_I_38/B  sdram_interface_0/ts_delay_1_I_38/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/ts_delay_1_I_41/B  sdram_interface_0/ts_delay_1_I_41/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_5/B  sdram_interface_0/un1_TIMESTAMP_1lto23_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  sdram_interface_0/ts_delay_RNIABGP1\[13\]/A  sdram_interface_0/ts_delay_RNIABGP1\[13\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/B  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/ts_delay_1_I_12/B  sdram_interface_0/ts_delay_1_I_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/ts_delay_1_I_13/C  sdram_interface_0/ts_delay_1_I_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/ts_delay_1_I_15/B  sdram_interface_0/ts_delay_1_I_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/ts_delay_1_I_18/B  sdram_interface_0/ts_delay_1_I_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/ts_delay_RNIMDJ9\[4\]/B  sdram_interface_0/ts_delay_RNIMDJ9\[4\]/Y  sdram_interface_0/ts_delay_RNIET6J\[5\]/C  sdram_interface_0/ts_delay_RNIET6J\[5\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/B  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_1/A  sdram_interface_0/un1_TIMESTAMP_1lto23_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  memory_controller_0/row_out_RNO\[9\]/B  memory_controller_0/row_out_RNO\[9\]/Y  memory_controller_0/row_out\[9\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  memory_controller_0/schedule40_9/B  memory_controller_0/schedule40_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  read_buffer_0/init_stage_RNO_4\[0\]/A  read_buffer_0/init_stage_RNO_4\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  memory_controller_0/row_out_RNO\[7\]/B  memory_controller_0/row_out_RNO\[7\]/Y  memory_controller_0/row_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  memory_controller_0/schedule40_7/B  memory_controller_0/schedule40_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  read_buffer_0/init_stage_RNO_3\[0\]/C  read_buffer_0/init_stage_RNO_3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/ts_delay_1_I_14/B  sdram_interface_0/ts_delay_1_I_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/ts_delay_1_I_16/C  sdram_interface_0/ts_delay_1_I_16/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/ts_delay_1_I_18/C  sdram_interface_0/ts_delay_1_I_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_1/A  sdram_interface_0/un1_TIMESTAMP_1lto23_1/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_16/A  sdram_interface_0/un1_TIMESTAMP_1lto23_16/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  read_buffer_0/init_stage_RNO_4\[0\]/A  read_buffer_0/init_stage_RNO_4\[0\]/Y  read_buffer_0/init_stage_RNO_1\[0\]/A  read_buffer_0/init_stage_RNO_1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[7\]/CLK  write_address_traversal_0/current_count\[7\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/Y  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_0/A  sdram_interface_0/un1_TIMESTAMP_1lto23_0/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_16/B  sdram_interface_0/un1_TIMESTAMP_1lto23_16/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_1/B  sdram_interface_0/un1_TIMESTAMP_1lto23_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  sdram_interface_0/ts_delay_RNIET6J\[5\]/A  sdram_interface_0/ts_delay_RNIET6J\[5\]/Y  sdram_interface_0/ts_delay_RNI22SH4\[5\]/B  sdram_interface_0/ts_delay_RNI22SH4\[5\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/C  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/ts_delay_1_I_43/B  sdram_interface_0/ts_delay_1_I_43/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/ts_delay_1_I_45/C  sdram_interface_0/ts_delay_1_I_45/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/ts_delay_1_I_47/A  sdram_interface_0/ts_delay_1_I_47/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/ts_delay_1_I_50/A  sdram_interface_0/ts_delay_1_I_50/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_6/B  sdram_interface_0/un1_TIMESTAMP_1lto23_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/ts_delay_RNIIJGP1\[15\]/A  sdram_interface_0/ts_delay_RNIIJGP1\[15\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/A  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/ts_delay_1_I_46/B  sdram_interface_0/ts_delay_1_I_46/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/ts_delay_1_I_47/B  sdram_interface_0/ts_delay_1_I_47/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/ts_delay_1_I_50/B  sdram_interface_0/ts_delay_1_I_50/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_7/A  sdram_interface_0/un1_TIMESTAMP_1lto23_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/ts_delay_RNIQRGP1\[16\]/A  sdram_interface_0/ts_delay_RNIQRGP1\[16\]/Y  sdram_interface_0/ts_delay_RNISV1J3\[16\]/A  sdram_interface_0/ts_delay_RNISV1J3\[16\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/C  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNISE6G\[1\]/B  spi_master_0/sck_q_RNISE6G\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  sdram_interface_0/ts_delay_1_I_32/B  sdram_interface_0/ts_delay_1_I_32/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  sdram_interface_0/ts_delay_1_I_33/C  sdram_interface_0/ts_delay_1_I_33/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[9\]/CLK  write_address_traversal_0/current_count\[9\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/Y  read_buffer_0/init_stage_RNO_1\[1\]/B  read_buffer_0/init_stage_RNO_1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  sdram_interface_0/ts_delay_1_I_47/A  sdram_interface_0/ts_delay_1_I_47/Y  sdram_interface_0/ts_delay_1_I_48/C  sdram_interface_0/ts_delay_1_I_48/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_7/A  sdram_interface_0/un1_TIMESTAMP_1lto23_7/Y  sdram_interface_0/un1_TIMESTAMP_1lto23_18/A  sdram_interface_0/un1_TIMESTAMP_1lto23_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_13/B  sdram_interface_0/un1_TIMESTAMP_1lto23_13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  sdram_interface_0/ts_delay_RNI23GP1\[11\]/A  sdram_interface_0/ts_delay_RNI23GP1\[11\]/Y  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/A  sdram_interface_0/ts_delay_RNI0HNC2\[8\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/C  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  memory_controller_0/row_out_RNO\[2\]/B  memory_controller_0/row_out_RNO\[2\]/Y  memory_controller_0/row_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  memory_controller_0/schedule40_2/B  memory_controller_0/schedule40_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_5\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[2\]/CLK  write_address_traversal_0/current_count\[2\]/Q  read_buffer_0/init_stage_RNO_1\[0\]/B  read_buffer_0/init_stage_RNO_1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  memory_controller_0/row_out_RNO\[11\]/B  memory_controller_0/row_out_RNO\[11\]/Y  memory_controller_0/row_out\[11\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  memory_controller_0/schedule40_NE_1/A  memory_controller_0/schedule40_NE_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_3\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_3\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[11\]/CLK  write_address_traversal_0/current_count\[11\]/Q  read_buffer_0/init_stage_RNO_3\[0\]/B  read_buffer_0/init_stage_RNO_3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  memory_controller_0/schedule40_10/B  memory_controller_0/schedule40_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  memory_controller_0/row_out_RNO\[10\]/B  memory_controller_0/row_out_RNO\[10\]/Y  memory_controller_0/row_out\[10\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_3\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_3\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[10\]/CLK  write_address_traversal_0/current_count\[10\]/Q  read_buffer_0/init_stage_RNO_4\[0\]/B  read_buffer_0/init_stage_RNO_4\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  memory_controller_0/row_out_RNO\[5\]/B  memory_controller_0/row_out_RNO\[5\]/Y  memory_controller_0/row_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  memory_controller_0/schedule40_5/B  memory_controller_0/schedule40_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[5\]/CLK  write_address_traversal_0/current_count\[5\]/Q  read_buffer_0/init_stage_RNO_1\[0\]/C  read_buffer_0/init_stage_RNO_1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  memory_controller_0/row_out_RNO\[8\]/B  memory_controller_0/row_out_RNO\[8\]/Y  memory_controller_0/row_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  memory_controller_0/schedule40_8/B  memory_controller_0/schedule40_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/C  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[8\]/CLK  write_address_traversal_0/current_count\[8\]/Q  read_buffer_0/init_stage_RNO_5\[0\]/B  read_buffer_0/init_stage_RNO_5\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  memory_controller_0/schedule40_10/A  memory_controller_0/schedule40_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[10\]/CLK  read_address_traversal_0/current_count\[10\]/Q  memory_controller_0/row_out_RNO\[10\]/A  memory_controller_0/row_out_RNO\[10\]/Y  memory_controller_0/row_out\[10\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  memory_controller_0/schedule40_12/A  memory_controller_0/schedule40_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[12\]/CLK  read_address_traversal_0/current_count\[12\]/Q  memory_controller_0/row_out_RNO\[12\]/A  memory_controller_0/row_out_RNO\[12\]/Y  memory_controller_0/row_out\[12\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/ts_delay_1_I_56/B  sdram_interface_0/ts_delay_1_I_56/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/ts_delay_1_I_57/B  sdram_interface_0/ts_delay_1_I_57/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/ts_delay_1_I_60/B  sdram_interface_0/ts_delay_1_I_60/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/ts_delay_RNI2JOS\[19\]/B  sdram_interface_0/ts_delay_RNI2JOS\[19\]/Y  sdram_interface_0/ts_delay_RNISV1J3\[16\]/B  sdram_interface_0/ts_delay_RNISV1J3\[16\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/C  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_9/A  sdram_interface_0/un1_TIMESTAMP_1lto23_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  sdram_interface_0/ts_delay_1_I_59/B  sdram_interface_0/ts_delay_1_I_59/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  sdram_interface_0/ts_delay_1_I_60/C  sdram_interface_0/ts_delay_1_I_60/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_9/B  sdram_interface_0/un1_TIMESTAMP_1lto23_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  sdram_interface_0/ts_delay_RNI6BKP1\[20\]/A  sdram_interface_0/ts_delay_RNI6BKP1\[20\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/A  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/ts_delay_1_I_62/B  sdram_interface_0/ts_delay_1_I_62/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/ts_delay_1_I_63/B  sdram_interface_0/ts_delay_1_I_63/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/ts_delay_1_I_66/B  sdram_interface_0/ts_delay_1_I_66/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/ts_delay_RNIK6QS\[21\]/B  sdram_interface_0/ts_delay_RNIK6QS\[21\]/Y  sdram_interface_0/ts_delay_RNI6BKP1\[20\]/C  sdram_interface_0/ts_delay_RNI6BKP1\[20\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/A  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_10/A  sdram_interface_0/un1_TIMESTAMP_1lto23_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[0\]/CLK  spi_mode_config_0/byte_out_b\[0\]/Q  spi_mode_config_0/byte_out_b_RNIF6Q7\[0\]/A  spi_mode_config_0/byte_out_b_RNIF6Q7\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[0\]/CLK  spi_mode_config_0/byte_out_b\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_29\[0\]/C  spi_mode_config_0/byte_out_a_RNO_29\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[0\]/CLK  spi_mode_config_0/byte_out_b\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_3\[0\]/A  spi_mode_config_0/byte_out_a_RNO_3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[0\]/CLK  spi_mode_config_0/byte_out_b\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_8\[0\]/A  spi_mode_config_0/byte_out_a_RNO_8\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[0\]/CLK  spi_mode_config_0/byte_out_b\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_32\[0\]/B  spi_mode_config_0/byte_out_a_RNO_32\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[0\]/CLK  spi_mode_config_0/byte_out_b\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_36\[0\]/B  spi_mode_config_0/byte_out_a_RNO_36\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  sdram_interface_0/ts_delay_1_I_40/B  sdram_interface_0/ts_delay_1_I_40/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  sdram_interface_0/ts_delay_1_I_41/C  sdram_interface_0/ts_delay_1_I_41/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  sdram_interface_0/ts_delay_RNIO8OS\[14\]/B  sdram_interface_0/ts_delay_RNIO8OS\[14\]/Y  sdram_interface_0/ts_delay_RNIIJGP1\[15\]/C  sdram_interface_0/ts_delay_RNIIJGP1\[15\]/Y  sdram_interface_0/ts_delay_RNISFOV5\[13\]/A  sdram_interface_0/ts_delay_RNISFOV5\[13\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/A  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_6/A  sdram_interface_0/un1_TIMESTAMP_1lto23_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  memory_controller_0/row_out_RNO\[3\]/B  memory_controller_0/row_out_RNO\[3\]/Y  memory_controller_0/row_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  memory_controller_0/schedule40_3/B  memory_controller_0/schedule40_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_5\[1\]/A  read_buffer_0/init_stage_ns_i_a2_0_a3_0_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[3\]/CLK  write_address_traversal_0/current_count\[3\]/Q  read_buffer_0/init_stage_RNO_2\[0\]/C  read_buffer_0/init_stage_RNO_2\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  memory_controller_0/schedule40_12/B  memory_controller_0/schedule40_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  memory_controller_0/row_out_RNO\[12\]/B  memory_controller_0/row_out_RNO\[12\]/Y  memory_controller_0/row_out\[12\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[12\]/CLK  write_address_traversal_0/current_count\[12\]/Q  read_buffer_0/init_stage_tr3_5/B  read_buffer_0/init_stage_tr3_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  memory_controller_0/row_out_RNO\[4\]/B  memory_controller_0/row_out_RNO\[4\]/Y  memory_controller_0/row_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  memory_controller_0/schedule40_4/B  memory_controller_0/schedule40_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/C  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_4\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[4\]/CLK  write_address_traversal_0/current_count\[4\]/Q  read_buffer_0/init_stage_RNO_2\[0\]/B  read_buffer_0/init_stage_RNO_2\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  memory_controller_0/row_out_RNO\[4\]/A  memory_controller_0/row_out_RNO\[4\]/Y  memory_controller_0/row_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[4\]/CLK  read_address_traversal_0/current_count\[4\]/Q  memory_controller_0/schedule40_4/A  memory_controller_0/schedule40_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  memory_controller_0/row_out_RNO\[6\]/B  memory_controller_0/row_out_RNO\[6\]/Y  memory_controller_0/row_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  memory_controller_0/schedule40_6/B  memory_controller_0/schedule40_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/B  read_buffer_0/init_stage_ns_i_a2_0_a3_0_10_1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[6\]/CLK  write_address_traversal_0/current_count\[6\]/Q  read_buffer_0/init_stage_RNO_5\[0\]/A  read_buffer_0/init_stage_RNO_5\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  memory_controller_0/col_out_RNO\[0\]/A  memory_controller_0/col_out_RNO\[0\]/Y  memory_controller_0/col_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[13\]/CLK  read_address_traversal_0/current_count\[13\]/Q  memory_controller_0/schedule40_NE_3/A  memory_controller_0/schedule40_NE_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  memory_controller_0/row_out_RNO\[9\]/A  memory_controller_0/row_out_RNO\[9\]/Y  memory_controller_0/row_out\[9\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[9\]/CLK  read_address_traversal_0/current_count\[9\]/Q  memory_controller_0/schedule40_9/A  memory_controller_0/schedule40_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  memory_controller_0/row_out_RNO\[7\]/A  memory_controller_0/row_out_RNO\[7\]/Y  memory_controller_0/row_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[7\]/CLK  read_address_traversal_0/current_count\[7\]/Q  memory_controller_0/schedule40_7/A  memory_controller_0/schedule40_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  memory_controller_0/row_out_RNO\[11\]/A  memory_controller_0/row_out_RNO\[11\]/Y  memory_controller_0/row_out\[11\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[11\]/CLK  read_address_traversal_0/current_count\[11\]/Q  memory_controller_0/schedule40_NE_1/B  memory_controller_0/schedule40_NE_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  sdram_interface_0/ts_delay_1_I_49/B  sdram_interface_0/ts_delay_1_I_49/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  sdram_interface_0/ts_delay_1_I_50/C  sdram_interface_0/ts_delay_1_I_50/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  sdram_interface_0/ts_delay_RNIUEOS\[17\]/B  sdram_interface_0/ts_delay_RNIUEOS\[17\]/Y  sdram_interface_0/ts_delay_RNIQRGP1\[16\]/C  sdram_interface_0/ts_delay_RNIQRGP1\[16\]/Y  sdram_interface_0/ts_delay_RNISV1J3\[16\]/A  sdram_interface_0/ts_delay_RNISV1J3\[16\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/C  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_7/B  sdram_interface_0/un1_TIMESTAMP_1lto23_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  memory_controller_0/col_out_RNO\[3\]/A  memory_controller_0/col_out_RNO\[3\]/Y  memory_controller_0/col_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[16\]/CLK  read_address_traversal_0/current_count\[16\]/Q  memory_controller_0/schedule40_NE_4/B  memory_controller_0/schedule40_NE_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNISE6G\[1\]/A  spi_master_0/sck_q_RNISE6G\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  sdram_interface_0/ts_delay_1_I_65/B  sdram_interface_0/ts_delay_1_I_65/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  sdram_interface_0/ts_delay_1_I_66/C  sdram_interface_0/ts_delay_1_I_66/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_10/B  sdram_interface_0/un1_TIMESTAMP_1lto23_10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  sdram_interface_0/ts_delay_RNIEJKP1\[22\]/A  sdram_interface_0/ts_delay_RNIEJKP1\[22\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/B  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_24\[3\]/B  spi_mode_config_0/byte_out_a_RNO_24\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_3\[1\]/A  spi_mode_config_0/byte_out_a_RNO_3\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  spi_mode_config_0/byte_out_a_RNO_35\[0\]/B  spi_mode_config_0/byte_out_a_RNO_35\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  spi_mode_config_0/byte_tracker_b_RNIIC7A1/B  spi_mode_config_0/byte_tracker_b_RNIIC7A1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/byte_out_cl\[0\]/CLK  read_buffer_0/byte_out_cl\[0\]/Q  spi_mode_config_0/state_b_RNIMLSL\[0\]/B  spi_mode_config_0/state_b_RNIMLSL\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[2\]/CLK  spi_mode_config_0/byte_out_b\[2\]/Q  spi_mode_config_0/byte_out_a_RNO_19\[2\]/B  spi_mode_config_0/byte_out_a_RNO_19\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[2\]/CLK  spi_mode_config_0/byte_out_b\[2\]/Q  spi_mode_config_0/byte_out_a_RNO_12\[2\]/C  spi_mode_config_0/byte_out_a_RNO_12\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[2\]/CLK  spi_mode_config_0/byte_out_b\[2\]/Q  spi_mode_config_0/byte_out_a_RNO_23\[2\]/C  spi_mode_config_0/byte_out_a_RNO_23\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[2\]/CLK  spi_mode_config_0/byte_out_b\[2\]/Q  spi_mode_config_0/byte_out_a_RNO_5\[2\]/B  spi_mode_config_0/byte_out_a_RNO_5\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[2\]/CLK  spi_mode_config_0/byte_out_b\[2\]/Q  spi_mode_config_0/byte_out_a_RNO_21\[2\]/A  spi_mode_config_0/byte_out_a_RNO_21\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[3\]/CLK  spi_mode_config_0/byte_out_b\[3\]/Q  spi_mode_config_0/byte_out_a_RNO_23\[3\]/A  spi_mode_config_0/byte_out_a_RNO_23\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[3\]/CLK  spi_mode_config_0/byte_out_b\[3\]/Q  spi_mode_config_0/byte_out_a_RNO_22\[3\]/A  spi_mode_config_0/byte_out_a_RNO_22\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[3\]/CLK  spi_mode_config_0/byte_out_b\[3\]/Q  spi_mode_config_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config_0/byte_out_a_RNO_9\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[3\]/CLK  spi_mode_config_0/byte_out_b\[3\]/Q  spi_mode_config_0/byte_out_a_RNO_8\[3\]/B  spi_mode_config_0/byte_out_a_RNO_8\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[3\]/CLK  spi_mode_config_0/byte_out_b\[3\]/Q  spi_mode_config_0/byte_out_a_RNO_5\[3\]/B  spi_mode_config_0/byte_out_a_RNO_5\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/data_out_q\[7\]/CLK  spi_master_0/data_out_q\[7\]/Q  spi_mode_config_0/state_b_RNIHUI3\[1\]/A  spi_mode_config_0/state_b_RNIHUI3\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/data_out_q\[7\]/CLK  spi_master_0/data_out_q\[7\]/Q  spi_mode_config_0/state_b_RNION1F1\[1\]/A  spi_mode_config_0/state_b_RNION1F1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/data_out_q\[7\]/CLK  spi_master_0/data_out_q\[7\]/Q  spi_mode_config_0/byte_tracker_a_RNO_3/B  spi_mode_config_0/byte_tracker_a_RNO_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/data_out_q\[7\]/CLK  spi_master_0/data_out_q\[7\]/Q  spi_mode_config_0/state_b_RNIP0HD1\[1\]/A  spi_mode_config_0/state_b_RNIP0HD1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/data_out_q\[7\]/CLK  spi_master_0/data_out_q\[7\]/Q  spi_mode_config_0/state_b_RNIIVI3\[2\]/B  spi_mode_config_0/state_b_RNIIVI3\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/data_out_q\[7\]/CLK  spi_master_0/data_out_q\[7\]/Q  spi_mode_config_0/byte_tracker_b_RNI66E3/A  spi_mode_config_0/byte_tracker_b_RNI66E3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/data_out_q\[7\]/CLK  spi_master_0/data_out_q\[7\]/Q  spi_mode_config_0/state_a_RNO_0\[1\]/A  spi_mode_config_0/state_a_RNO_0\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  memory_controller_0/row_out_RNO\[0\]/B  memory_controller_0/row_out_RNO\[0\]/Y  memory_controller_0/row_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[0\]/CLK  write_address_traversal_0/current_count\[0\]/Q  memory_controller_0/schedule40_0/B  memory_controller_0/schedule40_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  memory_controller_0/col_out_RNO\[0\]/B  memory_controller_0/col_out_RNO\[0\]/Y  memory_controller_0/col_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[13\]/CLK  write_address_traversal_0/current_count\[13\]/Q  memory_controller_0/schedule40_NE_3/B  memory_controller_0/schedule40_NE_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  memory_controller_0/row_out_RNO\[0\]/A  memory_controller_0/row_out_RNO\[0\]/Y  memory_controller_0/row_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  memory_controller_0/schedule40_0/A  memory_controller_0/schedule40_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/A  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[14\]/CLK  write_address_traversal_0/current_count\[14\]/Q  memory_controller_0/col_out_RNO\[1\]/B  memory_controller_0/col_out_RNO\[1\]/Y  memory_controller_0/col_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[14\]/CLK  write_address_traversal_0/current_count\[14\]/Q  memory_controller_0/schedule40_14/B  memory_controller_0/schedule40_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  memory_controller_0/row_out_RNO\[5\]/A  memory_controller_0/row_out_RNO\[5\]/Y  memory_controller_0/row_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  memory_controller_0/schedule40_5/A  memory_controller_0/schedule40_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  memory_controller_0/row_out_RNO\[3\]/A  memory_controller_0/row_out_RNO\[3\]/Y  memory_controller_0/row_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  memory_controller_0/schedule40_3/A  memory_controller_0/schedule40_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  memory_controller_0/row_out_RNO\[2\]/A  memory_controller_0/row_out_RNO\[2\]/Y  memory_controller_0/row_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  memory_controller_0/schedule40_2/A  memory_controller_0/schedule40_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  memory_controller_0/row_out_RNO\[8\]/A  memory_controller_0/row_out_RNO\[8\]/Y  memory_controller_0/row_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  memory_controller_0/schedule40_8/A  memory_controller_0/schedule40_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNI3HC6\[0\]/B  read_buffer_0/init_stage_RNI3HC6\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[0\]/CLK  read_address_traversal_0/current_count\[0\]/Q  memory_controller_0/schedule40_0/A  memory_controller_0/schedule40_0/Y  memory_controller_0/schedule40_NE_17/A  memory_controller_0/schedule40_NE_17/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[5\]/CLK  read_address_traversal_0/current_count\[5\]/Q  memory_controller_0/schedule40_5/A  memory_controller_0/schedule40_5/Y  memory_controller_0/schedule40_NE_7/C  memory_controller_0/schedule40_NE_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[3\]/CLK  read_address_traversal_0/current_count\[3\]/Q  memory_controller_0/schedule40_3/A  memory_controller_0/schedule40_3/Y  memory_controller_0/schedule40_NE_9/C  memory_controller_0/schedule40_NE_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[2\]/CLK  read_address_traversal_0/current_count\[2\]/Q  memory_controller_0/schedule40_2/A  memory_controller_0/schedule40_2/Y  memory_controller_0/schedule40_NE_8/C  memory_controller_0/schedule40_NE_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[8\]/CLK  read_address_traversal_0/current_count\[8\]/Q  memory_controller_0/schedule40_8/A  memory_controller_0/schedule40_8/Y  memory_controller_0/schedule40_NE_12/B  memory_controller_0/schedule40_NE_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  memory_controller_0/col_out_RNO\[1\]/A  memory_controller_0/col_out_RNO\[1\]/Y  memory_controller_0/col_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[14\]/CLK  read_address_traversal_0/current_count\[14\]/Q  memory_controller_0/schedule40_14/A  memory_controller_0/schedule40_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[17\]/CLK  read_address_traversal_0/current_count\[17\]/Q  memory_controller_0/col_out_RNO\[4\]/A  memory_controller_0/col_out_RNO\[4\]/Y  memory_controller_0/col_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[17\]/CLK  read_address_traversal_0/current_count\[17\]/Q  memory_controller_0/schedule40_NE_5/B  memory_controller_0/schedule40_NE_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  memory_controller_0/schedule40_18/A  memory_controller_0/schedule40_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[18\]/CLK  read_address_traversal_0/current_count\[18\]/Q  memory_controller_0/col_out_RNO\[5\]/A  memory_controller_0/col_out_RNO\[5\]/Y  memory_controller_0/col_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  memory_controller_0/col_out_RNO\[7\]/A  memory_controller_0/col_out_RNO\[7\]/Y  memory_controller_0/col_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[20\]/CLK  read_address_traversal_0/current_count\[20\]/Q  memory_controller_0/schedule40_NE_8/B  memory_controller_0/schedule40_NE_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  memory_controller_0/schedule40_18/B  memory_controller_0/schedule40_18/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[18\]/CLK  write_address_traversal_0/current_count\[18\]/Q  memory_controller_0/col_out_RNO\[5\]/B  memory_controller_0/col_out_RNO\[5\]/Y  memory_controller_0/col_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[20\]/CLK  write_address_traversal_0/current_count\[20\]/Q  memory_controller_0/col_out_RNO\[7\]/B  memory_controller_0/col_out_RNO\[7\]/Y  memory_controller_0/col_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[20\]/CLK  write_address_traversal_0/current_count\[20\]/Q  memory_controller_0/schedule40_NE_8/A  memory_controller_0/schedule40_NE_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[4\]/CLK  spi_mode_config_0/byte_out_b\[4\]/Q  spi_mode_config_0/byte_out_a_RNO_18\[4\]/B  spi_mode_config_0/byte_out_a_RNO_18\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[4\]/CLK  spi_mode_config_0/byte_out_b\[4\]/Q  spi_mode_config_0/byte_out_a_RNO_13\[4\]/A  spi_mode_config_0/byte_out_a_RNO_13\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[4\]/CLK  spi_mode_config_0/byte_out_b\[4\]/Q  spi_mode_config_0/byte_out_a_RNO_7\[4\]/B  spi_mode_config_0/byte_out_a_RNO_7\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[4\]/CLK  spi_mode_config_0/byte_out_b\[4\]/Q  spi_mode_config_0/byte_out_a_RNO_10\[4\]/B  spi_mode_config_0/byte_out_a_RNO_10\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[5\]/CLK  spi_mode_config_0/byte_out_b\[5\]/Q  spi_mode_config_0/byte_out_a_RNO_16\[5\]/B  spi_mode_config_0/byte_out_a_RNO_16\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[5\]/CLK  spi_mode_config_0/byte_out_b\[5\]/Q  spi_mode_config_0/byte_out_a_RNO_15\[5\]/B  spi_mode_config_0/byte_out_a_RNO_15\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[5\]/CLK  spi_mode_config_0/byte_out_b\[5\]/Q  spi_mode_config_0/byte_out_a_RNO_14\[5\]/C  spi_mode_config_0/byte_out_a_RNO_14\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[5\]/CLK  spi_mode_config_0/byte_out_b\[5\]/Q  spi_mode_config_0/byte_out_a_RNO_17\[5\]/A  spi_mode_config_0/byte_out_a_RNO_17\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  memory_controller_0/row_out_RNO\[1\]/B  memory_controller_0/row_out_RNO\[1\]/Y  memory_controller_0/row_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[1\]/CLK  write_address_traversal_0/current_count\[1\]/Q  memory_controller_0/schedule40_1/B  memory_controller_0/schedule40_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[15\]/CLK  write_address_traversal_0/current_count\[15\]/Q  memory_controller_0/schedule40_15/B  memory_controller_0/schedule40_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[15\]/CLK  write_address_traversal_0/current_count\[15\]/Q  memory_controller_0/col_out_RNO\[2\]/B  memory_controller_0/col_out_RNO\[2\]/Y  memory_controller_0/col_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[1\]/CLK  read_address_traversal_0/current_count\[1\]/Q  memory_controller_0/row_out_RNO\[1\]/A  memory_controller_0/row_out_RNO\[1\]/Y  memory_controller_0/row_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[1\]/CLK  read_address_traversal_0/current_count\[1\]/Q  memory_controller_0/schedule40_1/A  memory_controller_0/schedule40_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  memory_controller_0/row_out_RNO\[6\]/A  memory_controller_0/row_out_RNO\[6\]/Y  memory_controller_0/row_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[6\]/CLK  read_address_traversal_0/current_count\[6\]/Q  memory_controller_0/schedule40_6/A  memory_controller_0/schedule40_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[15\]/CLK  read_address_traversal_0/current_count\[15\]/Q  memory_controller_0/schedule40_15/A  memory_controller_0/schedule40_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[15\]/CLK  read_address_traversal_0/current_count\[15\]/Q  memory_controller_0/col_out_RNO\[2\]/A  memory_controller_0/col_out_RNO\[2\]/Y  memory_controller_0/col_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  memory_controller_0/col_out_RNO\[3\]/B  memory_controller_0/col_out_RNO\[3\]/Y  memory_controller_0/col_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[16\]/CLK  write_address_traversal_0/current_count\[16\]/Q  memory_controller_0/schedule40_NE_4/A  memory_controller_0/schedule40_NE_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[22\]/CLK  read_address_traversal_0/current_count\[22\]/Q  memory_controller_0/ba_out_RNO\[0\]/A  memory_controller_0/ba_out_RNO\[0\]/Y  memory_controller_0/ba_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[22\]/CLK  read_address_traversal_0/current_count\[22\]/Q  memory_controller_0/schedule40_NE_11/B  memory_controller_0/schedule40_NE_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[17\]/CLK  write_address_traversal_0/current_count\[17\]/Q  memory_controller_0/col_out_RNO\[4\]/B  memory_controller_0/col_out_RNO\[4\]/Y  memory_controller_0/col_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[17\]/CLK  write_address_traversal_0/current_count\[17\]/Q  memory_controller_0/schedule40_NE_5/A  memory_controller_0/schedule40_NE_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  memory_controller_0/col_out_RNO\[6\]/A  memory_controller_0/col_out_RNO\[6\]/Y  memory_controller_0/col_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[19\]/CLK  read_address_traversal_0/current_count\[19\]/Q  memory_controller_0/schedule40_NE_7/B  memory_controller_0/schedule40_NE_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[21\]/CLK  read_address_traversal_0/current_count\[21\]/Q  memory_controller_0/col_out_RNO\[8\]/A  memory_controller_0/col_out_RNO\[8\]/Y  memory_controller_0/col_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[21\]/CLK  read_address_traversal_0/current_count\[21\]/Q  memory_controller_0/schedule40_NE_9/B  memory_controller_0/schedule40_NE_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[19\]/CLK  write_address_traversal_0/current_count\[19\]/Q  memory_controller_0/col_out_RNO\[6\]/B  memory_controller_0/col_out_RNO\[6\]/Y  memory_controller_0/col_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[19\]/CLK  write_address_traversal_0/current_count\[19\]/Q  memory_controller_0/schedule40_NE_7/A  memory_controller_0/schedule40_NE_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[21\]/CLK  write_address_traversal_0/current_count\[21\]/Q  memory_controller_0/col_out_RNO\[8\]/B  memory_controller_0/col_out_RNO\[8\]/Y  memory_controller_0/col_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[21\]/CLK  write_address_traversal_0/current_count\[21\]/Q  memory_controller_0/schedule40_NE_9/A  memory_controller_0/schedule40_NE_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/start_b/CLK  spi_mode_config_0/start_b/Q  spi_mode_config_0/start_a_RNO/B  spi_mode_config_0/start_a_RNO/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[22\]/CLK  write_address_traversal_0/current_count\[22\]/Q  memory_controller_0/ba_out_RNO\[0\]/B  memory_controller_0/ba_out_RNO\[0\]/Y  memory_controller_0/ba_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[22\]/CLK  write_address_traversal_0/current_count\[22\]/Q  memory_controller_0/schedule40_NE_11/A  memory_controller_0/schedule40_NE_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[6\]/CLK  spi_mode_config_0/byte_out_b\[6\]/Q  spi_mode_config_0/byte_out_a_RNO_4\[6\]/C  spi_mode_config_0/byte_out_a_RNO_4\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[6\]/CLK  spi_mode_config_0/byte_out_b\[6\]/Q  spi_mode_config_0/byte_out_a_RNO_6\[6\]/B  spi_mode_config_0/byte_out_a_RNO_6\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[6\]/CLK  spi_mode_config_0/byte_out_b\[6\]/Q  spi_mode_config_0/byte_out_a_RNO_11\[6\]/A  spi_mode_config_0/byte_out_a_RNO_11\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[7\]/CLK  spi_mode_config_0/byte_out_b\[7\]/Q  spi_mode_config_0/byte_out_a_RNO_8\[7\]/B  spi_mode_config_0/byte_out_a_RNO_8\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[7\]/CLK  spi_mode_config_0/byte_out_b\[7\]/Q  spi_mode_config_0/byte_out_a_RNO_13\[7\]/A  spi_mode_config_0/byte_out_a_RNO_13\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[7\]/CLK  spi_mode_config_0/byte_out_b\[7\]/Q  spi_mode_config_0/byte_out_a_RNO_9\[7\]/A  spi_mode_config_0/byte_out_a_RNO_9\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  sdram_interface_0/ts_delay_1_I_70/B  sdram_interface_0/ts_delay_1_I_70/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  sdram_interface_0/ts_delay_RNIOAQS\[23\]/B  sdram_interface_0/ts_delay_RNIOAQS\[23\]/Y  sdram_interface_0/ts_delay_RNIEJKP1\[22\]/C  sdram_interface_0/ts_delay_RNIEJKP1\[22\]/Y  sdram_interface_0/ts_delay_RNIGUA67\[20\]/B  sdram_interface_0/ts_delay_RNIGUA67\[20\]/Y  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/B  sdram_interface_0/ts_delay_RNIEGVNH\[5\]/Y  sdram_interface_0/init_counter_10_I_1/B  sdram_interface_0/init_counter_10_I_1/Y  sdram_interface_0/init_counter_10_I_12/B  sdram_interface_0/init_counter_10_I_12/Y  sdram_interface_0/init_counter_RNIC2AF43\[3\]/A  sdram_interface_0/init_counter_RNIC2AF43\[3\]/Y  sdram_interface_0/init_counter_RNITNB286\[3\]/B  sdram_interface_0/init_counter_RNITNB286\[3\]/Y  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/B  sdram_interface_0/pwr_up_hold_RNI8J12K8_0/Y  sdram_interface_0/address_cl_12_RNO_6\[0\]/A  sdram_interface_0/address_cl_12_RNO_6\[0\]/Y  sdram_interface_0/address_cl_12_RNO_5\[0\]/A  sdram_interface_0/address_cl_12_RNO_5\[0\]/Y  sdram_interface_0/address_cl_12_RNO_1\[0\]/C  sdram_interface_0/address_cl_12_RNO_1\[0\]/Y  sdram_interface_0/address_cl_12_RNO\[0\]/C  sdram_interface_0/address_cl_12_RNO\[0\]/Y  sdram_interface_0/address_cl_12\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  sdram_interface_0/un1_TIMESTAMP_1lto23_15/B  sdram_interface_0/un1_TIMESTAMP_1lto23_15/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[1\]/CLK  spi_mode_config_0/byte_out_b\[1\]/Q  spi_mode_config_0/byte_out_a_RNO_5\[1\]/C  spi_mode_config_0/byte_out_a_RNO_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config_0/byte_out_b\[1\]/CLK  spi_mode_config_0/byte_out_b\[1\]/Q  spi_mode_config_0/byte_out_a_RNO_6\[1\]/B  spi_mode_config_0/byte_out_a_RNO_6\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[23\]/CLK  write_address_traversal_0/current_count\[23\]/Q  memory_controller_0/schedule40_23/B  memory_controller_0/schedule40_23/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/current_count\[23\]/CLK  write_address_traversal_0/current_count\[23\]/Q  memory_controller_0/ba_out_RNO\[1\]/B  memory_controller_0/ba_out_RNO\[1\]/Y  memory_controller_0/ba_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[23\]/CLK  read_address_traversal_0/current_count\[23\]/Q  memory_controller_0/schedule40_23/A  memory_controller_0/schedule40_23/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[23\]/CLK  read_address_traversal_0/current_count\[23\]/Q  memory_controller_0/ba_out_RNO\[1\]/A  memory_controller_0/ba_out_RNO\[1\]/Y  memory_controller_0/ba_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_4\[0\]/CLK  sdram_interface_0/address_cl_4\[0\]/Q  SDRAM_A8_pad/E  SDRAM_A8_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_5\[0\]/CLK  sdram_interface_0/address_cl_5\[0\]/Q  SDRAM_A1_pad/E  SDRAM_A1_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_6\[0\]/CLK  sdram_interface_0/address_cl_6\[0\]/Q  SDRAM_A2_pad/E  SDRAM_A2_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_7\[0\]/CLK  sdram_interface_0/address_cl_7\[0\]/Q  SDRAM_A0_pad/E  SDRAM_A0_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_8\[0\]/CLK  sdram_interface_0/address_cl_8\[0\]/Q  SDRAM_A7_pad/E  SDRAM_A7_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_9\[0\]/CLK  sdram_interface_0/address_cl_9\[0\]/Q  SDRAM_A5_pad/E  SDRAM_A5_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_10\[0\]/CLK  sdram_interface_0/address_cl_10\[0\]/Q  SDRAM_A6_pad/E  SDRAM_A6_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_11\[0\]/CLK  sdram_interface_0/address_cl_11\[0\]/Q  SDRAM_A3_pad/E  SDRAM_A3_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_12\[0\]/CLK  sdram_interface_0/address_cl_12\[0\]/Q  SDRAM_A10_pad/E  SDRAM_A10_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_3\[0\]/CLK  sdram_interface_0/address_cl_3\[0\]/Q  SDRAM_A4_pad/E  SDRAM_A4_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl\[0\]/CLK  sdram_interface_0/address_cl\[0\]/Q  SDRAM_A9_pad/E  SDRAM_A9_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_1\[0\]/CLK  sdram_interface_0/address_cl_1\[0\]/Q  SDRAM_A11_pad/E  SDRAM_A11_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address_cl_2\[0\]/CLK  sdram_interface_0/address_cl_2\[0\]/Q  SDRAM_A12_pad/E  SDRAM_A12_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT read_address_traversal_0/current_count\[23\]/CLK  read_address_traversal_0/current_count\[23\]/Q  memory_controller_0/schedule40_23/A  memory_controller_0/schedule40_23/Y  memory_controller_0/schedule40_NE_17/B  memory_controller_0/schedule40_NE_17/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[9\]/CLK  sdram_interface_0/address\[9\]/Q  SDRAM_A9_pad/D  SDRAM_A9_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[10\]/CLK  sdram_interface_0/address\[10\]/Q  SDRAM_A10_pad/D  SDRAM_A10_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[5\]/CLK  sdram_interface_0/address\[5\]/Q  SDRAM_A5_pad/D  SDRAM_A5_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/pwr_stabalize/CLK  sdram_interface_0/pwr_stabalize/Q  sdram_interface_0/pwr_stabalize_RNIJCMO/B  sdram_interface_0/pwr_stabalize_RNIJCMO/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[11\]/CLK  sdram_interface_0/address\[11\]/Q  SDRAM_A11_pad/D  SDRAM_A11_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[12\]/CLK  sdram_interface_0/address\[12\]/Q  SDRAM_A12_pad/D  SDRAM_A12_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[0\]/CLK  sdram_interface_0/address\[0\]/Q  SDRAM_A0_pad/D  SDRAM_A0_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[1\]/CLK  sdram_interface_0/address\[1\]/Q  SDRAM_A1_pad/D  SDRAM_A1_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[2\]/CLK  sdram_interface_0/address\[2\]/Q  SDRAM_A2_pad/D  SDRAM_A2_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[3\]/CLK  sdram_interface_0/address\[3\]/Q  SDRAM_A3_pad/D  SDRAM_A3_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[4\]/CLK  sdram_interface_0/address\[4\]/Q  SDRAM_A4_pad/D  SDRAM_A4_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[6\]/CLK  sdram_interface_0/address\[6\]/Q  SDRAM_A6_pad/D  SDRAM_A6_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[7\]/CLK  sdram_interface_0/address\[7\]/Q  SDRAM_A7_pad/D  SDRAM_A7_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sdram_interface_0/address\[8\]/CLK  sdram_interface_0/address\[8\]/Q  SDRAM_A8_pad/D  SDRAM_A8_pad/PAD  	(10.0:10.0:10.0) )

  )
)
)
