set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {output_interface.vho output_interface_vhd.sdo}}
	{{"Fast Model"} {output_interface_fast.vho output_interface_vhd_fast.sdo}}
}
