

================================================================
== Vivado HLS Report for 'pynq_dsp_hls'
================================================================
* Date:           Sun Feb  9 18:35:40 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   79|   10|   79|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   24|   3 ~ 6  |          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 62 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 49 
43 --> 44 45 48 
44 --> 48 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 42 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:68]   --->   Operation 63 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [2/2] (0.00ns)   --->   "%lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)" [pynq_dsp_hls.cpp:68]   --->   Operation 64 'read' 'lrclk_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)" [pynq_dsp_hls.cpp:89]   --->   Operation 65 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i30 %r_V to i31" [pynq_dsp_hls.cpp:90]   --->   Operation 66 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.49ns)   --->   "%ret_V = add i31 %zext_ln215, 4" [pynq_dsp_hls.cpp:90]   --->   Operation 67 'add' 'ret_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 68 [1/2] (0.00ns)   --->   "%lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)" [pynq_dsp_hls.cpp:68]   --->   Operation 68 'read' 'lrclk_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %ret_V to i64" [pynq_dsp_hls.cpp:90]   --->   Operation 69 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544" [pynq_dsp_hls.cpp:90]   --->   Operation 70 'getelementptr' 'physMemPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [7/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:90]   --->   Operation 71 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 72 [6/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:90]   --->   Operation 72 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 73 [5/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:90]   --->   Operation 73 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 74 [4/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:90]   --->   Operation 74 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 75 [3/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:90]   --->   Operation 75 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 76 [2/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:90]   --->   Operation 76 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 77 [1/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:90]   --->   Operation 77 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 78 [1/1] (7.00ns)   --->   "%status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)" [pynq_dsp_hls.cpp:90]   --->   Operation 78 'read' 'status_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk_V), !map !104"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !110"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !116"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %srcL), !map !120"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %srcR), !map !124"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %dstL), !map !128"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %dstR), !map !132"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %numOfStage_V), !map !136"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %configSizePerStage_V), !map !140"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %configReg), !map !144"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind"   --->   Operation 89 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:78]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk_V, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:79]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:80]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:81]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i32]* %configReg, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [pynq_dsp_hls.cpp:82]   --->   Operation 94 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i32]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [pynq_dsp_hls.cpp:82]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %numOfStage_V, i32 4)" [pynq_dsp_hls.cpp:85]   --->   Operation 96 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %configSizePerStage_V, i32 4)" [pynq_dsp_hls.cpp:86]   --->   Operation 97 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln761 = icmp eq i32 %status_V, 0" [pynq_dsp_hls.cpp:91]   --->   Operation 98 'icmp' 'icmp_ln761' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (1.81ns)   --->   "br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0" [pynq_dsp_hls.cpp:91]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.81>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%readyRch_load = load i1* @readyRch, align 1" [pynq_dsp_hls.cpp:103]   --->   Operation 100 'load' 'readyRch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%readyLch_load = load i1* @readyLch, align 1" [pynq_dsp_hls.cpp:103]   --->   Operation 101 'load' 'readyLch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln103)   --->   "%or_ln98 = or i1 %readyRch_load, %lrclk_V_read" [pynq_dsp_hls.cpp:98]   --->   Operation 102 'or' 'or_ln98' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.97ns)   --->   "%xor_ln98 = xor i1 %lrclk_V_read, true" [pynq_dsp_hls.cpp:98]   --->   Operation 103 'xor' 'xor_ln98' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln103)   --->   "%xor_ln103 = xor i1 %readyLch_load, true" [pynq_dsp_hls.cpp:103]   --->   Operation 104 'xor' 'xor_ln103' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln103)   --->   "%and_ln103 = and i1 %lrclk_V_read, %xor_ln103" [pynq_dsp_hls.cpp:103]   --->   Operation 105 'and' 'and_ln103' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln103)   --->   "%xor_ln103_1 = xor i1 %or_ln98, true" [pynq_dsp_hls.cpp:103]   --->   Operation 106 'xor' 'xor_ln103_1' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln103 = or i1 %and_ln103, %xor_ln103_1" [pynq_dsp_hls.cpp:103]   --->   Operation 107 'or' 'or_ln103' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (1.81ns)   --->   "br i1 %or_ln103, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %1" [pynq_dsp_hls.cpp:103]   --->   Operation 108 'br' <Predicate = (!icmp_ln761)> <Delay = 1.81>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%x_assign = alloca float"   --->   Operation 109 'alloca' 'x_assign' <Predicate = (!icmp_ln761 & !or_ln103)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%x_assign_3 = alloca float"   --->   Operation 110 'alloca' 'x_assign_3' <Predicate = (!icmp_ln761 & !or_ln103)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i30 %r_V to i64" [pynq_dsp_hls.cpp:112]   --->   Operation 111 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln761 & !or_ln103)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1" [pynq_dsp_hls.cpp:112]   --->   Operation 112 'getelementptr' 'physMemPtr_V_addr_1' <Predicate = (!icmp_ln761 & !or_ln103)> <Delay = 0.00>
ST_10 : Operation 113 [7/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:112]   --->   Operation 113 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = (!icmp_ln761 & !or_ln103)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.00>
ST_11 : Operation 114 [6/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:112]   --->   Operation 114 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 115 [5/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:112]   --->   Operation 115 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 116 [4/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:112]   --->   Operation 116 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.00>
ST_14 : Operation 117 [3/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:112]   --->   Operation 117 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.00>
ST_15 : Operation 118 [2/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:112]   --->   Operation 118 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.00>
ST_16 : Operation 119 [1/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:112]   --->   Operation 119 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.00>
ST_17 : Operation 120 [1/1] (7.00ns)   --->   "%lraw_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:112]   --->   Operation 120 'read' 'lraw_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%lsrc_V = trunc i32 %lraw_V to i24" [pynq_dsp_hls.cpp:114]   --->   Operation 121 'trunc' 'lsrc_V' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.00>
ST_18 : Operation 122 [1/1] (7.00ns)   --->   "%rraw_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:113]   --->   Operation 122 'read' 'rraw_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%rsrc_V = trunc i32 %rraw_V to i24" [pynq_dsp_hls.cpp:115]   --->   Operation 123 'trunc' 'rsrc_V' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln561 = sext i24 %lsrc_V to i32" [pynq_dsp_hls.cpp:116]   --->   Operation 124 'sext' 'sext_ln561' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:116]   --->   Operation 125 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln561_1 = sext i24 %rsrc_V to i32" [pynq_dsp_hls.cpp:117]   --->   Operation 126 'sext' 'sext_ln561_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [6/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:117]   --->   Operation 127 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 128 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:116]   --->   Operation 128 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 129 [5/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:117]   --->   Operation 129 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 130 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:116]   --->   Operation 130 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 131 [4/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:117]   --->   Operation 131 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 132 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:116]   --->   Operation 132 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 133 [3/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:117]   --->   Operation 133 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 134 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:116]   --->   Operation 134 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 135 [2/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:117]   --->   Operation 135 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 136 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:116]   --->   Operation 136 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 137 [1/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:117]   --->   Operation 137 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 138 [16/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 138 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 139 [16/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 139 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 140 [15/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 140 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 141 [15/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 141 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 142 [14/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 142 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 143 [14/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 143 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 144 [13/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 144 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 145 [13/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 145 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 146 [12/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 146 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 147 [12/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 147 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 148 [11/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 148 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 149 [11/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 149 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 150 [10/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 150 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 151 [10/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 151 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 152 [9/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 152 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 153 [9/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 153 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 154 [8/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 154 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 155 [8/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 155 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.07>
ST_34 : Operation 156 [7/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 156 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 157 [7/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 157 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 158 [6/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 158 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 159 [6/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 159 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.07>
ST_36 : Operation 160 [5/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 160 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 161 [5/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 161 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.07>
ST_37 : Operation 162 [4/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 162 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 163 [4/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 163 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 164 [3/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 164 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 165 [3/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 165 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.07>
ST_39 : Operation 166 [2/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 166 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 167 [2/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 167 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.07>
ST_40 : Operation 168 [1/16] (6.07ns)   --->   "%lsrcf = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:116]   --->   Operation 168 'fdiv' 'lsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 169 [1/16] (6.07ns)   --->   "%rsrcf = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:117]   --->   Operation 169 'fdiv' 'rsrcf' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.81>
ST_41 : Operation 170 [1/1] (1.76ns)   --->   "store float %lsrcf, float* %x_assign_3" [pynq_dsp_hls.cpp:123]   --->   Operation 170 'store' <Predicate = true> <Delay = 1.76>
ST_41 : Operation 171 [1/1] (1.81ns)   --->   "store float %rsrcf, float* %x_assign" [pynq_dsp_hls.cpp:123]   --->   Operation 171 'store' <Predicate = true> <Delay = 1.81>
ST_41 : Operation 172 [1/1] (1.76ns)   --->   "br label %._crit_edge345" [pynq_dsp_hls.cpp:123]   --->   Operation 172 'br' <Predicate = true> <Delay = 1.76>

State 42 <SV = 41> <Delay = 5.70>
ST_42 : Operation 173 [1/1] (0.00ns)   --->   "%t_V = phi i3 [ 0, %1 ], [ %stageIndex_V, %._crit_edge345.backedge ]"   --->   Operation 173 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 174 [1/1] (1.13ns)   --->   "%icmp_ln887 = icmp eq i3 %t_V, -4" [pynq_dsp_hls.cpp:123]   --->   Operation 174 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 175 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 175 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 176 [1/1] (1.65ns)   --->   "%stageIndex_V = add i3 %t_V, 1" [pynq_dsp_hls.cpp:123]   --->   Operation 176 'add' 'stageIndex_V' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %_ifconv1, label %2" [pynq_dsp_hls.cpp:123]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t_V, i2 0)" [pynq_dsp_hls.cpp:125]   --->   Operation 178 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i5 %tmp_3 to i64" [pynq_dsp_hls.cpp:125]   --->   Operation 179 'zext' 'zext_ln125' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 180 [1/1] (0.00ns)   --->   "%configReg_addr = getelementptr [16 x i32]* %configReg, i64 0, i64 %zext_ln125" [pynq_dsp_hls.cpp:125]   --->   Operation 180 'getelementptr' 'configReg_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln53 = or i5 %tmp_3, 1" [pynq_dsp_hls.cpp:53->pynq_dsp_hls.cpp:127]   --->   Operation 181 'or' 'or_ln53' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln53)" [pynq_dsp_hls.cpp:53->pynq_dsp_hls.cpp:127]   --->   Operation 182 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 183 [1/1] (0.00ns)   --->   "%configReg_addr_1 = getelementptr [16 x i32]* %configReg, i64 0, i64 %tmp_6" [pynq_dsp_hls.cpp:53->pynq_dsp_hls.cpp:127]   --->   Operation 183 'getelementptr' 'configReg_addr_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 184 [2/2] (2.32ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:125]   --->   Operation 184 'load' 'configReg_load' <Predicate = (!icmp_ln887)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 185 [1/1] (0.00ns)   --->   "%x_assign_3_load = load float* %x_assign_3" [pynq_dsp_hls.cpp:147]   --->   Operation 185 'load' 'x_assign_3_load' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 186 [4/4] (5.70ns)   --->   "%ldstf = fmul float %x_assign_3_load, 8.388607e+06" [pynq_dsp_hls.cpp:147]   --->   Operation 186 'fmul' 'ldstf' <Predicate = (icmp_ln887)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 187 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %srcL, float %lsrcf)" [pynq_dsp_hls.cpp:157]   --->   Operation 187 'write' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_42 : Operation 188 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %srcR, float %rsrcf)" [pynq_dsp_hls.cpp:158]   --->   Operation 188 'write' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.68>
ST_43 : Operation 189 [1/2] (2.32ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:125]   --->   Operation 189 'load' 'configReg_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>
ST_43 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %configReg_load to i4" [pynq_dsp_hls.cpp:125]   --->   Operation 190 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 191 [1/1] (1.36ns)   --->   "switch i4 %trunc_ln125, label %._crit_edge345.backedge [
    i4 1, label %_ifconv
    i4 2, label %._crit_edge353
    i4 3, label %._crit_edge353
    i4 4, label %._crit_edge353
    i4 5, label %._crit_edge353
    i4 6, label %._crit_edge353
    i4 7, label %._crit_edge353
    i4 -8, label %._crit_edge353
    i4 -7, label %._crit_edge353
  ]" [pynq_dsp_hls.cpp:125]   --->   Operation 191 'switch' <Predicate = true> <Delay = 1.36>
ST_43 : Operation 192 [2/2] (2.32ns)   --->   "%configReg_load_1 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:53->pynq_dsp_hls.cpp:127]   --->   Operation 192 'load' 'configReg_load_1' <Predicate = (trunc_ln125 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 193 [1/1] (0.00ns)   --->   "br label %._crit_edge345.backedge" [pynq_dsp_hls.cpp:138]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 43> <Delay = 5.74>
ST_45 : Operation 194 [1/2] (2.32ns)   --->   "%configReg_load_1 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:53->pynq_dsp_hls.cpp:127]   --->   Operation 194 'load' 'configReg_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %configReg_load_1, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 195 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln257_2 = trunc i32 %configReg_load_1 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 196 'trunc' 'trunc_ln257_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 197 [1/1] (1.55ns)   --->   "%icmp_ln257_2 = icmp ne i8 %tmp_9, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 197 'icmp' 'icmp_ln257_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 198 [1/1] (2.44ns)   --->   "%icmp_ln257_3 = icmp eq i23 %trunc_ln257_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 198 'icmp' 'icmp_ln257_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 199 [1/1] (0.97ns)   --->   "%or_ln257_1 = or i1 %icmp_ln257_3, %icmp_ln257_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 199 'or' 'or_ln257_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 5.43>
ST_46 : Operation 200 [1/1] (0.00ns)   --->   "%x_assign_load_1 = load float* %x_assign" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 200 'load' 'x_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 201 [1/1] (0.00ns)   --->   "%x_assign_3_load_1 = load float* %x_assign_3" [pynq_dsp_hls.cpp:60->pynq_dsp_hls.cpp:127]   --->   Operation 201 'load' 'x_assign_3_load_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 202 [1/1] (0.00ns)   --->   "%threash = bitcast i32 %configReg_load_1 to float" [pynq_dsp_hls.cpp:17->pynq_dsp_hls.cpp:53->pynq_dsp_hls.cpp:127]   --->   Operation 202 'bitcast' 'threash' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 203 [1/1] (0.00ns)   --->   "%p_Val2_4 = bitcast float %x_assign_3_load_1 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:56->pynq_dsp_hls.cpp:127]   --->   Operation 203 'bitcast' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_4 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:56->pynq_dsp_hls.cpp:127]   --->   Operation 204 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %p_Val2_4 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 205 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:56->pynq_dsp_hls.cpp:127]   --->   Operation 206 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 207 [1/1] (0.00ns)   --->   "%labs = bitcast i32 %p_Result_6 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:56->pynq_dsp_hls.cpp:127]   --->   Operation 207 'bitcast' 'labs' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 208 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast float %x_assign_load_1 to i32" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:57->pynq_dsp_hls.cpp:127]   --->   Operation 208 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i32 %p_Val2_5 to i31" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:57->pynq_dsp_hls.cpp:127]   --->   Operation 209 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln257_1 = trunc i32 %p_Val2_5 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 210 'trunc' 'trunc_ln257_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1)" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:57->pynq_dsp_hls.cpp:127]   --->   Operation 211 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 212 [1/1] (0.00ns)   --->   "%rabs = bitcast i32 %p_Result_7 to float" [r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->pynq_dsp_hls.cpp:57->pynq_dsp_hls.cpp:127]   --->   Operation 212 'bitcast' 'rabs' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 213 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 214 [1/1] (1.55ns)   --->   "%icmp_ln257 = icmp ne i8 %tmp_8, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 214 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 215 [1/1] (2.44ns)   --->   "%icmp_ln257_1 = icmp eq i23 %trunc_ln257, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 215 'icmp' 'icmp_ln257_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 216 [1/1] (0.97ns)   --->   "%or_ln257 = or i1 %icmp_ln257_1, %icmp_ln257" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 216 'or' 'or_ln257' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 217 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %labs, %threash" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 217 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 218 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 219 [1/1] (1.55ns)   --->   "%icmp_ln257_4 = icmp ne i8 %tmp_10, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 219 'icmp' 'icmp_ln257_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 220 [1/1] (2.44ns)   --->   "%icmp_ln257_5 = icmp eq i23 %trunc_ln257_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 220 'icmp' 'icmp_ln257_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 221 [1/1] (0.97ns)   --->   "%or_ln257_2 = or i1 %icmp_ln257_5, %icmp_ln257_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 221 'or' 'or_ln257_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 222 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp olt float %rabs, %threash" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 222 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 223 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp olt float %x_assign_3_load_1, 0.000000e+00" [pynq_dsp_hls.cpp:60->pynq_dsp_hls.cpp:127]   --->   Operation 223 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 224 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %x_assign_load_1, 0.000000e+00" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 224 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 6.40>
ST_47 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node ldst)   --->   "%and_ln257 = and i1 %or_ln257, %or_ln257_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 225 'and' 'and_ln257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 226 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %labs, %threash" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 226 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node ldst)   --->   "%and_ln257_1 = and i1 %and_ln257, %tmp_s" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 227 'and' 'and_ln257_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%ldst = select i1 %and_ln257_1, float %labs, float %threash" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127]   --->   Operation 228 'select' 'ldst' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node rdst)   --->   "%and_ln257_2 = and i1 %or_ln257_2, %or_ln257_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 229 'and' 'and_ln257_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 230 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp olt float %rabs, %threash" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 230 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node rdst)   --->   "%and_ln257_3 = and i1 %and_ln257_2, %tmp_11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 231 'and' 'and_ln257_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 232 [1/1] (0.97ns) (out node of the LUT)   --->   "%rdst = select i1 %and_ln257_3, float %rabs, float %threash" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127]   --->   Operation 232 'select' 'rdst' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 233 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp olt float %x_assign_3_load_1, 0.000000e+00" [pynq_dsp_hls.cpp:60->pynq_dsp_hls.cpp:127]   --->   Operation 233 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 234 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp olt float %x_assign_load_1, 0.000000e+00" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 234 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 235 [1/1] (0.97ns)   --->   "%and_ln61 = and i1 %or_ln257_2, %tmp_13" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 235 'and' 'and_ln61' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 2.80>
ST_48 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node currentData_lch)   --->   "%and_ln60 = and i1 %or_ln257, %tmp_12" [pynq_dsp_hls.cpp:60->pynq_dsp_hls.cpp:127]   --->   Operation 236 'and' 'and_ln60' <Predicate = (trunc_ln125 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node currentData_lch)   --->   "%bitcast_ln60 = bitcast float %ldst to i32" [pynq_dsp_hls.cpp:60->pynq_dsp_hls.cpp:127]   --->   Operation 237 'bitcast' 'bitcast_ln60' <Predicate = (trunc_ln125 == 1)> <Delay = 0.00>
ST_48 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node currentData_lch)   --->   "%xor_ln60 = xor i32 %bitcast_ln60, -2147483648" [pynq_dsp_hls.cpp:60->pynq_dsp_hls.cpp:127]   --->   Operation 238 'xor' 'xor_ln60' <Predicate = (trunc_ln125 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node currentData_lch)   --->   "%bitcast_ln60_1 = bitcast i32 %xor_ln60 to float" [pynq_dsp_hls.cpp:60->pynq_dsp_hls.cpp:127]   --->   Operation 239 'bitcast' 'bitcast_ln60_1' <Predicate = (trunc_ln125 == 1)> <Delay = 0.00>
ST_48 : Operation 240 [1/1] (0.99ns) (out node of the LUT)   --->   "%currentData_lch = select i1 %and_ln60, float %bitcast_ln60_1, float %ldst" [pynq_dsp_hls.cpp:60->pynq_dsp_hls.cpp:127]   --->   Operation 240 'select' 'currentData_lch' <Predicate = (trunc_ln125 == 1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 241 [1/1] (1.76ns)   --->   "store float %currentData_lch, float* %x_assign_3" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 241 'store' <Predicate = (trunc_ln125 == 1)> <Delay = 1.76>
ST_48 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %and_ln61, label %3, label %_ifconv.._crit_edge345.backedge_crit_edge" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 242 'br' <Predicate = (trunc_ln125 == 1)> <Delay = 0.00>
ST_48 : Operation 243 [1/1] (1.81ns)   --->   "store float %rdst, float* %x_assign" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 243 'store' <Predicate = (trunc_ln125 == 1 & !and_ln61)> <Delay = 1.81>
ST_48 : Operation 244 [1/1] (0.00ns)   --->   "br label %._crit_edge345.backedge" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 244 'br' <Predicate = (trunc_ln125 == 1 & !and_ln61)> <Delay = 0.00>
ST_48 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast float %rdst to i32" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 245 'bitcast' 'bitcast_ln61' <Predicate = (trunc_ln125 == 1 & and_ln61)> <Delay = 0.00>
ST_48 : Operation 246 [1/1] (0.99ns)   --->   "%xor_ln61 = xor i32 %bitcast_ln61, -2147483648" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 246 'xor' 'xor_ln61' <Predicate = (trunc_ln125 == 1 & and_ln61)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %xor_ln61 to float" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 247 'bitcast' 'bitcast_ln61_1' <Predicate = (trunc_ln125 == 1 & and_ln61)> <Delay = 0.00>
ST_48 : Operation 248 [1/1] (1.81ns)   --->   "store float %bitcast_ln61_1, float* %x_assign" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 248 'store' <Predicate = (trunc_ln125 == 1 & and_ln61)> <Delay = 1.81>
ST_48 : Operation 249 [1/1] (0.00ns)   --->   "br label %._crit_edge345.backedge" [pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127]   --->   Operation 249 'br' <Predicate = (trunc_ln125 == 1 & and_ln61)> <Delay = 0.00>
ST_48 : Operation 250 [1/1] (0.00ns)   --->   "br label %._crit_edge345"   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 42> <Delay = 5.70>
ST_49 : Operation 251 [1/1] (0.00ns)   --->   "%x_assign_load = load float* %x_assign" [pynq_dsp_hls.cpp:148]   --->   Operation 251 'load' 'x_assign_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 252 [3/4] (5.70ns)   --->   "%ldstf = fmul float %x_assign_3_load, 8.388607e+06" [pynq_dsp_hls.cpp:147]   --->   Operation 252 'fmul' 'ldstf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 253 [4/4] (5.70ns)   --->   "%rdstf = fmul float %x_assign_load, 8.388607e+06" [pynq_dsp_hls.cpp:148]   --->   Operation 253 'fmul' 'rdstf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 43> <Delay = 5.70>
ST_50 : Operation 254 [2/4] (5.70ns)   --->   "%ldstf = fmul float %x_assign_3_load, 8.388607e+06" [pynq_dsp_hls.cpp:147]   --->   Operation 254 'fmul' 'ldstf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 255 [3/4] (5.70ns)   --->   "%rdstf = fmul float %x_assign_load, 8.388607e+06" [pynq_dsp_hls.cpp:148]   --->   Operation 255 'fmul' 'rdstf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 44> <Delay = 5.70>
ST_51 : Operation 256 [1/4] (5.70ns)   --->   "%ldstf = fmul float %x_assign_3_load, 8.388607e+06" [pynq_dsp_hls.cpp:147]   --->   Operation 256 'fmul' 'ldstf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 257 [2/4] (5.70ns)   --->   "%rdstf = fmul float %x_assign_load, 8.388607e+06" [pynq_dsp_hls.cpp:148]   --->   Operation 257 'fmul' 'rdstf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 45> <Delay = 5.70>
ST_52 : Operation 258 [1/4] (5.70ns)   --->   "%rdstf = fmul float %x_assign_load, 8.388607e+06" [pynq_dsp_hls.cpp:148]   --->   Operation 258 'fmul' 'rdstf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 259 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %ldstf to i32" [pynq_dsp_hls.cpp:149]   --->   Operation 259 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [pynq_dsp_hls.cpp:149]   --->   Operation 260 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 261 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:149]   --->   Operation 261 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [pynq_dsp_hls.cpp:149]   --->   Operation 262 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 263 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [pynq_dsp_hls.cpp:149]   --->   Operation 263 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [pynq_dsp_hls.cpp:149]   --->   Operation 264 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 265 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [pynq_dsp_hls.cpp:149]   --->   Operation 265 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 266 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [pynq_dsp_hls.cpp:149]   --->   Operation 266 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 267 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [pynq_dsp_hls.cpp:149]   --->   Operation 267 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 268 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %dstL, float %ldstf)" [pynq_dsp_hls.cpp:159]   --->   Operation 268 'write' <Predicate = true> <Delay = 0.00>

State 53 <SV = 46> <Delay = 6.84>
ST_53 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_2 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [pynq_dsp_hls.cpp:149]   --->   Operation 269 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [pynq_dsp_hls.cpp:149]   --->   Operation 270 'sext' 'sext_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_53 : Operation 271 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [pynq_dsp_hls.cpp:149]   --->   Operation 271 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 272 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [pynq_dsp_hls.cpp:149]   --->   Operation 272 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 273 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 0, %sh_amt" [pynq_dsp_hls.cpp:149]   --->   Operation 273 'sub' 'sh_amt_1' <Predicate = (!icmp_ln278)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 274 [1/1] (1.66ns)   --->   "%icmp_ln295 = icmp slt i9 %sh_amt_1, 24" [pynq_dsp_hls.cpp:149]   --->   Operation 274 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln278)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_2, %sext_ln281" [pynq_dsp_hls.cpp:149]   --->   Operation 275 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 276 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [pynq_dsp_hls.cpp:149]   --->   Operation 276 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [pynq_dsp_hls.cpp:149]   --->   Operation 277 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 278 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [pynq_dsp_hls.cpp:149]   --->   Operation 278 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [pynq_dsp_hls.cpp:149]   --->   Operation 279 'and' 'and_ln285' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 280 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 0" [pynq_dsp_hls.cpp:149]   --->   Operation 280 'select' 'select_ln285' <Predicate = (!icmp_ln278)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [pynq_dsp_hls.cpp:149]   --->   Operation 281 'or' 'or_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [pynq_dsp_hls.cpp:149]   --->   Operation 282 'xor' 'xor_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [pynq_dsp_hls.cpp:149]   --->   Operation 283 'and' 'and_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 284 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast float %rdstf to i32" [pynq_dsp_hls.cpp:150]   --->   Operation 284 'bitcast' 'reg_V_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i32 %reg_V_1 to i31" [pynq_dsp_hls.cpp:150]   --->   Operation 285 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:150]   --->   Operation 286 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)" [pynq_dsp_hls.cpp:150]   --->   Operation 287 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 288 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i8 %p_Result_4 to i9" [pynq_dsp_hls.cpp:150]   --->   Operation 288 'zext' 'exp_V_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = trunc i32 %reg_V_1 to i23" [pynq_dsp_hls.cpp:150]   --->   Operation 289 'trunc' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 290 [1/1] (2.47ns)   --->   "%icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0" [pynq_dsp_hls.cpp:150]   --->   Operation 290 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 291 [1/1] (1.82ns)   --->   "%sh_amt_2 = sub i9 150, %exp_V_1" [pynq_dsp_hls.cpp:150]   --->   Operation 291 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 292 [1/1] (1.55ns)   --->   "%icmp_ln282_1 = icmp eq i8 %p_Result_4, -106" [pynq_dsp_hls.cpp:150]   --->   Operation 292 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 293 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %dstR, float %rdstf)" [pynq_dsp_hls.cpp:160]   --->   Operation 293 'write' <Predicate = true> <Delay = 0.00>

State 54 <SV = 47> <Delay = 6.84>
ST_54 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294 = sext i9 %sh_amt_1 to i32" [pynq_dsp_hls.cpp:149]   --->   Operation 294 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_54 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:149]   --->   Operation 295 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%select_ln288 = select i1 %tmp_5, i24 -1, i24 0" [pynq_dsp_hls.cpp:149]   --->   Operation 296 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294cast = trunc i32 %sext_ln294 to i24" [pynq_dsp_hls.cpp:149]   --->   Operation 297 'trunc' 'sext_ln294cast' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_54 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%shl_ln297 = shl i24 %tmp_2, %sext_ln294cast" [pynq_dsp_hls.cpp:149]   --->   Operation 298 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%select_ln295 = select i1 %and_ln295, i24 %shl_ln297, i24 %select_ln285" [pynq_dsp_hls.cpp:149]   --->   Operation 299 'select' 'select_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 300 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278 = select i1 %icmp_ln278, i24 0, i24 %select_ln295" [pynq_dsp_hls.cpp:149]   --->   Operation 300 'select' 'select_ln278' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [pynq_dsp_hls.cpp:149]   --->   Operation 301 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%and_ln285_1 = and i1 %and_ln284, %xor_ln285" [pynq_dsp_hls.cpp:149]   --->   Operation 302 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 303 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_1 = select i1 %and_ln285_1, i24 %select_ln288, i24 %select_ln278" [pynq_dsp_hls.cpp:149]   --->   Operation 303 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [pynq_dsp_hls.cpp:149]   --->   Operation 304 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [pynq_dsp_hls.cpp:149]   --->   Operation 305 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 306 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i24 %tmp_2, i24 %select_ln285_1" [pynq_dsp_hls.cpp:149]   --->   Operation 306 'select' 'select_ln282' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)" [pynq_dsp_hls.cpp:150]   --->   Operation 307 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%sext_ln281_1 = sext i9 %sh_amt_2 to i24" [pynq_dsp_hls.cpp:150]   --->   Operation 308 'sext' 'sext_ln281_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00>
ST_54 : Operation 309 [1/1] (1.66ns)   --->   "%icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0" [pynq_dsp_hls.cpp:150]   --->   Operation 309 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 310 [1/1] (1.66ns)   --->   "%icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25" [pynq_dsp_hls.cpp:150]   --->   Operation 310 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 311 [1/1] (1.82ns)   --->   "%sh_amt_3 = sub i9 0, %sh_amt_2" [pynq_dsp_hls.cpp:150]   --->   Operation 311 'sub' 'sh_amt_3' <Predicate = (!icmp_ln278_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 312 [1/1] (1.66ns)   --->   "%icmp_ln295_1 = icmp slt i9 %sh_amt_3, 24" [pynq_dsp_hls.cpp:150]   --->   Operation 312 'icmp' 'icmp_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%lshr_ln286_1 = lshr i24 %tmp_4, %sext_ln281_1" [pynq_dsp_hls.cpp:150]   --->   Operation 313 'lshr' 'lshr_ln286_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 314 [1/1] (0.97ns)   --->   "%or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1" [pynq_dsp_hls.cpp:150]   --->   Operation 314 'or' 'or_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%xor_ln282_1 = xor i1 %or_ln282_1, true" [pynq_dsp_hls.cpp:150]   --->   Operation 315 'xor' 'xor_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 316 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1" [pynq_dsp_hls.cpp:150]   --->   Operation 316 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1" [pynq_dsp_hls.cpp:150]   --->   Operation 317 'and' 'and_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 318 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 0" [pynq_dsp_hls.cpp:150]   --->   Operation 318 'select' 'select_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1" [pynq_dsp_hls.cpp:150]   --->   Operation 319 'or' 'or_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%xor_ln284_1 = xor i1 %or_ln284_1, true" [pynq_dsp_hls.cpp:150]   --->   Operation 320 'xor' 'xor_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 321 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1" [pynq_dsp_hls.cpp:150]   --->   Operation 321 'and' 'and_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 322 [1/1] (2.49ns)   --->   "%ret_V_1 = add i31 2, %zext_ln215" [pynq_dsp_hls.cpp:153]   --->   Operation 322 'add' 'ret_V_1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 48> <Delay = 7.00>
ST_55 : Operation 323 [1/1] (2.31ns)   --->   "%sub_ln461 = sub i24 0, %select_ln282" [pynq_dsp_hls.cpp:149]   --->   Operation 323 'sub' 'sub_ln461' <Predicate = (p_Result_8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 324 [1/1] (0.69ns)   --->   "%select_ln303 = select i1 %p_Result_8, i24 %sub_ln461, i24 %select_ln282" [pynq_dsp_hls.cpp:149]   --->   Operation 324 'select' 'select_ln303' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1 = sext i9 %sh_amt_3 to i32" [pynq_dsp_hls.cpp:150]   --->   Operation 325 'sext' 'sext_ln294_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_55 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:150]   --->   Operation 326 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%select_ln288_1 = select i1 %tmp_7, i24 -1, i24 0" [pynq_dsp_hls.cpp:150]   --->   Operation 327 'select' 'select_ln288_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1cast = trunc i32 %sext_ln294_1 to i24" [pynq_dsp_hls.cpp:150]   --->   Operation 328 'trunc' 'sext_ln294_1cast' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_55 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%shl_ln297_1 = shl i24 %tmp_4, %sext_ln294_1cast" [pynq_dsp_hls.cpp:150]   --->   Operation 329 'shl' 'shl_ln297_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%select_ln295_1 = select i1 %and_ln295_1, i24 %shl_ln297_1, i24 %select_ln285_2" [pynq_dsp_hls.cpp:150]   --->   Operation 330 'select' 'select_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 331 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278_1 = select i1 %icmp_ln278_1, i24 0, i24 %select_ln295_1" [pynq_dsp_hls.cpp:150]   --->   Operation 331 'select' 'select_ln278_1' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%xor_ln285_1 = xor i1 %icmp_ln285_1, true" [pynq_dsp_hls.cpp:150]   --->   Operation 332 'xor' 'xor_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1" [pynq_dsp_hls.cpp:150]   --->   Operation 333 'and' 'and_ln285_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 334 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_3 = select i1 %and_ln285_3, i24 %select_ln288_1, i24 %select_ln278_1" [pynq_dsp_hls.cpp:150]   --->   Operation 334 'select' 'select_ln285_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%xor_ln278_1 = xor i1 %icmp_ln278_1, true" [pynq_dsp_hls.cpp:150]   --->   Operation 335 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1" [pynq_dsp_hls.cpp:150]   --->   Operation 336 'and' 'and_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 337 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_4, i24 %select_ln285_3" [pynq_dsp_hls.cpp:150]   --->   Operation 337 'select' 'select_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i31 %ret_V_1 to i64" [pynq_dsp_hls.cpp:153]   --->   Operation 338 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 339 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2" [pynq_dsp_hls.cpp:153]   --->   Operation 339 'getelementptr' 'physMemPtr_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 340 [1/1] (7.00ns)   --->   "%physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)" [pynq_dsp_hls.cpp:153]   --->   Operation 340 'writereq' 'physMemPtr_V_addr_3_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 49> <Delay = 7.00>
ST_56 : Operation 341 [1/1] (2.31ns)   --->   "%sub_ln461_1 = sub i24 0, %select_ln282_1" [pynq_dsp_hls.cpp:150]   --->   Operation 341 'sub' 'sub_ln461_1' <Predicate = (p_Result_9)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 342 [1/1] (0.69ns)   --->   "%select_ln303_1 = select i1 %p_Result_9, i24 %sub_ln461_1, i24 %select_ln282_1" [pynq_dsp_hls.cpp:150]   --->   Operation 342 'select' 'select_ln303_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i24 %select_ln303 to i32" [pynq_dsp_hls.cpp:153]   --->   Operation 343 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 344 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214, i4 -1)" [pynq_dsp_hls.cpp:153]   --->   Operation 344 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 50> <Delay = 7.00>
ST_57 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i24 %select_ln303_1 to i32" [pynq_dsp_hls.cpp:154]   --->   Operation 345 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 346 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214_1, i4 -1)" [pynq_dsp_hls.cpp:154]   --->   Operation 346 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 51> <Delay = 7.00>
ST_58 : Operation 347 [5/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:154]   --->   Operation 347 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 52> <Delay = 7.00>
ST_59 : Operation 348 [4/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:154]   --->   Operation 348 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 53> <Delay = 7.00>
ST_60 : Operation 349 [3/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:154]   --->   Operation 349 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 54> <Delay = 7.00>
ST_61 : Operation 350 [2/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:154]   --->   Operation 350 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 55> <Delay = 7.00>
ST_62 : Operation 351 [1/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:154]   --->   Operation 351 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = (!icmp_ln761 & !or_ln103)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 352 [1/1] (1.81ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge" [pynq_dsp_hls.cpp:161]   --->   Operation 352 'br' <Predicate = (!icmp_ln761 & !or_ln103)> <Delay = 1.81>
ST_62 : Operation 353 [1/1] (0.00ns)   --->   "%readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv1 ], [ %lrclk_V_read, %0 ]" [pynq_dsp_hls.cpp:68]   --->   Operation 353 'phi' 'readyRch_flag_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 354 [1/1] (0.00ns)   --->   "%readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %_ifconv1 ], [ true, %0 ]"   --->   Operation 354 'phi' 'readyRch_new_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 355 [1/1] (0.00ns)   --->   "%readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv1 ], [ %xor_ln98, %0 ]" [pynq_dsp_hls.cpp:98]   --->   Operation 355 'phi' 'readyLch_flag_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %readyLch_flag_1, label %mergeST6, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new7" [pynq_dsp_hls.cpp:98]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 357 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyLch, align 1" [pynq_dsp_hls.cpp:101]   --->   Operation 357 'store' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_62 : Operation 358 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new7"   --->   Operation 358 'br' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_62 : Operation 359 [1/1] (0.00ns)   --->   "br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new" [pynq_dsp_hls.cpp:68]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 360 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyRch, align 1" [pynq_dsp_hls.cpp:99]   --->   Operation 360 'store' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_62 : Operation 361 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new"   --->   Operation 361 'br' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_62 : Operation 362 [1/1] (0.00ns)   --->   "ret void" [pynq_dsp_hls.cpp:161]   --->   Operation 362 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 3.49ns
The critical path consists of the following:
	s_axi read on port 'basePhysAddr_V' (pynq_dsp_hls.cpp:68) [24]  (1 ns)
	'add' operation ('ret.V', pynq_dsp_hls.cpp:90) [36]  (2.49 ns)

 <State 2>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr', pynq_dsp_hls.cpp:90) [38]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:90) [39]  (7 ns)

 <State 3>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:90) [39]  (7 ns)

 <State 4>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:90) [39]  (7 ns)

 <State 5>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:90) [39]  (7 ns)

 <State 6>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:90) [39]  (7 ns)

 <State 7>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:90) [39]  (7 ns)

 <State 8>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:90) [39]  (7 ns)

 <State 9>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:90) [40]  (7 ns)

 <State 10>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_1', pynq_dsp_hls.cpp:112) [57]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:112) [58]  (7 ns)

 <State 11>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:112) [58]  (7 ns)

 <State 12>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:112) [58]  (7 ns)

 <State 13>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:112) [58]  (7 ns)

 <State 14>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:112) [58]  (7 ns)

 <State 15>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:112) [58]  (7 ns)

 <State 16>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:112) [58]  (7 ns)

 <State 17>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:112) [59]  (7 ns)

 <State 18>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:113) [60]  (7 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:116) [64]  (6.41 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:116) [64]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:116) [64]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:116) [64]  (6.41 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:116) [64]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:116) [64]  (6.41 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('lsrcf', pynq_dsp_hls.cpp:116) [65]  (6.08 ns)

 <State 41>: 1.81ns
The critical path consists of the following:
	'store' operation ('store_ln123', pynq_dsp_hls.cpp:123) of variable 'rsrcf', pynq_dsp_hls.cpp:117 on local variable 'f' [70]  (1.81 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'load' operation ('x_assign_3_load', pynq_dsp_hls.cpp:147) on local variable 'f' [149]  (0 ns)
	'fmul' operation ('ldstf', pynq_dsp_hls.cpp:147) [150]  (5.7 ns)

 <State 43>: 3.69ns
The critical path consists of the following:
	'load' operation ('configReg_load', pynq_dsp_hls.cpp:125) on array 'configReg' [85]  (2.32 ns)
	blocking operation 1.36 ns on control path)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 5.75ns
The critical path consists of the following:
	'load' operation ('src', pynq_dsp_hls.cpp:53->pynq_dsp_hls.cpp:127) on array 'configReg' [93]  (2.32 ns)
	'icmp' operation ('icmp_ln257_3', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127) [112]  (2.45 ns)
	'or' operation ('or_ln257_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127) [113]  (0.978 ns)

 <State 46>: 5.43ns
The critical path consists of the following:
	'load' operation ('x_assign_load_1', pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127) on local variable 'f' [91]  (0 ns)
	'fcmp' operation ('tmp_11', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:59->pynq_dsp_hls.cpp:127) [123]  (5.43 ns)

 <State 47>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127) [115]  (5.43 ns)
	'and' operation ('and_ln257_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127) [116]  (0 ns)
	'select' operation ('ldst', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:257->pynq_dsp_hls.cpp:58->pynq_dsp_hls.cpp:127) [117]  (0.978 ns)

 <State 48>: 2.81ns
The critical path consists of the following:
	'xor' operation ('xor_ln61', pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127) [141]  (0.993 ns)
	'store' operation ('store_ln61', pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127) of variable 'bitcast_ln61_1', pynq_dsp_hls.cpp:61->pynq_dsp_hls.cpp:127 on local variable 'f' [143]  (1.81 ns)

 <State 49>: 5.7ns
The critical path consists of the following:
	'load' operation ('x_assign_load', pynq_dsp_hls.cpp:148) on local variable 'f' [148]  (0 ns)
	'fmul' operation ('rdstf', pynq_dsp_hls.cpp:148) [151]  (5.7 ns)

 <State 50>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('ldstf', pynq_dsp_hls.cpp:147) [150]  (5.7 ns)

 <State 51>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('ldstf', pynq_dsp_hls.cpp:147) [150]  (5.7 ns)

 <State 52>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('rdstf', pynq_dsp_hls.cpp:148) [151]  (5.7 ns)

 <State 53>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284', pynq_dsp_hls.cpp:149) [163]  (1.66 ns)
	'and' operation ('and_ln284', pynq_dsp_hls.cpp:149) [175]  (0.978 ns)
	'and' operation ('and_ln285', pynq_dsp_hls.cpp:149) [176]  (0 ns)
	'select' operation ('select_ln285', pynq_dsp_hls.cpp:149) [177]  (4.2 ns)

 <State 54>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284_1', pynq_dsp_hls.cpp:150) [202]  (1.66 ns)
	'and' operation ('and_ln284_1', pynq_dsp_hls.cpp:150) [214]  (0.978 ns)
	'and' operation ('and_ln285_2', pynq_dsp_hls.cpp:150) [215]  (0 ns)
	'select' operation ('select_ln285_2', pynq_dsp_hls.cpp:150) [216]  (4.2 ns)

 <State 55>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_2', pynq_dsp_hls.cpp:153) [233]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:153) [234]  (7 ns)

 <State 56>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:153) [235]  (7 ns)

 <State 57>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:154) [237]  (7 ns)

 <State 58>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:154) [238]  (7 ns)

 <State 59>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:154) [238]  (7 ns)

 <State 60>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:154) [238]  (7 ns)

 <State 61>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:154) [238]  (7 ns)

 <State 62>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:154) [238]  (7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
