<stg><name>kernel_mhsa_Pipeline_CACHE_STORE</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln85_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln85_1

]]></Node>
<StgValue><ssdm name="sext_ln85_1_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln85_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln85

]]></Node>
<StgValue><ssdm name="sext_ln85_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln85_1_cast = sext i62 %sext_ln85_1_read

]]></Node>
<StgValue><ssdm name="sext_ln85_1_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln85_cast = sext i62 %sext_ln85_read

]]></Node>
<StgValue><ssdm name="sext_ln85_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_73, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_72, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %store_ln85 = store i10 0, i10 %i_7

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc57:0 %i = load i10 %i_7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc57:1 %add_ln85 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc57:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc57:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc57:4 %icmp_ln85 = icmp_eq  i10 %i, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc57:5 %br_ln85 = br i1 %icmp_ln85, void %for.inc57.split, void %ATT_INIT.exitStub

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="10">
<![CDATA[
for.inc57.split:2 %trunc_ln85 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc57.split:6 %lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
for.inc57.split:7 %zext_ln85 = zext i7 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:8 %out_k_rope_addr = getelementptr i32 %out_k_rope, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_k_rope_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:9 %out_k_rope_1_addr = getelementptr i32 %out_k_rope_1, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_k_rope_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:10 %out_k_rope_2_addr = getelementptr i32 %out_k_rope_2, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_k_rope_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:11 %out_k_rope_3_addr = getelementptr i32 %out_k_rope_3, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_k_rope_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:12 %out_k_rope_4_addr = getelementptr i32 %out_k_rope_4, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_k_rope_4_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:13 %out_k_rope_5_addr = getelementptr i32 %out_k_rope_5, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_k_rope_5_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:14 %out_k_rope_6_addr = getelementptr i32 %out_k_rope_6, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_k_rope_6_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:15 %out_k_rope_7_addr = getelementptr i32 %out_k_rope_7, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_k_rope_7_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:16 %muxLogicRAMAddr_to_out_k_rope_load = muxlogic i7 %out_k_rope_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:17 %out_k_rope_load = load i7 %out_k_rope_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:18 %muxLogicRAMAddr_to_out_k_rope_1_load = muxlogic i7 %out_k_rope_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:19 %out_k_rope_1_load = load i7 %out_k_rope_1_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:20 %muxLogicRAMAddr_to_out_k_rope_2_load = muxlogic i7 %out_k_rope_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_2_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:21 %out_k_rope_2_load = load i7 %out_k_rope_2_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_2_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:22 %muxLogicRAMAddr_to_out_k_rope_3_load = muxlogic i7 %out_k_rope_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_3_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:23 %out_k_rope_3_load = load i7 %out_k_rope_3_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_3_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:24 %muxLogicRAMAddr_to_out_k_rope_4_load = muxlogic i7 %out_k_rope_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_4_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:25 %out_k_rope_4_load = load i7 %out_k_rope_4_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_4_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:26 %muxLogicRAMAddr_to_out_k_rope_5_load = muxlogic i7 %out_k_rope_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_5_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:27 %out_k_rope_5_load = load i7 %out_k_rope_5_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_5_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:28 %muxLogicRAMAddr_to_out_k_rope_6_load = muxlogic i7 %out_k_rope_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_6_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:29 %out_k_rope_6_load = load i7 %out_k_rope_6_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_6_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:30 %muxLogicRAMAddr_to_out_k_rope_7_load = muxlogic i7 %out_k_rope_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_7_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:31 %out_k_rope_7_load = load i7 %out_k_rope_7_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_7_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:37 %out_v_addr = getelementptr i32 %out_v, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_v_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:38 %out_v_1_addr = getelementptr i32 %out_v_1, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_v_1_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:39 %out_v_2_addr = getelementptr i32 %out_v_2, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_v_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:40 %out_v_3_addr = getelementptr i32 %out_v_3, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_v_3_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:41 %out_v_4_addr = getelementptr i32 %out_v_4, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_v_4_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:42 %out_v_5_addr = getelementptr i32 %out_v_5, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_v_5_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:43 %out_v_6_addr = getelementptr i32 %out_v_6, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_v_6_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:44 %out_v_7_addr = getelementptr i32 %out_v_7, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="out_v_7_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:45 %muxLogicRAMAddr_to_out_v_load = muxlogic i7 %out_v_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:46 %out_v_load = load i7 %out_v_addr

]]></Node>
<StgValue><ssdm name="out_v_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:47 %muxLogicRAMAddr_to_out_v_1_load = muxlogic i7 %out_v_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_1_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:48 %out_v_1_load = load i7 %out_v_1_addr

]]></Node>
<StgValue><ssdm name="out_v_1_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:49 %muxLogicRAMAddr_to_out_v_2_load = muxlogic i7 %out_v_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_2_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:50 %out_v_2_load = load i7 %out_v_2_addr

]]></Node>
<StgValue><ssdm name="out_v_2_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:51 %muxLogicRAMAddr_to_out_v_3_load = muxlogic i7 %out_v_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_3_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:52 %out_v_3_load = load i7 %out_v_3_addr

]]></Node>
<StgValue><ssdm name="out_v_3_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:53 %muxLogicRAMAddr_to_out_v_4_load = muxlogic i7 %out_v_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_4_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:54 %out_v_4_load = load i7 %out_v_4_addr

]]></Node>
<StgValue><ssdm name="out_v_4_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:55 %muxLogicRAMAddr_to_out_v_5_load = muxlogic i7 %out_v_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_5_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:56 %out_v_5_load = load i7 %out_v_5_addr

]]></Node>
<StgValue><ssdm name="out_v_5_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:57 %muxLogicRAMAddr_to_out_v_6_load = muxlogic i7 %out_v_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_6_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:58 %out_v_6_load = load i7 %out_v_6_addr

]]></Node>
<StgValue><ssdm name="out_v_6_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:59 %muxLogicRAMAddr_to_out_v_7_load = muxlogic i7 %out_v_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_7_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:60 %out_v_7_load = load i7 %out_v_7_addr

]]></Node>
<StgValue><ssdm name="out_v_7_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc57.split:66 %store_ln85 = store i10 %add_ln85, i10 %i_7

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
ATT_INIT.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc57.split:0 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln85_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc57.split:1 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln85_1_cast

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc57.split:3 %specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_115

]]></Node>
<StgValue><ssdm name="specpipeline_ln86"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc57.split:4 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc57.split:5 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:17 %out_k_rope_load = load i7 %out_k_rope_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:19 %out_k_rope_1_load = load i7 %out_k_rope_1_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_1_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:21 %out_k_rope_2_load = load i7 %out_k_rope_2_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_2_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:23 %out_k_rope_3_load = load i7 %out_k_rope_3_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_3_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:25 %out_k_rope_4_load = load i7 %out_k_rope_4_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_4_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:27 %out_k_rope_5_load = load i7 %out_k_rope_5_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_5_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:29 %out_k_rope_6_load = load i7 %out_k_rope_6_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_6_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:31 %out_k_rope_7_load = load i7 %out_k_rope_7_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_7_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc57.split:32 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %out_k_rope_load, i3 1, i32 %out_k_rope_1_load, i3 2, i32 %out_k_rope_2_load, i3 3, i32 %out_k_rope_3_load, i3 4, i32 %out_k_rope_4_load, i3 5, i32 %out_k_rope_5_load, i3 6, i32 %out_k_rope_6_load, i3 7, i32 %out_k_rope_7_load, i32 <undef>, i3 %trunc_ln85

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.inc57.split:33 %bitcast_ln87 = bitcast i32 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln87"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32">
<![CDATA[
for.inc57.split:34 %muxLogicAXIMData_to_write_ln87 = muxlogic i32 %bitcast_ln87

]]></Node>
<StgValue><ssdm name="muxLogicAXIMData_to_write_ln87"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="4">
<![CDATA[
for.inc57.split:35 %muxLogicAXIMByteEnable_to_write_ln87 = muxlogic i4 15

]]></Node>
<StgValue><ssdm name="muxLogicAXIMByteEnable_to_write_ln87"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc57.split:36 %write_ln87 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %bitcast_ln87, i4 15

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:46 %out_v_load = load i7 %out_v_addr

]]></Node>
<StgValue><ssdm name="out_v_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:48 %out_v_1_load = load i7 %out_v_1_addr

]]></Node>
<StgValue><ssdm name="out_v_1_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:50 %out_v_2_load = load i7 %out_v_2_addr

]]></Node>
<StgValue><ssdm name="out_v_2_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:52 %out_v_3_load = load i7 %out_v_3_addr

]]></Node>
<StgValue><ssdm name="out_v_3_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:54 %out_v_4_load = load i7 %out_v_4_addr

]]></Node>
<StgValue><ssdm name="out_v_4_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:56 %out_v_5_load = load i7 %out_v_5_addr

]]></Node>
<StgValue><ssdm name="out_v_5_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:58 %out_v_6_load = load i7 %out_v_6_addr

]]></Node>
<StgValue><ssdm name="out_v_6_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="7">
<![CDATA[
for.inc57.split:60 %out_v_7_load = load i7 %out_v_7_addr

]]></Node>
<StgValue><ssdm name="out_v_7_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc57.split:61 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %out_v_load, i3 1, i32 %out_v_1_load, i3 2, i32 %out_v_2_load, i3 3, i32 %out_v_3_load, i3 4, i32 %out_v_4_load, i3 5, i32 %out_v_5_load, i3 6, i32 %out_v_6_load, i3 7, i32 %out_v_7_load, i32 <undef>, i3 %trunc_ln85

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
for.inc57.split:62 %bitcast_ln88 = bitcast i32 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln88"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32">
<![CDATA[
for.inc57.split:63 %muxLogicAXIMData_to_write_ln88 = muxlogic i32 %bitcast_ln88

]]></Node>
<StgValue><ssdm name="muxLogicAXIMData_to_write_ln88"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="4">
<![CDATA[
for.inc57.split:64 %muxLogicAXIMByteEnable_to_write_ln88 = muxlogic i4 15

]]></Node>
<StgValue><ssdm name="muxLogicAXIMByteEnable_to_write_ln88"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc57.split:65 %write_ln88 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem3_addr, i32 %bitcast_ln88, i4 15

]]></Node>
<StgValue><ssdm name="write_ln88"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
for.inc57.split:67 %br_ln85 = br void %for.inc57

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="114" name="gmem3" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="gmem2" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="sext_ln85" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln85"/></StgValue>
</port>
<port id="117" name="sext_ln85_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln85_1"/></StgValue>
</port>
<port id="118" name="out_k_rope" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="out_k_rope_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="out_k_rope_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="out_k_rope_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="out_k_rope_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="out_k_rope_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="out_k_rope_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="out_k_rope_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="out_v" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="out_v_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_v_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="out_v_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_v_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="out_v_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_v_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="out_v_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_v_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="out_v_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_v_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="out_v_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_v_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="out_v_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_v_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="135" from="StgValue_134" to="i_7" fromId="134" toId="5">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln85_1_read" fromId="136" toId="6">
</dataflow>
<dataflow id="138" from="sext_ln85_1" to="sext_ln85_1_read" fromId="117" toId="6">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln85_read" fromId="136" toId="7">
</dataflow>
<dataflow id="140" from="sext_ln85" to="sext_ln85_read" fromId="116" toId="7">
</dataflow>
<dataflow id="141" from="sext_ln85_1_read" to="sext_ln85_1_cast" fromId="6" toId="8">
</dataflow>
<dataflow id="142" from="sext_ln85_read" to="sext_ln85_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="143" toId="10">
</dataflow>
<dataflow id="145" from="gmem3" to="specinterface_ln0" fromId="114" toId="10">
</dataflow>
<dataflow id="147" from="empty_68" to="specinterface_ln0" fromId="146" toId="10">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="10">
</dataflow>
<dataflow id="150" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="10">
</dataflow>
<dataflow id="152" from="empty_115" to="specinterface_ln0" fromId="151" toId="10">
</dataflow>
<dataflow id="153" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="10">
</dataflow>
<dataflow id="154" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="10">
</dataflow>
<dataflow id="156" from="empty_73" to="specinterface_ln0" fromId="155" toId="10">
</dataflow>
<dataflow id="158" from="empty_70" to="specinterface_ln0" fromId="157" toId="10">
</dataflow>
<dataflow id="159" from="empty_115" to="specinterface_ln0" fromId="151" toId="10">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="10">
</dataflow>
<dataflow id="162" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="10">
</dataflow>
<dataflow id="164" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="10">
</dataflow>
<dataflow id="165" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="10">
</dataflow>
<dataflow id="166" from="empty_115" to="specinterface_ln0" fromId="151" toId="10">
</dataflow>
<dataflow id="167" from="empty_115" to="specinterface_ln0" fromId="151" toId="10">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="10">
</dataflow>
<dataflow id="170" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="10">
</dataflow>
<dataflow id="171" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="10">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="143" toId="11">
</dataflow>
<dataflow id="173" from="gmem2" to="specinterface_ln0" fromId="115" toId="11">
</dataflow>
<dataflow id="174" from="empty_68" to="specinterface_ln0" fromId="146" toId="11">
</dataflow>
<dataflow id="175" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="11">
</dataflow>
<dataflow id="176" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="11">
</dataflow>
<dataflow id="177" from="empty_115" to="specinterface_ln0" fromId="151" toId="11">
</dataflow>
<dataflow id="178" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="11">
</dataflow>
<dataflow id="179" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="11">
</dataflow>
<dataflow id="181" from="empty_72" to="specinterface_ln0" fromId="180" toId="11">
</dataflow>
<dataflow id="182" from="empty_70" to="specinterface_ln0" fromId="157" toId="11">
</dataflow>
<dataflow id="183" from="empty_115" to="specinterface_ln0" fromId="151" toId="11">
</dataflow>
<dataflow id="184" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="11">
</dataflow>
<dataflow id="185" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="11">
</dataflow>
<dataflow id="186" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="11">
</dataflow>
<dataflow id="187" from="StgValue_163" to="specinterface_ln0" fromId="163" toId="11">
</dataflow>
<dataflow id="188" from="empty_115" to="specinterface_ln0" fromId="151" toId="11">
</dataflow>
<dataflow id="189" from="empty_115" to="specinterface_ln0" fromId="151" toId="11">
</dataflow>
<dataflow id="190" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="11">
</dataflow>
<dataflow id="191" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="11">
</dataflow>
<dataflow id="192" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="11">
</dataflow>
<dataflow id="194" from="StgValue_193" to="store_ln85" fromId="193" toId="12">
</dataflow>
<dataflow id="195" from="i_7" to="store_ln85" fromId="5" toId="12">
</dataflow>
<dataflow id="196" from="i_7" to="i" fromId="5" toId="14">
</dataflow>
<dataflow id="197" from="i" to="add_ln85" fromId="14" toId="15">
</dataflow>
<dataflow id="199" from="StgValue_198" to="add_ln85" fromId="198" toId="15">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="200" toId="16">
</dataflow>
<dataflow id="202" from="gmem3" to="specbitsmap_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="200" toId="17">
</dataflow>
<dataflow id="204" from="gmem2" to="specbitsmap_ln0" fromId="115" toId="17">
</dataflow>
<dataflow id="205" from="i" to="icmp_ln85" fromId="14" toId="18">
</dataflow>
<dataflow id="207" from="StgValue_206" to="icmp_ln85" fromId="206" toId="18">
</dataflow>
<dataflow id="208" from="icmp_ln85" to="br_ln85" fromId="18" toId="19">
</dataflow>
<dataflow id="209" from="i" to="trunc_ln85" fromId="14" toId="20">
</dataflow>
<dataflow id="211" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln4" fromId="210" toId="21">
</dataflow>
<dataflow id="212" from="i" to="lshr_ln4" fromId="14" toId="21">
</dataflow>
<dataflow id="214" from="StgValue_213" to="lshr_ln4" fromId="213" toId="21">
</dataflow>
<dataflow id="216" from="StgValue_215" to="lshr_ln4" fromId="215" toId="21">
</dataflow>
<dataflow id="217" from="lshr_ln4" to="zext_ln85" fromId="21" toId="22">
</dataflow>
<dataflow id="218" from="out_k_rope" to="out_k_rope_addr" fromId="118" toId="23">
</dataflow>
<dataflow id="220" from="StgValue_219" to="out_k_rope_addr" fromId="219" toId="23">
</dataflow>
<dataflow id="221" from="zext_ln85" to="out_k_rope_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="222" from="out_k_rope_1" to="out_k_rope_1_addr" fromId="119" toId="24">
</dataflow>
<dataflow id="223" from="StgValue_219" to="out_k_rope_1_addr" fromId="219" toId="24">
</dataflow>
<dataflow id="224" from="zext_ln85" to="out_k_rope_1_addr" fromId="22" toId="24">
</dataflow>
<dataflow id="225" from="out_k_rope_2" to="out_k_rope_2_addr" fromId="120" toId="25">
</dataflow>
<dataflow id="226" from="StgValue_219" to="out_k_rope_2_addr" fromId="219" toId="25">
</dataflow>
<dataflow id="227" from="zext_ln85" to="out_k_rope_2_addr" fromId="22" toId="25">
</dataflow>
<dataflow id="228" from="out_k_rope_3" to="out_k_rope_3_addr" fromId="121" toId="26">
</dataflow>
<dataflow id="229" from="StgValue_219" to="out_k_rope_3_addr" fromId="219" toId="26">
</dataflow>
<dataflow id="230" from="zext_ln85" to="out_k_rope_3_addr" fromId="22" toId="26">
</dataflow>
<dataflow id="231" from="out_k_rope_4" to="out_k_rope_4_addr" fromId="122" toId="27">
</dataflow>
<dataflow id="232" from="StgValue_219" to="out_k_rope_4_addr" fromId="219" toId="27">
</dataflow>
<dataflow id="233" from="zext_ln85" to="out_k_rope_4_addr" fromId="22" toId="27">
</dataflow>
<dataflow id="234" from="out_k_rope_5" to="out_k_rope_5_addr" fromId="123" toId="28">
</dataflow>
<dataflow id="235" from="StgValue_219" to="out_k_rope_5_addr" fromId="219" toId="28">
</dataflow>
<dataflow id="236" from="zext_ln85" to="out_k_rope_5_addr" fromId="22" toId="28">
</dataflow>
<dataflow id="237" from="out_k_rope_6" to="out_k_rope_6_addr" fromId="124" toId="29">
</dataflow>
<dataflow id="238" from="StgValue_219" to="out_k_rope_6_addr" fromId="219" toId="29">
</dataflow>
<dataflow id="239" from="zext_ln85" to="out_k_rope_6_addr" fromId="22" toId="29">
</dataflow>
<dataflow id="240" from="out_k_rope_7" to="out_k_rope_7_addr" fromId="125" toId="30">
</dataflow>
<dataflow id="241" from="StgValue_219" to="out_k_rope_7_addr" fromId="219" toId="30">
</dataflow>
<dataflow id="242" from="zext_ln85" to="out_k_rope_7_addr" fromId="22" toId="30">
</dataflow>
<dataflow id="243" from="out_k_rope_addr" to="muxLogicRAMAddr_to_out_k_rope_load" fromId="23" toId="31">
</dataflow>
<dataflow id="244" from="out_k_rope_addr" to="out_k_rope_load" fromId="23" toId="32">
</dataflow>
<dataflow id="245" from="out_k_rope_1_addr" to="muxLogicRAMAddr_to_out_k_rope_1_load" fromId="24" toId="33">
</dataflow>
<dataflow id="246" from="out_k_rope_1_addr" to="out_k_rope_1_load" fromId="24" toId="34">
</dataflow>
<dataflow id="247" from="out_k_rope_2_addr" to="muxLogicRAMAddr_to_out_k_rope_2_load" fromId="25" toId="35">
</dataflow>
<dataflow id="248" from="out_k_rope_2_addr" to="out_k_rope_2_load" fromId="25" toId="36">
</dataflow>
<dataflow id="249" from="out_k_rope_3_addr" to="muxLogicRAMAddr_to_out_k_rope_3_load" fromId="26" toId="37">
</dataflow>
<dataflow id="250" from="out_k_rope_3_addr" to="out_k_rope_3_load" fromId="26" toId="38">
</dataflow>
<dataflow id="251" from="out_k_rope_4_addr" to="muxLogicRAMAddr_to_out_k_rope_4_load" fromId="27" toId="39">
</dataflow>
<dataflow id="252" from="out_k_rope_4_addr" to="out_k_rope_4_load" fromId="27" toId="40">
</dataflow>
<dataflow id="253" from="out_k_rope_5_addr" to="muxLogicRAMAddr_to_out_k_rope_5_load" fromId="28" toId="41">
</dataflow>
<dataflow id="254" from="out_k_rope_5_addr" to="out_k_rope_5_load" fromId="28" toId="42">
</dataflow>
<dataflow id="255" from="out_k_rope_6_addr" to="muxLogicRAMAddr_to_out_k_rope_6_load" fromId="29" toId="43">
</dataflow>
<dataflow id="256" from="out_k_rope_6_addr" to="out_k_rope_6_load" fromId="29" toId="44">
</dataflow>
<dataflow id="257" from="out_k_rope_7_addr" to="muxLogicRAMAddr_to_out_k_rope_7_load" fromId="30" toId="45">
</dataflow>
<dataflow id="258" from="out_k_rope_7_addr" to="out_k_rope_7_load" fromId="30" toId="46">
</dataflow>
<dataflow id="259" from="out_v" to="out_v_addr" fromId="126" toId="47">
</dataflow>
<dataflow id="260" from="StgValue_219" to="out_v_addr" fromId="219" toId="47">
</dataflow>
<dataflow id="261" from="zext_ln85" to="out_v_addr" fromId="22" toId="47">
</dataflow>
<dataflow id="262" from="out_v_1" to="out_v_1_addr" fromId="127" toId="48">
</dataflow>
<dataflow id="263" from="StgValue_219" to="out_v_1_addr" fromId="219" toId="48">
</dataflow>
<dataflow id="264" from="zext_ln85" to="out_v_1_addr" fromId="22" toId="48">
</dataflow>
<dataflow id="265" from="out_v_2" to="out_v_2_addr" fromId="128" toId="49">
</dataflow>
<dataflow id="266" from="StgValue_219" to="out_v_2_addr" fromId="219" toId="49">
</dataflow>
<dataflow id="267" from="zext_ln85" to="out_v_2_addr" fromId="22" toId="49">
</dataflow>
<dataflow id="268" from="out_v_3" to="out_v_3_addr" fromId="129" toId="50">
</dataflow>
<dataflow id="269" from="StgValue_219" to="out_v_3_addr" fromId="219" toId="50">
</dataflow>
<dataflow id="270" from="zext_ln85" to="out_v_3_addr" fromId="22" toId="50">
</dataflow>
<dataflow id="271" from="out_v_4" to="out_v_4_addr" fromId="130" toId="51">
</dataflow>
<dataflow id="272" from="StgValue_219" to="out_v_4_addr" fromId="219" toId="51">
</dataflow>
<dataflow id="273" from="zext_ln85" to="out_v_4_addr" fromId="22" toId="51">
</dataflow>
<dataflow id="274" from="out_v_5" to="out_v_5_addr" fromId="131" toId="52">
</dataflow>
<dataflow id="275" from="StgValue_219" to="out_v_5_addr" fromId="219" toId="52">
</dataflow>
<dataflow id="276" from="zext_ln85" to="out_v_5_addr" fromId="22" toId="52">
</dataflow>
<dataflow id="277" from="out_v_6" to="out_v_6_addr" fromId="132" toId="53">
</dataflow>
<dataflow id="278" from="StgValue_219" to="out_v_6_addr" fromId="219" toId="53">
</dataflow>
<dataflow id="279" from="zext_ln85" to="out_v_6_addr" fromId="22" toId="53">
</dataflow>
<dataflow id="280" from="out_v_7" to="out_v_7_addr" fromId="133" toId="54">
</dataflow>
<dataflow id="281" from="StgValue_219" to="out_v_7_addr" fromId="219" toId="54">
</dataflow>
<dataflow id="282" from="zext_ln85" to="out_v_7_addr" fromId="22" toId="54">
</dataflow>
<dataflow id="283" from="out_v_addr" to="muxLogicRAMAddr_to_out_v_load" fromId="47" toId="55">
</dataflow>
<dataflow id="284" from="out_v_addr" to="out_v_load" fromId="47" toId="56">
</dataflow>
<dataflow id="285" from="out_v_1_addr" to="muxLogicRAMAddr_to_out_v_1_load" fromId="48" toId="57">
</dataflow>
<dataflow id="286" from="out_v_1_addr" to="out_v_1_load" fromId="48" toId="58">
</dataflow>
<dataflow id="287" from="out_v_2_addr" to="muxLogicRAMAddr_to_out_v_2_load" fromId="49" toId="59">
</dataflow>
<dataflow id="288" from="out_v_2_addr" to="out_v_2_load" fromId="49" toId="60">
</dataflow>
<dataflow id="289" from="out_v_3_addr" to="muxLogicRAMAddr_to_out_v_3_load" fromId="50" toId="61">
</dataflow>
<dataflow id="290" from="out_v_3_addr" to="out_v_3_load" fromId="50" toId="62">
</dataflow>
<dataflow id="291" from="out_v_4_addr" to="muxLogicRAMAddr_to_out_v_4_load" fromId="51" toId="63">
</dataflow>
<dataflow id="292" from="out_v_4_addr" to="out_v_4_load" fromId="51" toId="64">
</dataflow>
<dataflow id="293" from="out_v_5_addr" to="muxLogicRAMAddr_to_out_v_5_load" fromId="52" toId="65">
</dataflow>
<dataflow id="294" from="out_v_5_addr" to="out_v_5_load" fromId="52" toId="66">
</dataflow>
<dataflow id="295" from="out_v_6_addr" to="muxLogicRAMAddr_to_out_v_6_load" fromId="53" toId="67">
</dataflow>
<dataflow id="296" from="out_v_6_addr" to="out_v_6_load" fromId="53" toId="68">
</dataflow>
<dataflow id="297" from="out_v_7_addr" to="muxLogicRAMAddr_to_out_v_7_load" fromId="54" toId="69">
</dataflow>
<dataflow id="298" from="out_v_7_addr" to="out_v_7_load" fromId="54" toId="70">
</dataflow>
<dataflow id="299" from="add_ln85" to="store_ln85" fromId="15" toId="71">
</dataflow>
<dataflow id="300" from="i_7" to="store_ln85" fromId="5" toId="71">
</dataflow>
<dataflow id="301" from="gmem2" to="gmem2_addr" fromId="115" toId="72">
</dataflow>
<dataflow id="302" from="sext_ln85_cast" to="gmem2_addr" fromId="9" toId="72">
</dataflow>
<dataflow id="303" from="gmem3" to="gmem3_addr" fromId="114" toId="73">
</dataflow>
<dataflow id="304" from="sext_ln85_1_cast" to="gmem3_addr" fromId="8" toId="73">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecPipeline" to="specpipeline_ln86" fromId="305" toId="74">
</dataflow>
<dataflow id="307" from="StgValue_134" to="specpipeline_ln86" fromId="134" toId="74">
</dataflow>
<dataflow id="308" from="StgValue_148" to="specpipeline_ln86" fromId="148" toId="74">
</dataflow>
<dataflow id="309" from="StgValue_148" to="specpipeline_ln86" fromId="148" toId="74">
</dataflow>
<dataflow id="310" from="StgValue_148" to="specpipeline_ln86" fromId="148" toId="74">
</dataflow>
<dataflow id="311" from="empty_115" to="specpipeline_ln86" fromId="151" toId="74">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln85" fromId="312" toId="75">
</dataflow>
<dataflow id="315" from="StgValue_314" to="speclooptripcount_ln85" fromId="314" toId="75">
</dataflow>
<dataflow id="316" from="StgValue_314" to="speclooptripcount_ln85" fromId="314" toId="75">
</dataflow>
<dataflow id="317" from="StgValue_314" to="speclooptripcount_ln85" fromId="314" toId="75">
</dataflow>
<dataflow id="319" from="_ssdm_op_SpecLoopName" to="specloopname_ln85" fromId="318" toId="76">
</dataflow>
<dataflow id="321" from="empty_89" to="specloopname_ln85" fromId="320" toId="76">
</dataflow>
<dataflow id="322" from="out_k_rope_addr" to="out_k_rope_load" fromId="23" toId="77">
</dataflow>
<dataflow id="323" from="out_k_rope_1_addr" to="out_k_rope_1_load" fromId="24" toId="78">
</dataflow>
<dataflow id="324" from="out_k_rope_2_addr" to="out_k_rope_2_load" fromId="25" toId="79">
</dataflow>
<dataflow id="325" from="out_k_rope_3_addr" to="out_k_rope_3_load" fromId="26" toId="80">
</dataflow>
<dataflow id="326" from="out_k_rope_4_addr" to="out_k_rope_4_load" fromId="27" toId="81">
</dataflow>
<dataflow id="327" from="out_k_rope_5_addr" to="out_k_rope_5_load" fromId="28" toId="82">
</dataflow>
<dataflow id="328" from="out_k_rope_6_addr" to="out_k_rope_6_load" fromId="29" toId="83">
</dataflow>
<dataflow id="329" from="out_k_rope_7_addr" to="out_k_rope_7_load" fromId="30" toId="84">
</dataflow>
<dataflow id="331" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="tmp_3" fromId="330" toId="85">
</dataflow>
<dataflow id="333" from="StgValue_332" to="tmp_3" fromId="332" toId="85">
</dataflow>
<dataflow id="334" from="out_k_rope_load" to="tmp_3" fromId="77" toId="85">
</dataflow>
<dataflow id="336" from="StgValue_335" to="tmp_3" fromId="335" toId="85">
</dataflow>
<dataflow id="337" from="out_k_rope_1_load" to="tmp_3" fromId="78" toId="85">
</dataflow>
<dataflow id="339" from="StgValue_338" to="tmp_3" fromId="338" toId="85">
</dataflow>
<dataflow id="340" from="out_k_rope_2_load" to="tmp_3" fromId="79" toId="85">
</dataflow>
<dataflow id="342" from="StgValue_341" to="tmp_3" fromId="341" toId="85">
</dataflow>
<dataflow id="343" from="out_k_rope_3_load" to="tmp_3" fromId="80" toId="85">
</dataflow>
<dataflow id="345" from="StgValue_344" to="tmp_3" fromId="344" toId="85">
</dataflow>
<dataflow id="346" from="out_k_rope_4_load" to="tmp_3" fromId="81" toId="85">
</dataflow>
<dataflow id="348" from="StgValue_347" to="tmp_3" fromId="347" toId="85">
</dataflow>
<dataflow id="349" from="out_k_rope_5_load" to="tmp_3" fromId="82" toId="85">
</dataflow>
<dataflow id="351" from="StgValue_350" to="tmp_3" fromId="350" toId="85">
</dataflow>
<dataflow id="352" from="out_k_rope_6_load" to="tmp_3" fromId="83" toId="85">
</dataflow>
<dataflow id="354" from="StgValue_353" to="tmp_3" fromId="353" toId="85">
</dataflow>
<dataflow id="355" from="out_k_rope_7_load" to="tmp_3" fromId="84" toId="85">
</dataflow>
<dataflow id="357" from="StgValue_356" to="tmp_3" fromId="356" toId="85">
</dataflow>
<dataflow id="358" from="trunc_ln85" to="tmp_3" fromId="20" toId="85">
</dataflow>
<dataflow id="359" from="tmp_3" to="bitcast_ln87" fromId="85" toId="86">
</dataflow>
<dataflow id="360" from="bitcast_ln87" to="muxLogicAXIMData_to_write_ln87" fromId="86" toId="87">
</dataflow>
<dataflow id="362" from="StgValue_361" to="muxLogicAXIMByteEnable_to_write_ln87" fromId="361" toId="88">
</dataflow>
<dataflow id="364" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln87" fromId="363" toId="89">
</dataflow>
<dataflow id="365" from="gmem2_addr" to="write_ln87" fromId="72" toId="89">
</dataflow>
<dataflow id="366" from="bitcast_ln87" to="write_ln87" fromId="86" toId="89">
</dataflow>
<dataflow id="367" from="StgValue_361" to="write_ln87" fromId="361" toId="89">
</dataflow>
<dataflow id="368" from="out_v_addr" to="out_v_load" fromId="47" toId="90">
</dataflow>
<dataflow id="369" from="out_v_1_addr" to="out_v_1_load" fromId="48" toId="91">
</dataflow>
<dataflow id="370" from="out_v_2_addr" to="out_v_2_load" fromId="49" toId="92">
</dataflow>
<dataflow id="371" from="out_v_3_addr" to="out_v_3_load" fromId="50" toId="93">
</dataflow>
<dataflow id="372" from="out_v_4_addr" to="out_v_4_load" fromId="51" toId="94">
</dataflow>
<dataflow id="373" from="out_v_5_addr" to="out_v_5_load" fromId="52" toId="95">
</dataflow>
<dataflow id="374" from="out_v_6_addr" to="out_v_6_load" fromId="53" toId="96">
</dataflow>
<dataflow id="375" from="out_v_7_addr" to="out_v_7_load" fromId="54" toId="97">
</dataflow>
<dataflow id="376" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="tmp_4" fromId="330" toId="98">
</dataflow>
<dataflow id="377" from="StgValue_332" to="tmp_4" fromId="332" toId="98">
</dataflow>
<dataflow id="378" from="out_v_load" to="tmp_4" fromId="90" toId="98">
</dataflow>
<dataflow id="379" from="StgValue_335" to="tmp_4" fromId="335" toId="98">
</dataflow>
<dataflow id="380" from="out_v_1_load" to="tmp_4" fromId="91" toId="98">
</dataflow>
<dataflow id="381" from="StgValue_338" to="tmp_4" fromId="338" toId="98">
</dataflow>
<dataflow id="382" from="out_v_2_load" to="tmp_4" fromId="92" toId="98">
</dataflow>
<dataflow id="383" from="StgValue_341" to="tmp_4" fromId="341" toId="98">
</dataflow>
<dataflow id="384" from="out_v_3_load" to="tmp_4" fromId="93" toId="98">
</dataflow>
<dataflow id="385" from="StgValue_344" to="tmp_4" fromId="344" toId="98">
</dataflow>
<dataflow id="386" from="out_v_4_load" to="tmp_4" fromId="94" toId="98">
</dataflow>
<dataflow id="387" from="StgValue_347" to="tmp_4" fromId="347" toId="98">
</dataflow>
<dataflow id="388" from="out_v_5_load" to="tmp_4" fromId="95" toId="98">
</dataflow>
<dataflow id="389" from="StgValue_350" to="tmp_4" fromId="350" toId="98">
</dataflow>
<dataflow id="390" from="out_v_6_load" to="tmp_4" fromId="96" toId="98">
</dataflow>
<dataflow id="391" from="StgValue_353" to="tmp_4" fromId="353" toId="98">
</dataflow>
<dataflow id="392" from="out_v_7_load" to="tmp_4" fromId="97" toId="98">
</dataflow>
<dataflow id="393" from="StgValue_356" to="tmp_4" fromId="356" toId="98">
</dataflow>
<dataflow id="394" from="trunc_ln85" to="tmp_4" fromId="20" toId="98">
</dataflow>
<dataflow id="395" from="tmp_4" to="bitcast_ln88" fromId="98" toId="99">
</dataflow>
<dataflow id="396" from="bitcast_ln88" to="muxLogicAXIMData_to_write_ln88" fromId="99" toId="100">
</dataflow>
<dataflow id="397" from="StgValue_361" to="muxLogicAXIMByteEnable_to_write_ln88" fromId="361" toId="101">
</dataflow>
<dataflow id="398" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln88" fromId="363" toId="102">
</dataflow>
<dataflow id="399" from="gmem3_addr" to="write_ln88" fromId="73" toId="102">
</dataflow>
<dataflow id="400" from="bitcast_ln88" to="write_ln88" fromId="99" toId="102">
</dataflow>
<dataflow id="401" from="StgValue_361" to="write_ln88" fromId="361" toId="102">
</dataflow>
<dataflow id="402" from="icmp_ln85" to="StgValue_2" fromId="18" toId="2">
</dataflow>
</dataflows>


</stg>
