<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineRegisterInfo.cpp source code [llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MachineRegisterInfo.cpp.html'>MachineRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- lib/Codegen/MachineRegisterInfo.cpp --------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Implementation of the MachineRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/CodeGen/LowLevelType.h.html">"llvm/CodeGen/LowLevelType.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSubRegLiveness" title='EnableSubRegLiveness' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSubRegLiveness">EnableSubRegLiveness</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-subreg-liveness"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="39">39</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable subregister liveness tracking."</q>));</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="42">42</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::Delegate" title='llvm::MachineRegisterInfo::Delegate' data-ref="llvm::MachineRegisterInfo::Delegate">Delegate</a>::<dfn class="virtual decl def" id="_ZN4llvm19MachineRegisterInfo8Delegate6anchorEv" title='llvm::MachineRegisterInfo::Delegate::anchor' data-ref="_ZN4llvm19MachineRegisterInfo8Delegate6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE" title='llvm::MachineRegisterInfo::MachineRegisterInfo' data-ref="_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE">MachineRegisterInfo</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction *' data-ref="1MF">MF</dfn>)</td></tr>
<tr><th id="45">45</th><td>    : <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>(<a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>), <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::TracksSubRegLiveness" title='llvm::MachineRegisterInfo::TracksSubRegLiveness' data-ref="llvm::MachineRegisterInfo::TracksSubRegLiveness">TracksSubRegLiveness</a>(<a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo20enableSubRegLivenessEv" title='llvm::TargetSubtargetInfo::enableSubRegLiveness' data-ref="_ZNK4llvm19TargetSubtargetInfo20enableSubRegLivenessEv">enableSubRegLiveness</a>() &amp;&amp;</td></tr>
<tr><th id="46">46</th><td>                                   <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSubRegLiveness" title='EnableSubRegLiveness' data-use='m' data-ref="EnableSubRegLiveness">EnableSubRegLiveness</a>),</td></tr>
<tr><th id="47">47</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized" title='llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized' data-ref="llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized">IsUpdatedCSRsInitialized</a>(<b>false</b>) {</td></tr>
<tr><th id="48">48</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="2NumRegs" title='NumRegs' data-type='unsigned int' data-ref="2NumRegs">NumRegs</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="49">49</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap7reserveENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::reserve' data-ref="_ZN4llvm10IndexedMap7reserveENS_11SmallVectorIT_Lj0EE9size_typeE">reserve</a>(<var>256</var>);</td></tr>
<tr><th id="50">50</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap7reserveENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::reserve' data-ref="_ZN4llvm10IndexedMap7reserveENS_11SmallVectorIT_Lj0EE9size_typeE">reserve</a>(<var>256</var>);</td></tr>
<tr><th id="51">51</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UsedPhysRegMask" title='llvm::MachineRegisterInfo::UsedPhysRegMask' data-ref="llvm::MachineRegisterInfo::UsedPhysRegMask">UsedPhysRegMask</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col2 ref" href="#2NumRegs" title='NumRegs' data-ref="2NumRegs">NumRegs</a>);</td></tr>
<tr><th id="52">52</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::PhysRegUseDefLists" title='llvm::MachineRegisterInfo::PhysRegUseDefLists' data-ref="llvm::MachineRegisterInfo::PhysRegUseDefLists">PhysRegUseDefLists</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrIA_T_T0_E5resetET_" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::reset' data-ref="_ZNSt10unique_ptrIA_T_T0_E5resetET_">reset</a>(<b>new</b> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*[<a class="local col2 ref" href="#2NumRegs" title='NumRegs' data-ref="2NumRegs">NumRegs</a>]());</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i class="doc">/// setRegClass - Set the register class of the specified virtual register.</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">///</i></td></tr>
<tr><th id="57">57</th><td><em>void</em></td></tr>
<tr><th id="58">58</th><td><a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Reg" title='Reg' data-type='unsigned int' data-ref="3Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC">RC</dfn>) {</td></tr>
<tr><th id="59">59</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC &amp;&amp; RC-&gt;isAllocatable() &amp;&amp; &quot;Invalid RC for virtual register&quot;) ? void (0) : __assert_fail (&quot;RC &amp;&amp; RC-&gt;isAllocatable() &amp;&amp; \&quot;Invalid RC for virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 59, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a> &amp;&amp; <a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13isAllocatableEv" title='llvm::TargetRegisterClass::isAllocatable' data-ref="_ZNK4llvm19TargetRegisterClass13isAllocatableEv">isAllocatable</a>() &amp;&amp; <q>"Invalid RC for virtual register"</q>);</td></tr>
<tr><th id="60">60</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#3Reg" title='Reg' data-ref="3Reg">Reg</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_" title='llvm::pointer_union_detail::PointerUnionMembers&lt;type-parameter-0-0, type-parameter-0-1, I, type-parameter-0-3, type-parameter-0-4...&gt;::operator=' data-ref="_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_">=</a> <a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>;</td></tr>
<tr><th id="61">61</th><td>}</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE">setRegBank</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="5Reg" title='Reg' data-type='unsigned int' data-ref="5Reg">Reg</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="6RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="6RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="65">65</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg">Reg</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_" title='llvm::pointer_union_detail::PointerUnionMembers&lt;type-parameter-0-0, type-parameter-0-1, I, type-parameter-0-3, type-parameter-0-4...&gt;::operator=' data-ref="_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_">=</a> &amp;<a class="local col6 ref" href="#6RegBank" title='RegBank' data-ref="6RegBank">RegBank</a>;</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="69">69</th><td><dfn class="tu decl def" id="_ZL17constrainRegClassRN4llvm19MachineRegisterInfoEjPKNS_19TargetRegisterClassES4_j" title='constrainRegClass' data-type='const llvm::TargetRegisterClass * constrainRegClass(llvm::MachineRegisterInfo &amp; MRI, unsigned int Reg, const llvm::TargetRegisterClass * OldRC, const llvm::TargetRegisterClass * RC, unsigned int MinNumRegs)' data-ref="_ZL17constrainRegClassRN4llvm19MachineRegisterInfoEjPKNS_19TargetRegisterClassES4_j">constrainRegClass</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="7MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="7MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8Reg" title='Reg' data-type='unsigned int' data-ref="8Reg">Reg</dfn>,</td></tr>
<tr><th id="70">70</th><td>                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="9OldRC" title='OldRC' data-type='const llvm::TargetRegisterClass *' data-ref="9OldRC">OldRC</dfn>,</td></tr>
<tr><th id="71">71</th><td>                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="10RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="10RC">RC</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11MinNumRegs" title='MinNumRegs' data-type='unsigned int' data-ref="11MinNumRegs">MinNumRegs</dfn>) {</td></tr>
<tr><th id="72">72</th><td>  <b>if</b> (<a class="local col9 ref" href="#9OldRC" title='OldRC' data-ref="9OldRC">OldRC</a> == <a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC">RC</a>)</td></tr>
<tr><th id="73">73</th><td>    <b>return</b> <a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC">RC</a>;</td></tr>
<tr><th id="74">74</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="12NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="12NewRC">NewRC</dfn> =</td></tr>
<tr><th id="75">75</th><td>      <a class="local col7 ref" href="#7MRI" title='MRI' data-ref="7MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</a>(<a class="local col9 ref" href="#9OldRC" title='OldRC' data-ref="9OldRC">OldRC</a>, <a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC">RC</a>);</td></tr>
<tr><th id="76">76</th><td>  <b>if</b> (!<a class="local col2 ref" href="#12NewRC" title='NewRC' data-ref="12NewRC">NewRC</a> || <a class="local col2 ref" href="#12NewRC" title='NewRC' data-ref="12NewRC">NewRC</a> == <a class="local col9 ref" href="#9OldRC" title='OldRC' data-ref="9OldRC">OldRC</a>)</td></tr>
<tr><th id="77">77</th><td>    <b>return</b> <a class="local col2 ref" href="#12NewRC" title='NewRC' data-ref="12NewRC">NewRC</a>;</td></tr>
<tr><th id="78">78</th><td>  <b>if</b> (<a class="local col2 ref" href="#12NewRC" title='NewRC' data-ref="12NewRC">NewRC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>() &lt; <a class="local col1 ref" href="#11MinNumRegs" title='MinNumRegs' data-ref="11MinNumRegs">MinNumRegs</a>)</td></tr>
<tr><th id="79">79</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="80">80</th><td>  <a class="local col7 ref" href="#7MRI" title='MRI' data-ref="7MRI">MRI</a>.<a class="ref" href="#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col8 ref" href="#8Reg" title='Reg' data-ref="8Reg">Reg</a>, <a class="local col2 ref" href="#12NewRC" title='NewRC' data-ref="12NewRC">NewRC</a>);</td></tr>
<tr><th id="81">81</th><td>  <b>return</b> <a class="local col2 ref" href="#12NewRC" title='NewRC' data-ref="12NewRC">NewRC</a>;</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="85">85</th><td><a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='unsigned int' data-ref="13Reg">Reg</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="14RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="14RC">RC</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="15MinNumRegs" title='MinNumRegs' data-type='unsigned int' data-ref="15MinNumRegs">MinNumRegs</dfn>) {</td></tr>
<tr><th id="88">88</th><td>  <b>return</b> ::<a class="tu ref" href="#_ZL17constrainRegClassRN4llvm19MachineRegisterInfoEjPKNS_19TargetRegisterClassES4_j" title='constrainRegClass' data-use='c' data-ref="_ZL17constrainRegClassRN4llvm19MachineRegisterInfoEjPKNS_19TargetRegisterClassES4_j">constrainRegClass</a>(<span class='refarg'>*<b>this</b></span>, <a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg">Reg</a>), <a class="local col4 ref" href="#14RC" title='RC' data-ref="14RC">RC</a>, <a class="local col5 ref" href="#15MinNumRegs" title='MinNumRegs' data-ref="15MinNumRegs">MinNumRegs</a>);</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>bool</em></td></tr>
<tr><th id="92">92</th><td><a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj" title='llvm::MachineRegisterInfo::constrainRegAttrs' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj">constrainRegAttrs</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16Reg" title='Reg' data-type='unsigned int' data-ref="16Reg">Reg</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="17ConstrainingReg" title='ConstrainingReg' data-type='unsigned int' data-ref="17ConstrainingReg">ConstrainingReg</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                       <em>unsigned</em> <dfn class="local col8 decl" id="18MinNumRegs" title='MinNumRegs' data-type='unsigned int' data-ref="18MinNumRegs">MinNumRegs</dfn>) {</td></tr>
<tr><th id="95">95</th><td>  <em>const</em> <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="19RegTy" title='RegTy' data-type='const llvm::LLT' data-ref="19RegTy">RegTy</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>);</td></tr>
<tr><th id="96">96</th><td>  <em>const</em> <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="20ConstrainingRegTy" title='ConstrainingRegTy' data-type='const llvm::LLT' data-ref="20ConstrainingRegTy">ConstrainingRegTy</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#17ConstrainingReg" title='ConstrainingReg' data-ref="17ConstrainingReg">ConstrainingReg</a>);</td></tr>
<tr><th id="97">97</th><td>  <b>if</b> (<a class="local col9 ref" href="#19RegTy" title='RegTy' data-ref="19RegTy">RegTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <a class="local col0 ref" href="#20ConstrainingRegTy" title='ConstrainingRegTy' data-ref="20ConstrainingRegTy">ConstrainingRegTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp;</td></tr>
<tr><th id="98">98</th><td>      <a class="local col9 ref" href="#19RegTy" title='RegTy' data-ref="19RegTy">RegTy</a> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col0 ref" href="#20ConstrainingRegTy" title='ConstrainingRegTy' data-ref="20ConstrainingRegTy">ConstrainingRegTy</a>)</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="100">100</th><td>  <em>const</em> <em>auto</em> <dfn class="local col1 decl" id="21ConstrainingRegCB" title='ConstrainingRegCB' data-type='const llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="21ConstrainingRegCB">ConstrainingRegCB</dfn> = <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEC1ERKS7_"></a><a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj">getRegClassOrRegBank</a>(<a class="local col7 ref" href="#17ConstrainingReg" title='ConstrainingReg' data-ref="17ConstrainingReg">ConstrainingReg</a>);</td></tr>
<tr><th id="101">101</th><td>  <b>if</b> (!<a class="local col1 ref" href="#21ConstrainingRegCB" title='ConstrainingRegCB' data-ref="21ConstrainingRegCB">ConstrainingRegCB</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion6isNullEv" title='llvm::PointerUnion::isNull' data-ref="_ZNK4llvm12PointerUnion6isNullEv">isNull</a>()) {</td></tr>
<tr><th id="102">102</th><td>    <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="22RegCB" title='RegCB' data-type='const llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="22RegCB">RegCB</dfn> = <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEC1ERKS7_"></a><a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj">getRegClassOrRegBank</a>(<a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>);</td></tr>
<tr><th id="103">103</th><td>    <b>if</b> (<a class="local col2 ref" href="#22RegCB" title='RegCB' data-ref="22RegCB">RegCB</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion6isNullEv" title='llvm::PointerUnion::isNull' data-ref="_ZNK4llvm12PointerUnion6isNullEv">isNull</a>())</td></tr>
<tr><th id="104">104</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegClassOrRegBankEjRKNS_12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEE" title='llvm::MachineRegisterInfo::setRegClassOrRegBank' data-ref="_ZN4llvm19MachineRegisterInfo20setRegClassOrRegBankEjRKNS_12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEE">setRegClassOrRegBank</a>(<a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>, <a class="local col1 ref" href="#21ConstrainingRegCB" title='ConstrainingRegCB' data-ref="21ConstrainingRegCB">ConstrainingRegCB</a>);</td></tr>
<tr><th id="105">105</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#22RegCB" title='RegCB' data-ref="22RegCB">RegCB</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion2isEv" title='llvm::PointerUnion::is' data-ref="_ZNK4llvm12PointerUnion2isEv">is</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;() !=</td></tr>
<tr><th id="106">106</th><td>             <a class="local col1 ref" href="#21ConstrainingRegCB" title='ConstrainingRegCB' data-ref="21ConstrainingRegCB">ConstrainingRegCB</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion2isEv" title='llvm::PointerUnion::is' data-ref="_ZNK4llvm12PointerUnion2isEv">is</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;())</td></tr>
<tr><th id="107">107</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="108">108</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#22RegCB" title='RegCB' data-ref="22RegCB">RegCB</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion2isEv" title='llvm::PointerUnion::is' data-ref="_ZNK4llvm12PointerUnion2isEv">is</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;()) {</td></tr>
<tr><th id="109">109</th><td>      <b>if</b> (!::<a class="tu ref" href="#_ZL17constrainRegClassRN4llvm19MachineRegisterInfoEjPKNS_19TargetRegisterClassES4_j" title='constrainRegClass' data-use='c' data-ref="_ZL17constrainRegClassRN4llvm19MachineRegisterInfoEjPKNS_19TargetRegisterClassES4_j">constrainRegClass</a>(</td></tr>
<tr><th id="110">110</th><td>              <span class='refarg'>*<b>this</b></span>, <a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>, <a class="local col2 ref" href="#22RegCB" title='RegCB' data-ref="22RegCB">RegCB</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(),</td></tr>
<tr><th id="111">111</th><td>              <a class="local col1 ref" href="#21ConstrainingRegCB" title='ConstrainingRegCB' data-ref="21ConstrainingRegCB">ConstrainingRegCB</a>.<a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;(), <a class="local col8 ref" href="#18MinNumRegs" title='MinNumRegs' data-ref="18MinNumRegs">MinNumRegs</a>))</td></tr>
<tr><th id="112">112</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="113">113</th><td>    } <b>else</b> <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEC1ERKS7_"></a><a class="local col2 ref" href="#22RegCB" title='RegCB' data-ref="22RegCB">RegCB</a> <a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZN4llvmneENS_12PointerUnionIJDpT_EEES3_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_12PointerUnionIJDpT_EEES3_">!=</a> <a class="ref fake" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;::PointerUnion' data-ref="_ZN4llvm12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEC1ERKS7_"></a><a class="local col1 ref" href="#21ConstrainingRegCB" title='ConstrainingRegCB' data-ref="21ConstrainingRegCB">ConstrainingRegCB</a>)</td></tr>
<tr><th id="114">114</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td>  <b>if</b> (<a class="local col0 ref" href="#20ConstrainingRegTy" title='ConstrainingRegTy' data-ref="20ConstrainingRegTy">ConstrainingRegTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="117">117</th><td>    <a class="member" href="#_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE">setType</a>(<a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#20ConstrainingRegTy" title='ConstrainingRegTy' data-ref="20ConstrainingRegTy">ConstrainingRegTy</a>);</td></tr>
<tr><th id="118">118</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="119">119</th><td>}</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>bool</em></td></tr>
<tr><th id="122">122</th><td><a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo17recomputeRegClassEj" title='llvm::MachineRegisterInfo::recomputeRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17recomputeRegClassEj">recomputeRegClass</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn>) {</td></tr>
<tr><th id="123">123</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col4 decl" id="24TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="24TII">TII</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="124">124</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="25OldRC" title='OldRC' data-type='const llvm::TargetRegisterClass *' data-ref="25OldRC">OldRC</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>);</td></tr>
<tr><th id="125">125</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="26NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="26NewRC">NewRC</dfn> =</td></tr>
<tr><th id="126">126</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</a>(<a class="local col5 ref" href="#25OldRC" title='OldRC' data-ref="25OldRC">OldRC</a>, *<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i>// Stop early if there is no room to grow.</i></td></tr>
<tr><th id="129">129</th><td>  <b>if</b> (<a class="local col6 ref" href="#26NewRC" title='NewRC' data-ref="26NewRC">NewRC</a> == <a class="local col5 ref" href="#25OldRC" title='OldRC' data-ref="25OldRC">OldRC</a>)</td></tr>
<tr><th id="130">130</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i>// Accumulate constraints from all uses.</i></td></tr>
<tr><th id="133">133</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="27MO">MO</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj" title='llvm::MachineRegisterInfo::reg_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj">reg_nodbg_operands</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>)) {</td></tr>
<tr><th id="134">134</th><td>    <i>// Apply the effect of the given operand to NewRC.</i></td></tr>
<tr><th id="135">135</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28MI" title='MI' data-type='llvm::MachineInstr *' data-ref="28MI">MI</dfn> = <a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="136">136</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="29OpNo" title='OpNo' data-type='unsigned int' data-ref="29OpNo">OpNo</dfn> = &amp;<a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a> - &amp;<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="137">137</th><td>    <a class="local col6 ref" href="#26NewRC" title='NewRC' data-ref="26NewRC">NewRC</a> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr27getRegClassConstraintEffectEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::getRegClassConstraintEffect' data-ref="_ZNK4llvm12MachineInstr27getRegClassConstraintEffectEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">getRegClassConstraintEffect</a>(<a class="local col9 ref" href="#29OpNo" title='OpNo' data-ref="29OpNo">OpNo</a>, <a class="local col6 ref" href="#26NewRC" title='NewRC' data-ref="26NewRC">NewRC</a>, <a class="local col4 ref" href="#24TII" title='TII' data-ref="24TII">TII</a>,</td></tr>
<tr><th id="138">138</th><td>                                            <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="139">139</th><td>    <b>if</b> (!<a class="local col6 ref" href="#26NewRC" title='NewRC' data-ref="26NewRC">NewRC</a> || <a class="local col6 ref" href="#26NewRC" title='NewRC' data-ref="26NewRC">NewRC</a> == <a class="local col5 ref" href="#25OldRC" title='OldRC' data-ref="25OldRC">OldRC</a>)</td></tr>
<tr><th id="140">140</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="141">141</th><td>  }</td></tr>
<tr><th id="142">142</th><td>  <a class="member" href="#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>, <a class="local col6 ref" href="#26NewRC" title='NewRC' data-ref="26NewRC">NewRC</a>);</td></tr>
<tr><th id="143">143</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="144">144</th><td>}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE" title='llvm::MachineRegisterInfo::createIncompleteVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE">createIncompleteVirtualRegister</dfn>(<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="30Name" title='Name' data-type='llvm::StringRef' data-ref="30Name">Name</dfn>) {</td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31Reg" title='Reg' data-type='unsigned int' data-ref="31Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>());</td></tr>
<tr><th id="148">148</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap4growENT0_13argument_typeE" title='llvm::IndexedMap::grow' data-ref="_ZN4llvm10IndexedMap4growENT0_13argument_typeE">grow</a>(<a class="local col1 ref" href="#31Reg" title='Reg' data-ref="31Reg">Reg</a>);</td></tr>
<tr><th id="149">149</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap4growENT0_13argument_typeE" title='llvm::IndexedMap::grow' data-ref="_ZN4llvm10IndexedMap4growENT0_13argument_typeE">grow</a>(<a class="local col1 ref" href="#31Reg" title='Reg' data-ref="31Reg">Reg</a>);</td></tr>
<tr><th id="150">150</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo16insertVRegByNameENS_9StringRefEj" title='llvm::MachineRegisterInfo::insertVRegByName' data-ref="_ZN4llvm19MachineRegisterInfo16insertVRegByNameENS_9StringRefEj">insertVRegByName</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#30Name" title='Name' data-ref="30Name">Name</a>, <a class="local col1 ref" href="#31Reg" title='Reg' data-ref="31Reg">Reg</a>);</td></tr>
<tr><th id="151">151</th><td>  <b>return</b> <a class="local col1 ref" href="#31Reg" title='Reg' data-ref="31Reg">Reg</a>;</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><i class="doc">/// createVirtualRegister - Create and return a new virtual register in the</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">/// function with the specified register class.</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">///</i></td></tr>
<tr><th id="157">157</th><td><em>unsigned</em></td></tr>
<tr><th id="158">158</th><td><a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="32RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="32RegClass">RegClass</dfn>,</td></tr>
<tr><th id="159">159</th><td>                                           <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="33Name" title='Name' data-type='llvm::StringRef' data-ref="33Name">Name</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegClass &amp;&amp; &quot;Cannot create register without RegClass!&quot;) ? void (0) : __assert_fail (&quot;RegClass &amp;&amp; \&quot;Cannot create register without RegClass!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 160, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32RegClass" title='RegClass' data-ref="32RegClass">RegClass</a> &amp;&amp; <q>"Cannot create register without RegClass!"</q>);</td></tr>
<tr><th id="161">161</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegClass-&gt;isAllocatable() &amp;&amp; &quot;Virtual register RegClass must be allocatable.&quot;) ? void (0) : __assert_fail (&quot;RegClass-&gt;isAllocatable() &amp;&amp; \&quot;Virtual register RegClass must be allocatable.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 162, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32RegClass" title='RegClass' data-ref="32RegClass">RegClass</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13isAllocatableEv" title='llvm::TargetRegisterClass::isAllocatable' data-ref="_ZNK4llvm19TargetRegisterClass13isAllocatableEv">isAllocatable</a>() &amp;&amp;</td></tr>
<tr><th id="162">162</th><td>         <q>"Virtual register RegClass must be allocatable."</q>);</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// New virtual register number.</i></td></tr>
<tr><th id="165">165</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34Reg" title='Reg' data-type='unsigned int' data-ref="34Reg">Reg</dfn> = <a class="member" href="#_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE" title='llvm::MachineRegisterInfo::createIncompleteVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE">createIncompleteVirtualRegister</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col3 ref" href="#33Name" title='Name' data-ref="33Name">Name</a>);</td></tr>
<tr><th id="166">166</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_" title='llvm::pointer_union_detail::PointerUnionMembers&lt;type-parameter-0-0, type-parameter-0-1, I, type-parameter-0-3, type-parameter-0-4...&gt;::operator=' data-ref="_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_">=</a> <a class="local col2 ref" href="#32RegClass" title='RegClass' data-ref="32RegClass">RegClass</a>;</td></tr>
<tr><th id="167">167</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a>)</td></tr>
<tr><th id="168">168</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo8Delegate26MRI_NoteNewVirtualRegisterEj" title='llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo8Delegate26MRI_NoteNewVirtualRegisterEj">MRI_NoteNewVirtualRegister</a>(<a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>);</td></tr>
<tr><th id="169">169</th><td>  <b>return</b> <a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>;</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterEjNS_9StringRefE" title='llvm::MachineRegisterInfo::cloneVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterEjNS_9StringRefE">cloneVirtualRegister</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="35VReg" title='VReg' data-type='unsigned int' data-ref="35VReg">VReg</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                                   <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="36Name" title='Name' data-type='llvm::StringRef' data-ref="36Name">Name</dfn>) {</td></tr>
<tr><th id="174">174</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37Reg" title='Reg' data-type='unsigned int' data-ref="37Reg">Reg</dfn> = <a class="member" href="#_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE" title='llvm::MachineRegisterInfo::createIncompleteVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE">createIncompleteVirtualRegister</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#36Name" title='Name' data-ref="36Name">Name</a>);</td></tr>
<tr><th id="175">175</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;::operator=' data-ref="_ZN4llvm12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEaSERKS7_">=</a> <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#35VReg" title='VReg' data-ref="35VReg">VReg</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="176">176</th><td>  <a class="member" href="#_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE">setType</a>(<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#35VReg" title='VReg' data-ref="35VReg">VReg</a>));</td></tr>
<tr><th id="177">177</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a>)</td></tr>
<tr><th id="178">178</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo8Delegate26MRI_NoteNewVirtualRegisterEj" title='llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo8Delegate26MRI_NoteNewVirtualRegisterEj">MRI_NoteNewVirtualRegister</a>(<a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>);</td></tr>
<tr><th id="179">179</th><td>  <b>return</b> <a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>;</td></tr>
<tr><th id="180">180</th><td>}</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE">setType</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38VReg" title='VReg' data-type='unsigned int' data-ref="38VReg">VReg</dfn>, <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="39Ty" title='Ty' data-type='llvm::LLT' data-ref="39Ty">Ty</dfn>) {</td></tr>
<tr><th id="183">183</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegToType" title='llvm::MachineRegisterInfo::VRegToType' data-ref="llvm::MachineRegisterInfo::VRegToType">VRegToType</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap4growENT0_13argument_typeE" title='llvm::IndexedMap::grow' data-ref="_ZN4llvm10IndexedMap4growENT0_13argument_typeE">grow</a>(<a class="local col8 ref" href="#38VReg" title='VReg' data-ref="38VReg">VReg</a>);</td></tr>
<tr><th id="184">184</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegToType" title='llvm::MachineRegisterInfo::VRegToType' data-ref="llvm::MachineRegisterInfo::VRegToType">VRegToType</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#38VReg" title='VReg' data-ref="38VReg">VReg</a>]</a> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSERKS0_">=</a> <a class="local col9 ref" href="#39Ty" title='Ty' data-ref="39Ty">Ty</a>;</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><em>unsigned</em></td></tr>
<tr><th id="188">188</th><td><a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</dfn>(<a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="40Ty" title='Ty' data-type='llvm::LLT' data-ref="40Ty">Ty</dfn>, <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="41Name" title='Name' data-type='llvm::StringRef' data-ref="41Name">Name</dfn>) {</td></tr>
<tr><th id="189">189</th><td>  <i>// New virtual register number.</i></td></tr>
<tr><th id="190">190</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="42Reg" title='Reg' data-type='unsigned int' data-ref="42Reg">Reg</dfn> = <a class="member" href="#_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE" title='llvm::MachineRegisterInfo::createIncompleteVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE">createIncompleteVirtualRegister</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col1 ref" href="#41Name" title='Name' data-ref="41Name">Name</a>);</td></tr>
<tr><th id="191">191</th><td>  <i>// FIXME: Should we use a dummy register class?</i></td></tr>
<tr><th id="192">192</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg">Reg</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../include/llvm/ADT/PointerUnion.h.html#_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_" title='llvm::pointer_union_detail::PointerUnionMembers&lt;type-parameter-0-0, type-parameter-0-1, I, type-parameter-0-3, type-parameter-0-4...&gt;::operator=' data-ref="_ZN4llvm20pointer_union_detail19PointerUnionMembersIT_T0_XT1_EJT2_DpT3_EEaSES4_">=</a> <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *&gt;(<b>nullptr</b>);</td></tr>
<tr><th id="193">193</th><td>  <a class="member" href="#_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE">setType</a>(<a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#40Ty" title='Ty' data-ref="40Ty">Ty</a>);</td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a>)</td></tr>
<tr><th id="195">195</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo8Delegate26MRI_NoteNewVirtualRegisterEj" title='llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo8Delegate26MRI_NoteNewVirtualRegisterEj">MRI_NoteNewVirtualRegister</a>(<a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg">Reg</a>);</td></tr>
<tr><th id="196">196</th><td>  <b>return</b> <a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg">Reg</a>;</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo17clearVirtRegTypesEv" title='llvm::MachineRegisterInfo::clearVirtRegTypes' data-ref="_ZN4llvm19MachineRegisterInfo17clearVirtRegTypesEv">clearVirtRegTypes</dfn>() { <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegToType" title='llvm::MachineRegisterInfo::VRegToType' data-ref="llvm::MachineRegisterInfo::VRegToType">VRegToType</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>(); }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i class="doc">/// clearVirtRegs - Remove all virtual registers (after physreg assignment).</i></td></tr>
<tr><th id="202">202</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" title='llvm::MachineRegisterInfo::clearVirtRegs' data-ref="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv">clearVirtRegs</dfn>() {</td></tr>
<tr><th id="203">203</th><td><u>#<span data-ppcond="203">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="204">204</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="43i" title='i' data-type='unsigned int' data-ref="43i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="44e" title='e' data-type='unsigned int' data-ref="44e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a> != <a class="local col4 ref" href="#44e" title='e' data-ref="44e">e</a>; ++<a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a>) {</td></tr>
<tr><th id="205">205</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="45Reg" title='Reg' data-type='unsigned int' data-ref="45Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col3 ref" href="#43i" title='i' data-ref="43i">i</a>);</td></tr>
<tr><th id="206">206</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="207">207</th><td>      <b>continue</b>;</td></tr>
<tr><th id="208">208</th><td>    <a class="member" href="#_ZNK4llvm19MachineRegisterInfo13verifyUseListEj" title='llvm::MachineRegisterInfo::verifyUseList' data-ref="_ZNK4llvm19MachineRegisterInfo13verifyUseListEj">verifyUseList</a>(<a class="local col5 ref" href="#45Reg" title='Reg' data-ref="45Reg">Reg</a>);</td></tr>
<tr><th id="209">209</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Remaining virtual register operands&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 209)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Remaining virtual register operands"</q>);</td></tr>
<tr><th id="210">210</th><td>  }</td></tr>
<tr><th id="211">211</th><td><u>#<span data-ppcond="203">endif</span></u></td></tr>
<tr><th id="212">212</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="213">213</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="46I" title='I' data-type='std::pair&lt;unsigned int, unsigned int&gt; &amp;' data-ref="46I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a>)</td></tr>
<tr><th id="214">214</th><td>    <a class="local col6 ref" href="#46I" title='I' data-ref="46I">I</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> = <var>0</var>;</td></tr>
<tr><th id="215">215</th><td>}</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo13verifyUseListEj" title='llvm::MachineRegisterInfo::verifyUseList' data-ref="_ZNK4llvm19MachineRegisterInfo13verifyUseListEj">verifyUseList</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="47Reg" title='Reg' data-type='unsigned int' data-ref="47Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="218">218</th><td><u>#<span data-ppcond="218">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="219">219</th><td>  <em>bool</em> <dfn class="local col8 decl" id="48Valid" title='Valid' data-type='bool' data-ref="48Valid">Valid</dfn> = <b>true</b>;</td></tr>
<tr><th id="220">220</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="49M" title='M' data-type='llvm::MachineOperand &amp;' data-ref="49M">M</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12reg_operandsEj" title='llvm::MachineRegisterInfo::reg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12reg_operandsEj">reg_operands</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>)) {</td></tr>
<tr><th id="221">221</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="50MO" title='MO' data-type='llvm::MachineOperand *' data-ref="50MO">MO</dfn> = &amp;<a class="local col9 ref" href="#49M" title='M' data-ref="49M">M</a>;</td></tr>
<tr><th id="222">222</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="51MI" title='MI' data-type='llvm::MachineInstr *' data-ref="51MI">MI</dfn> = <a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="223">223</th><td>    <b>if</b> (!<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>) {</td></tr>
<tr><th id="224">224</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>())</td></tr>
<tr><th id="225">225</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" use list MachineOperand "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKv" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKv">&lt;&lt;</a> <a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a></td></tr>
<tr><th id="226">226</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has no parent instruction.\n"</q>;</td></tr>
<tr><th id="227">227</th><td>      <a class="local col8 ref" href="#48Valid" title='Valid' data-ref="48Valid">Valid</a> = <b>false</b>;</td></tr>
<tr><th id="228">228</th><td>      <b>continue</b>;</td></tr>
<tr><th id="229">229</th><td>    }</td></tr>
<tr><th id="230">230</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="52MO0" title='MO0' data-type='llvm::MachineOperand *' data-ref="52MO0">MO0</dfn> = &amp;<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="231">231</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="53NumOps" title='NumOps' data-type='unsigned int' data-ref="53NumOps">NumOps</dfn> = <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="232">232</th><td>    <b>if</b> (!(<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a> &gt;= <a class="local col2 ref" href="#52MO0" title='MO0' data-ref="52MO0">MO0</a> &amp;&amp; <a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a> &lt; <a class="local col2 ref" href="#52MO0" title='MO0' data-ref="52MO0">MO0</a>+<a class="local col3 ref" href="#53NumOps" title='NumOps' data-ref="53NumOps">NumOps</a>)) {</td></tr>
<tr><th id="233">233</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>())</td></tr>
<tr><th id="234">234</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" use list MachineOperand "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKv" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKv">&lt;&lt;</a> <a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a></td></tr>
<tr><th id="235">235</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" doesn't belong to parent MI: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>;</td></tr>
<tr><th id="236">236</th><td>      <a class="local col8 ref" href="#48Valid" title='Valid' data-ref="48Valid">Valid</a> = <b>false</b>;</td></tr>
<tr><th id="237">237</th><td>    }</td></tr>
<tr><th id="238">238</th><td>    <b>if</b> (!<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="239">239</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>())</td></tr>
<tr><th id="240">240</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" MachineOperand "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKv" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKv">&lt;&lt;</a> <a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> *<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a></td></tr>
<tr><th id="241">241</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is not a register\n"</q>;</td></tr>
<tr><th id="242">242</th><td>      <a class="local col8 ref" href="#48Valid" title='Valid' data-ref="48Valid">Valid</a> = <b>false</b>;</td></tr>
<tr><th id="243">243</th><td>    }</td></tr>
<tr><th id="244">244</th><td>    <b>if</b> (<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>) {</td></tr>
<tr><th id="245">245</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#47Reg" title='Reg' data-ref="47Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>())</td></tr>
<tr><th id="246">246</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" use-list MachineOperand "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKv" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKv">&lt;&lt;</a> <a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q></td></tr>
<tr><th id="247">247</th><td>             <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> *<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is the wrong register\n"</q>;</td></tr>
<tr><th id="248">248</th><td>      <a class="local col8 ref" href="#48Valid" title='Valid' data-ref="48Valid">Valid</a> = <b>false</b>;</td></tr>
<tr><th id="249">249</th><td>    }</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Valid &amp;&amp; &quot;Invalid use list&quot;) ? void (0) : __assert_fail (&quot;Valid &amp;&amp; \&quot;Invalid use list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 251, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#48Valid" title='Valid' data-ref="48Valid">Valid</a> &amp;&amp; <q>"Invalid use list"</q>);</td></tr>
<tr><th id="252">252</th><td><u>#<span data-ppcond="218">endif</span></u></td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo14verifyUseListsEv" title='llvm::MachineRegisterInfo::verifyUseLists' data-ref="_ZNK4llvm19MachineRegisterInfo14verifyUseListsEv">verifyUseLists</dfn>() <em>const</em> {</td></tr>
<tr><th id="256">256</th><td><u>#<span data-ppcond="256">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="257">257</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="54i" title='i' data-type='unsigned int' data-ref="54i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="55e" title='e' data-type='unsigned int' data-ref="55e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a> != <a class="local col5 ref" href="#55e" title='e' data-ref="55e">e</a>; ++<a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a>)</td></tr>
<tr><th id="258">258</th><td>    <a class="member" href="#_ZNK4llvm19MachineRegisterInfo13verifyUseListEj" title='llvm::MachineRegisterInfo::verifyUseList' data-ref="_ZNK4llvm19MachineRegisterInfo13verifyUseListEj">verifyUseList</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a>));</td></tr>
<tr><th id="259">259</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="56i" title='i' data-type='unsigned int' data-ref="56i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="57e" title='e' data-type='unsigned int' data-ref="57e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a> != <a class="local col7 ref" href="#57e" title='e' data-ref="57e">e</a>; ++<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>)</td></tr>
<tr><th id="260">260</th><td>    <a class="member" href="#_ZNK4llvm19MachineRegisterInfo13verifyUseListEj" title='llvm::MachineRegisterInfo::verifyUseList' data-ref="_ZNK4llvm19MachineRegisterInfo13verifyUseListEj">verifyUseList</a>(<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>);</td></tr>
<tr><th id="261">261</th><td><u>#<span data-ppcond="256">endif</span></u></td></tr>
<tr><th id="262">262</th><td>}</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i class="doc">/// Add MO to the linked list of operands for its register.</i></td></tr>
<tr><th id="265">265</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo22addRegOperandToUseListEPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::addRegOperandToUseList' data-ref="_ZN4llvm19MachineRegisterInfo22addRegOperandToUseListEPNS_14MachineOperandE">addRegOperandToUseList</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="58MO" title='MO' data-type='llvm::MachineOperand *' data-ref="58MO">MO</dfn>) {</td></tr>
<tr><th id="266">266</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MO-&gt;isOnRegUseList() &amp;&amp; &quot;Already on list&quot;) ? void (0) : __assert_fail (&quot;!MO-&gt;isOnRegUseList() &amp;&amp; \&quot;Already on list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 266, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isOnRegUseListEv" title='llvm::MachineOperand::isOnRegUseList' data-ref="_ZNK4llvm14MachineOperand14isOnRegUseListEv">isOnRegUseList</a>() &amp;&amp; <q>"Already on list"</q>);</td></tr>
<tr><th id="267">267</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col9 decl" id="59HeadRef" title='HeadRef' data-type='llvm::MachineOperand *&amp;' data-ref="59HeadRef">HeadRef</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZN4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="268">268</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<em>const</em> <dfn class="local col0 decl" id="60Head" title='Head' data-type='llvm::MachineOperand *const' data-ref="60Head">Head</dfn> = <a class="local col9 ref" href="#59HeadRef" title='HeadRef' data-ref="59HeadRef">HeadRef</a>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i>// Head points to the first list element.</i></td></tr>
<tr><th id="271">271</th><td><i>  // Next is NULL on the last list element.</i></td></tr>
<tr><th id="272">272</th><td><i>  // Prev pointers are circular, so Head-&gt;Prev == Last.</i></td></tr>
<tr><th id="273">273</th><td><i></i></td></tr>
<tr><th id="274">274</th><td><i>  // Head is NULL for an empty list.</i></td></tr>
<tr><th id="275">275</th><td>  <b>if</b> (!<a class="local col0 ref" href="#60Head" title='Head' data-ref="60Head">Head</a>) {</td></tr>
<tr><th id="276">276</th><td>    <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a> = <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>;</td></tr>
<tr><th id="277">277</th><td>    <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a> = <b>nullptr</b>;</td></tr>
<tr><th id="278">278</th><td>    <a class="local col9 ref" href="#59HeadRef" title='HeadRef' data-ref="59HeadRef">HeadRef</a> = <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>;</td></tr>
<tr><th id="279">279</th><td>    <b>return</b>;</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO-&gt;getReg() == Head-&gt;getReg() &amp;&amp; &quot;Different regs on the same list!&quot;) ? void (0) : __assert_fail (&quot;MO-&gt;getReg() == Head-&gt;getReg() &amp;&amp; \&quot;Different regs on the same list!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 281, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col0 ref" href="#60Head" title='Head' data-ref="60Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp; <q>"Different regs on the same list!"</q>);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i>// Insert MO between Last and Head in the circular Prev chain.</i></td></tr>
<tr><th id="284">284</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="61Last" title='Last' data-type='llvm::MachineOperand *' data-ref="61Last">Last</dfn> = <a class="local col0 ref" href="#60Head" title='Head' data-ref="60Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a>;</td></tr>
<tr><th id="285">285</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Last &amp;&amp; &quot;Inconsistent use list&quot;) ? void (0) : __assert_fail (&quot;Last &amp;&amp; \&quot;Inconsistent use list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 285, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#61Last" title='Last' data-ref="61Last">Last</a> &amp;&amp; <q>"Inconsistent use list"</q>);</td></tr>
<tr><th id="286">286</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO-&gt;getReg() == Last-&gt;getReg() &amp;&amp; &quot;Different regs on the same list!&quot;) ? void (0) : __assert_fail (&quot;MO-&gt;getReg() == Last-&gt;getReg() &amp;&amp; \&quot;Different regs on the same list!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 286, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col1 ref" href="#61Last" title='Last' data-ref="61Last">Last</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp; <q>"Different regs on the same list!"</q>);</td></tr>
<tr><th id="287">287</th><td>  <a class="local col0 ref" href="#60Head" title='Head' data-ref="60Head">Head</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a> = <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>;</td></tr>
<tr><th id="288">288</th><td>  <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a> = <a class="local col1 ref" href="#61Last" title='Last' data-ref="61Last">Last</a>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// Def operands always precede uses. This allows def_iterator to stop early.</i></td></tr>
<tr><th id="291">291</th><td><i>  // Insert def operands at the front, and use operands at the back.</i></td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="293">293</th><td>    <i>// Insert def at the front.</i></td></tr>
<tr><th id="294">294</th><td>    <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a> = <a class="local col0 ref" href="#60Head" title='Head' data-ref="60Head">Head</a>;</td></tr>
<tr><th id="295">295</th><td>    <a class="local col9 ref" href="#59HeadRef" title='HeadRef' data-ref="59HeadRef">HeadRef</a> = <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>;</td></tr>
<tr><th id="296">296</th><td>  } <b>else</b> {</td></tr>
<tr><th id="297">297</th><td>    <i>// Insert use at the end.</i></td></tr>
<tr><th id="298">298</th><td>    <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a> = <b>nullptr</b>;</td></tr>
<tr><th id="299">299</th><td>    <a class="local col1 ref" href="#61Last" title='Last' data-ref="61Last">Last</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a> = <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>;</td></tr>
<tr><th id="300">300</th><td>  }</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i class="doc">/// Remove MO from its use-def list.</i></td></tr>
<tr><th id="304">304</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo27removeRegOperandFromUseListEPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::removeRegOperandFromUseList' data-ref="_ZN4llvm19MachineRegisterInfo27removeRegOperandFromUseListEPNS_14MachineOperandE">removeRegOperandFromUseList</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="62MO" title='MO' data-type='llvm::MachineOperand *' data-ref="62MO">MO</dfn>) {</td></tr>
<tr><th id="305">305</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO-&gt;isOnRegUseList() &amp;&amp; &quot;Operand not on use list&quot;) ? void (0) : __assert_fail (&quot;MO-&gt;isOnRegUseList() &amp;&amp; \&quot;Operand not on use list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 305, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isOnRegUseListEv" title='llvm::MachineOperand::isOnRegUseList' data-ref="_ZNK4llvm14MachineOperand14isOnRegUseListEv">isOnRegUseList</a>() &amp;&amp; <q>"Operand not on use list"</q>);</td></tr>
<tr><th id="306">306</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col3 decl" id="63HeadRef" title='HeadRef' data-type='llvm::MachineOperand *&amp;' data-ref="63HeadRef">HeadRef</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZN4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="307">307</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<em>const</em> <dfn class="local col4 decl" id="64Head" title='Head' data-type='llvm::MachineOperand *const' data-ref="64Head">Head</dfn> = <a class="local col3 ref" href="#63HeadRef" title='HeadRef' data-ref="63HeadRef">HeadRef</a>;</td></tr>
<tr><th id="308">308</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Head &amp;&amp; &quot;List already empty&quot;) ? void (0) : __assert_fail (&quot;Head &amp;&amp; \&quot;List already empty\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 308, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#64Head" title='Head' data-ref="64Head">Head</a> &amp;&amp; <q>"List already empty"</q>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i>// Unlink this from the doubly linked list of operands.</i></td></tr>
<tr><th id="311">311</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="65Next" title='Next' data-type='llvm::MachineOperand *' data-ref="65Next">Next</dfn> = <a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a>;</td></tr>
<tr><th id="312">312</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="66Prev" title='Prev' data-type='llvm::MachineOperand *' data-ref="66Prev">Prev</dfn> = <a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a>;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <i>// Prev links are circular, next link is NULL instead of looping back to Head.</i></td></tr>
<tr><th id="315">315</th><td>  <b>if</b> (<a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a> == <a class="local col4 ref" href="#64Head" title='Head' data-ref="64Head">Head</a>)</td></tr>
<tr><th id="316">316</th><td>    <a class="local col3 ref" href="#63HeadRef" title='HeadRef' data-ref="63HeadRef">HeadRef</a> = <a class="local col5 ref" href="#65Next" title='Next' data-ref="65Next">Next</a>;</td></tr>
<tr><th id="317">317</th><td>  <b>else</b></td></tr>
<tr><th id="318">318</th><td>    <a class="local col6 ref" href="#66Prev" title='Prev' data-ref="66Prev">Prev</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a> = <a class="local col5 ref" href="#65Next" title='Next' data-ref="65Next">Next</a>;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  (<a class="local col5 ref" href="#65Next" title='Next' data-ref="65Next">Next</a> ? <a class="local col5 ref" href="#65Next" title='Next' data-ref="65Next">Next</a> : <a class="local col4 ref" href="#64Head" title='Head' data-ref="64Head">Head</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a> = <a class="local col6 ref" href="#66Prev" title='Prev' data-ref="66Prev">Prev</a>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a> = <b>nullptr</b>;</td></tr>
<tr><th id="323">323</th><td>  <a class="local col2 ref" href="#62MO" title='MO' data-ref="62MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a> = <b>nullptr</b>;</td></tr>
<tr><th id="324">324</th><td>}</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><i class="doc">/// Move NumOps operands from Src to Dst, updating use-def lists as needed.</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">///</i></td></tr>
<tr><th id="328">328</th><td><i class="doc">/// The Dst range is assumed to be uninitialized memory. (Or it may contain</i></td></tr>
<tr><th id="329">329</th><td><i class="doc">/// operands that won't be destroyed, which is OK because the MO destructor is</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">/// trivial anyway).</i></td></tr>
<tr><th id="331">331</th><td><i class="doc">///</i></td></tr>
<tr><th id="332">332</th><td><i class="doc">/// The Src and Dst ranges may overlap.</i></td></tr>
<tr><th id="333">333</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo12moveOperandsEPNS_14MachineOperandES2_j" title='llvm::MachineRegisterInfo::moveOperands' data-ref="_ZN4llvm19MachineRegisterInfo12moveOperandsEPNS_14MachineOperandES2_j">moveOperands</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="67Dst" title='Dst' data-type='llvm::MachineOperand *' data-ref="67Dst">Dst</dfn>,</td></tr>
<tr><th id="334">334</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="68Src" title='Src' data-type='llvm::MachineOperand *' data-ref="68Src">Src</dfn>,</td></tr>
<tr><th id="335">335</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="69NumOps" title='NumOps' data-type='unsigned int' data-ref="69NumOps">NumOps</dfn>) {</td></tr>
<tr><th id="336">336</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src != Dst &amp;&amp; NumOps &amp;&amp; &quot;Noop moveOperands&quot;) ? void (0) : __assert_fail (&quot;Src != Dst &amp;&amp; NumOps &amp;&amp; \&quot;Noop moveOperands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 336, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a> != <a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst">Dst</a> &amp;&amp; <a class="local col9 ref" href="#69NumOps" title='NumOps' data-ref="69NumOps">NumOps</a> &amp;&amp; <q>"Noop moveOperands"</q>);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <i>// Copy backwards if Dst is within the Src range.</i></td></tr>
<tr><th id="339">339</th><td>  <em>int</em> <dfn class="local col0 decl" id="70Stride" title='Stride' data-type='int' data-ref="70Stride">Stride</dfn> = <var>1</var>;</td></tr>
<tr><th id="340">340</th><td>  <b>if</b> (<a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst">Dst</a> &gt;= <a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a> &amp;&amp; <a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst">Dst</a> &lt; <a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a> + <a class="local col9 ref" href="#69NumOps" title='NumOps' data-ref="69NumOps">NumOps</a>) {</td></tr>
<tr><th id="341">341</th><td>    <a class="local col0 ref" href="#70Stride" title='Stride' data-ref="70Stride">Stride</a> = -<var>1</var>;</td></tr>
<tr><th id="342">342</th><td>    <a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst">Dst</a> += <a class="local col9 ref" href="#69NumOps" title='NumOps' data-ref="69NumOps">NumOps</a> - <var>1</var>;</td></tr>
<tr><th id="343">343</th><td>    <a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a> += <a class="local col9 ref" href="#69NumOps" title='NumOps' data-ref="69NumOps">NumOps</a> - <var>1</var>;</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <i>// Copy one operand at a time.</i></td></tr>
<tr><th id="347">347</th><td>  <b>do</b> {</td></tr>
<tr><th id="348">348</th><td>    <b>new</b> (<a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst">Dst</a>) <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a>*<a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a>);</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <i>// Dst takes Src's place in the use-def chain.</i></td></tr>
<tr><th id="351">351</th><td>    <b>if</b> (<a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="352">352</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col1 decl" id="71Head" title='Head' data-type='llvm::MachineOperand *&amp;' data-ref="71Head">Head</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZN4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="353">353</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="72Prev" title='Prev' data-type='llvm::MachineOperand *' data-ref="72Prev">Prev</dfn> = <a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a>;</td></tr>
<tr><th id="354">354</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="73Next" title='Next' data-type='llvm::MachineOperand *' data-ref="73Next">Next</dfn> = <a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a>;</td></tr>
<tr><th id="355">355</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Head &amp;&amp; &quot;List empty, but operand is chained&quot;) ? void (0) : __assert_fail (&quot;Head &amp;&amp; \&quot;List empty, but operand is chained\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 355, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#71Head" title='Head' data-ref="71Head">Head</a> &amp;&amp; <q>"List empty, but operand is chained"</q>);</td></tr>
<tr><th id="356">356</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Prev &amp;&amp; &quot;Operand was not on use-def list&quot;) ? void (0) : __assert_fail (&quot;Prev &amp;&amp; \&quot;Operand was not on use-def list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 356, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#72Prev" title='Prev' data-ref="72Prev">Prev</a> &amp;&amp; <q>"Operand was not on use-def list"</q>);</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>      <i>// Prev links are circular, next link is NULL instead of looping back to</i></td></tr>
<tr><th id="359">359</th><td><i>      // Head.</i></td></tr>
<tr><th id="360">360</th><td>      <b>if</b> (<a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a> == <a class="local col1 ref" href="#71Head" title='Head' data-ref="71Head">Head</a>)</td></tr>
<tr><th id="361">361</th><td>        <a class="local col1 ref" href="#71Head" title='Head' data-ref="71Head">Head</a> = <a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst">Dst</a>;</td></tr>
<tr><th id="362">362</th><td>      <b>else</b></td></tr>
<tr><th id="363">363</th><td>        <a class="local col2 ref" href="#72Prev" title='Prev' data-ref="72Prev">Prev</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a> = <a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst">Dst</a>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>      <i>// Update Prev pointer. This also works when Src was pointing to itself</i></td></tr>
<tr><th id="366">366</th><td><i>      // in a 1-element list. In that case Head == Dst.</i></td></tr>
<tr><th id="367">367</th><td>      (<a class="local col3 ref" href="#73Next" title='Next' data-ref="73Next">Next</a> ? <a class="local col3 ref" href="#73Next" title='Next' data-ref="73Next">Next</a> : <a class="local col1 ref" href="#71Head" title='Head' data-ref="71Head">Head</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a> = <a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst">Dst</a>;</td></tr>
<tr><th id="368">368</th><td>    }</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>    <a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst">Dst</a> += <a class="local col0 ref" href="#70Stride" title='Stride' data-ref="70Stride">Stride</a>;</td></tr>
<tr><th id="371">371</th><td>    <a class="local col8 ref" href="#68Src" title='Src' data-ref="68Src">Src</a> += <a class="local col0 ref" href="#70Stride" title='Stride' data-ref="70Stride">Stride</a>;</td></tr>
<tr><th id="372">372</th><td>  } <b>while</b> (--<a class="local col9 ref" href="#69NumOps" title='NumOps' data-ref="69NumOps">NumOps</a>);</td></tr>
<tr><th id="373">373</th><td>}</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i class="doc">/// replaceRegWith - Replace all instances of FromReg with ToReg in the</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">/// machine function.  This is like llvm-level X-&gt;replaceAllUsesWith(Y),</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">/// except that it also changes any definitions of the register as well.</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">/// If ToReg is a physical register we apply the sub register to obtain the</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">/// final/proper physical register.</i></td></tr>
<tr><th id="380">380</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="74FromReg" title='FromReg' data-type='unsigned int' data-ref="74FromReg">FromReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75ToReg" title='ToReg' data-type='unsigned int' data-ref="75ToReg">ToReg</dfn>) {</td></tr>
<tr><th id="381">381</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FromReg != ToReg &amp;&amp; &quot;Cannot replace a reg with itself&quot;) ? void (0) : __assert_fail (&quot;FromReg != ToReg &amp;&amp; \&quot;Cannot replace a reg with itself\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 381, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#74FromReg" title='FromReg' data-ref="74FromReg">FromReg</a> != <a class="local col5 ref" href="#75ToReg" title='ToReg' data-ref="75ToReg">ToReg</a> &amp;&amp; <q>"Cannot replace a reg with itself"</q>);</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="76TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="76TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <i>// TODO: This could be more efficient by bulk changing the operands.</i></td></tr>
<tr><th id="386">386</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::reg_iterator" title='llvm::MachineRegisterInfo::reg_iterator' data-type='defusechain_iterator&lt;true, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_iterator">reg_iterator</a> <dfn class="local col7 decl" id="77I" title='I' data-type='reg_iterator' data-ref="77I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9reg_beginEj" title='llvm::MachineRegisterInfo::reg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_beginEj">reg_begin</a>(<a class="local col4 ref" href="#74FromReg" title='FromReg' data-ref="74FromReg">FromReg</a>), <dfn class="local col8 decl" id="78E" title='E' data-type='reg_iterator' data-ref="78E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7reg_endEv" title='llvm::MachineRegisterInfo::reg_end' data-ref="_ZN4llvm19MachineRegisterInfo7reg_endEv">reg_end</a>(); <a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col8 ref" href="#78E" title='E' data-ref="78E">E</a>; ) {</td></tr>
<tr><th id="387">387</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="79O" title='O' data-type='llvm::MachineOperand &amp;' data-ref="79O">O</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a>;</td></tr>
<tr><th id="388">388</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a>;</td></tr>
<tr><th id="389">389</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#75ToReg" title='ToReg' data-ref="75ToReg">ToReg</a>)) {</td></tr>
<tr><th id="390">390</th><td>      <a class="local col9 ref" href="#79O" title='O' data-ref="79O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::substPhysReg' data-ref="_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE">substPhysReg</a>(<a class="local col5 ref" href="#75ToReg" title='ToReg' data-ref="75ToReg">ToReg</a>, *<a class="local col6 ref" href="#76TRI" title='TRI' data-ref="76TRI">TRI</a>);</td></tr>
<tr><th id="391">391</th><td>    } <b>else</b> {</td></tr>
<tr><th id="392">392</th><td>      <a class="local col9 ref" href="#79O" title='O' data-ref="79O">O</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#75ToReg" title='ToReg' data-ref="75ToReg">ToReg</a>);</td></tr>
<tr><th id="393">393</th><td>    }</td></tr>
<tr><th id="394">394</th><td>  }</td></tr>
<tr><th id="395">395</th><td>}</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><i class="doc">/// getVRegDef - Return the machine instr that defines the specified virtual</i></td></tr>
<tr><th id="398">398</th><td><i class="doc">/// register or null if none is found.  This assumes that the code is in SSA</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">/// form, so there should only be one definition.</i></td></tr>
<tr><th id="400">400</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="80Reg" title='Reg' data-type='unsigned int' data-ref="80Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="401">401</th><td>  <i>// Since we are in SSA form, we can use the first definition.</i></td></tr>
<tr><th id="402">402</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a> <dfn class="local col1 decl" id="81I" title='I' data-type='def_instr_iterator' data-ref="81I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</a>(<a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg">Reg</a>);</td></tr>
<tr><th id="403">403</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((I.atEnd() || std::next(I) == def_instr_end()) &amp;&amp; &quot;getVRegDef assumes a single definition or no definition&quot;) ? void (0) : __assert_fail (&quot;(I.atEnd() || std::next(I) == def_instr_end()) &amp;&amp; \&quot;getVRegDef assumes a single definition or no definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 404, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iterator5atEndEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::atEnd' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iterator5atEndEv">atEnd</a>() || std::<a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1059" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;::defusechain_instr_iterator' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb0ELb1ELb0ELb0ELb1ELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a>) <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>()) &amp;&amp;</td></tr>
<tr><th id="404">404</th><td>         <q>"getVRegDef assumes a single definition or no definition"</q>);</td></tr>
<tr><th id="405">405</th><td>  <b>return</b> !<a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iterator5atEndEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::atEnd' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iterator5atEndEv">atEnd</a>() ? &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col1 ref" href="#81I" title='I' data-ref="81I">I</a> : <b>nullptr</b>;</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i class="doc">/// getUniqueVRegDef - Return the unique machine instr that defines the</i></td></tr>
<tr><th id="409">409</th><td><i class="doc">/// specified virtual register or null if none is found.  If there are</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">/// multiple definitions or no definition, return null.</i></td></tr>
<tr><th id="411">411</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="82Reg" title='Reg' data-type='unsigned int' data-ref="82Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="412">412</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</a>(<a class="local col2 ref" href="#82Reg" title='Reg' data-ref="82Reg">Reg</a>)) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="413">413</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a> <dfn class="local col3 decl" id="83I" title='I' data-type='def_instr_iterator' data-ref="83I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</a>(<a class="local col2 ref" href="#82Reg" title='Reg' data-ref="82Reg">Reg</a>);</td></tr>
<tr><th id="414">414</th><td>  <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1059" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;::defusechain_instr_iterator' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb0ELb1ELb0ELb0ELb1ELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#83I" title='I' data-ref="83I">I</a>) <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>())</td></tr>
<tr><th id="415">415</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="416">416</th><td>  <b>return</b> &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col3 ref" href="#83I" title='I' data-ref="83I">I</a>;</td></tr>
<tr><th id="417">417</th><td>}</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="84RegNo" title='RegNo' data-type='unsigned int' data-ref="84RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="420">420</th><td>  <a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_nodbg_iterator" title='llvm::MachineRegisterInfo::use_nodbg_iterator' data-type='defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_nodbg_iterator">use_nodbg_iterator</a> <dfn class="local col5 decl" id="85UI" title='UI' data-type='use_nodbg_iterator' data-ref="85UI">UI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col4 ref" href="#84RegNo" title='RegNo' data-ref="84RegNo">RegNo</a>);</td></tr>
<tr><th id="421">421</th><td>  <b>if</b> (<a class="local col5 ref" href="#85UI" title='UI' data-ref="85UI">UI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>())</td></tr>
<tr><th id="422">422</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="423">423</th><td>  <b>return</b> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col5 ref" href="#85UI" title='UI' data-ref="85UI">UI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>();</td></tr>
<tr><th id="424">424</th><td>}</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><i class="doc">/// clearKillFlags - Iterate over all the uses of the given register and</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">/// clear the kill flag from the MachineOperand. This function is used by</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">/// optimization passes which extend register lifetimes and need only</i></td></tr>
<tr><th id="429">429</th><td><i class="doc">/// preserve conservative kill flag information.</i></td></tr>
<tr><th id="430">430</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="431">431</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="87MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="87MO">MO</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12use_operandsEj" title='llvm::MachineRegisterInfo::use_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12use_operandsEj">use_operands</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>))</td></tr>
<tr><th id="432">432</th><td>    <a class="local col7 ref" href="#87MO" title='MO' data-ref="87MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="433">433</th><td>}</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo8isLiveInEj" title='llvm::MachineRegisterInfo::isLiveIn' data-ref="_ZNK4llvm19MachineRegisterInfo8isLiveInEj">isLiveIn</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="88Reg" title='Reg' data-type='unsigned int' data-ref="88Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="436">436</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::livein_iterator" title='llvm::MachineRegisterInfo::livein_iterator' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-ref="llvm::MachineRegisterInfo::livein_iterator">livein_iterator</a> <dfn class="local col9 decl" id="89I" title='I' data-type='livein_iterator' data-ref="89I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12livein_beginEv" title='llvm::MachineRegisterInfo::livein_begin' data-ref="_ZNK4llvm19MachineRegisterInfo12livein_beginEv">livein_begin</a>(), <dfn class="local col0 decl" id="90E" title='E' data-type='livein_iterator' data-ref="90E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10livein_endEv" title='llvm::MachineRegisterInfo::livein_end' data-ref="_ZNK4llvm19MachineRegisterInfo10livein_endEv">livein_end</a>(); <a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#90E" title='E' data-ref="90E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a>)</td></tr>
<tr><th id="437">437</th><td>    <b>if</b> (<a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == <a class="local col8 ref" href="#88Reg" title='Reg' data-ref="88Reg">Reg</a> || <a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> == <a class="local col8 ref" href="#88Reg" title='Reg' data-ref="88Reg">Reg</a>)</td></tr>
<tr><th id="438">438</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="439">439</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="440">440</th><td>}</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><i class="doc">/// getLiveInPhysReg - If VReg is a live-in virtual register, return the</i></td></tr>
<tr><th id="443">443</th><td><i class="doc">/// corresponding live-in physical register.</i></td></tr>
<tr><th id="444">444</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16getLiveInPhysRegEj" title='llvm::MachineRegisterInfo::getLiveInPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo16getLiveInPhysRegEj">getLiveInPhysReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="91VReg" title='VReg' data-type='unsigned int' data-ref="91VReg">VReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="445">445</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::livein_iterator" title='llvm::MachineRegisterInfo::livein_iterator' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-ref="llvm::MachineRegisterInfo::livein_iterator">livein_iterator</a> <dfn class="local col2 decl" id="92I" title='I' data-type='livein_iterator' data-ref="92I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12livein_beginEv" title='llvm::MachineRegisterInfo::livein_begin' data-ref="_ZNK4llvm19MachineRegisterInfo12livein_beginEv">livein_begin</a>(), <dfn class="local col3 decl" id="93E" title='E' data-type='livein_iterator' data-ref="93E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10livein_endEv" title='llvm::MachineRegisterInfo::livein_end' data-ref="_ZNK4llvm19MachineRegisterInfo10livein_endEv">livein_end</a>(); <a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col3 ref" href="#93E" title='E' data-ref="93E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a>)</td></tr>
<tr><th id="446">446</th><td>    <b>if</b> (<a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> == <a class="local col1 ref" href="#91VReg" title='VReg' data-ref="91VReg">VReg</a>)</td></tr>
<tr><th id="447">447</th><td>      <b>return</b> <a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="448">448</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="449">449</th><td>}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i class="doc">/// getLiveInVirtReg - If PReg is a live-in physical register, return the</i></td></tr>
<tr><th id="452">452</th><td><i class="doc">/// corresponding live-in physical register.</i></td></tr>
<tr><th id="453">453</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegEj" title='llvm::MachineRegisterInfo::getLiveInVirtReg' data-ref="_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegEj">getLiveInVirtReg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="94PReg" title='PReg' data-type='unsigned int' data-ref="94PReg">PReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="454">454</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::livein_iterator" title='llvm::MachineRegisterInfo::livein_iterator' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-ref="llvm::MachineRegisterInfo::livein_iterator">livein_iterator</a> <dfn class="local col5 decl" id="95I" title='I' data-type='livein_iterator' data-ref="95I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12livein_beginEv" title='llvm::MachineRegisterInfo::livein_begin' data-ref="_ZNK4llvm19MachineRegisterInfo12livein_beginEv">livein_begin</a>(), <dfn class="local col6 decl" id="96E" title='E' data-type='livein_iterator' data-ref="96E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10livein_endEv" title='llvm::MachineRegisterInfo::livein_end' data-ref="_ZNK4llvm19MachineRegisterInfo10livein_endEv">livein_end</a>(); <a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col6 ref" href="#96E" title='E' data-ref="96E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a>)</td></tr>
<tr><th id="455">455</th><td>    <b>if</b> (<a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == <a class="local col4 ref" href="#94PReg" title='PReg' data-ref="94PReg">PReg</a>)</td></tr>
<tr><th id="456">456</th><td>      <b>return</b> <a class="local col5 ref" href="#95I" title='I' data-ref="95I">I</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="457">457</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="458">458</th><td>}</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><i class="doc">/// EmitLiveInCopies - Emit copies to initialize livein virtual registers</i></td></tr>
<tr><th id="461">461</th><td><i class="doc">/// into the given entry block.</i></td></tr>
<tr><th id="462">462</th><td><em>void</em></td></tr>
<tr><th id="463">463</th><td><a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo16EmitLiveInCopiesEPNS_17MachineBasicBlockERKNS_18TargetRegisterInfoERKNS_15TargetInstrInfoE" title='llvm::MachineRegisterInfo::EmitLiveInCopies' data-ref="_ZN4llvm19MachineRegisterInfo16EmitLiveInCopiesEPNS_17MachineBasicBlockERKNS_18TargetRegisterInfoERKNS_15TargetInstrInfoE">EmitLiveInCopies</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="97EntryMBB" title='EntryMBB' data-type='llvm::MachineBasicBlock *' data-ref="97EntryMBB">EntryMBB</dfn>,</td></tr>
<tr><th id="464">464</th><td>                                      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="98TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="98TRI">TRI</dfn>,</td></tr>
<tr><th id="465">465</th><td>                                      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col9 decl" id="99TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="99TII">TII</dfn>) {</td></tr>
<tr><th id="466">466</th><td>  <i>// Emit the copies into the top of the block.</i></td></tr>
<tr><th id="467">467</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="100i" title='i' data-type='unsigned int' data-ref="100i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="101e" title='e' data-type='unsigned int' data-ref="101e">e</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a> != <a class="local col1 ref" href="#101e" title='e' data-ref="101e">e</a>; ++<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>)</td></tr>
<tr><th id="468">468</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="469">469</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>)) {</td></tr>
<tr><th id="470">470</th><td>        <i>// The livein has no non-dbg uses. Drop it.</i></td></tr>
<tr><th id="471">471</th><td><i>        //</i></td></tr>
<tr><th id="472">472</th><td><i>        // It would be preferable to have isel avoid creating live-in</i></td></tr>
<tr><th id="473">473</th><td><i>        // records for unused arguments in the first place, but it's</i></td></tr>
<tr><th id="474">474</th><td><i>        // complicated by the debug info code for arguments.</i></td></tr>
<tr><th id="475">475</th><td>        <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>() <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a> <a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>);</td></tr>
<tr><th id="476">476</th><td>        --<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>; --<a class="local col1 ref" href="#101e" title='e' data-ref="101e">e</a>;</td></tr>
<tr><th id="477">477</th><td>      } <b>else</b> {</td></tr>
<tr><th id="478">478</th><td>        <i>// Emit a copy.</i></td></tr>
<tr><th id="479">479</th><td>        <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#97EntryMBB" title='EntryMBB' data-ref="97EntryMBB">EntryMBB</a></span>, <a class="local col7 ref" href="#97EntryMBB" title='EntryMBB' data-ref="97EntryMBB">EntryMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="480">480</th><td>                <a class="local col9 ref" href="#99TII" title='TII' data-ref="99TII">TII</a>.<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="481">481</th><td>          .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>        <i>// Add the register to the entry block live-in set.</i></td></tr>
<tr><th id="484">484</th><td>        <a class="local col7 ref" href="#97EntryMBB" title='EntryMBB' data-ref="97EntryMBB">EntryMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="485">485</th><td>      }</td></tr>
<tr><th id="486">486</th><td>    } <b>else</b> {</td></tr>
<tr><th id="487">487</th><td>      <i>// Add the register to the entry block live-in set.</i></td></tr>
<tr><th id="488">488</th><td>      <a class="local col7 ref" href="#97EntryMBB" title='EntryMBB' data-ref="97EntryMBB">EntryMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#100i" title='i' data-ref="100i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="489">489</th><td>    }</td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="102Reg" title='Reg' data-type='unsigned int' data-ref="102Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="493">493</th><td>  <i>// Lane masks are only defined for vregs.</i></td></tr>
<tr><th id="494">494</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 494, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>));</td></tr>
<tr><th id="495">495</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col3 decl" id="103TRC" title='TRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="103TRC">TRC</dfn> = *<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg">Reg</a>);</td></tr>
<tr><th id="496">496</th><td>  <b>return</b> <a class="local col3 ref" href="#103TRC" title='TRC' data-ref="103TRC">TRC</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getLaneMaskEv" title='llvm::TargetRegisterClass::getLaneMask' data-ref="_ZNK4llvm19TargetRegisterClass11getLaneMaskEv">getLaneMask</a>();</td></tr>
<tr><th id="497">497</th><td>}</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><u>#<span data-ppcond="499">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="500">500</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo8dumpUsesEj" title='llvm::MachineRegisterInfo::dumpUses' data-ref="_ZNK4llvm19MachineRegisterInfo8dumpUsesEj">dumpUses</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="104Reg" title='Reg' data-type='unsigned int' data-ref="104Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="501">501</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="105I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="105I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>))</td></tr>
<tr><th id="502">502</th><td>    <a class="local col5 ref" href="#105I" title='I' data-ref="105I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td><u>#<span data-ppcond="499">endif</span></u></td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE" title='llvm::MachineRegisterInfo::freezeReservedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE">freezeReservedRegs</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="106MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="106MF">MF</dfn>) {</td></tr>
<tr><th id="507">507</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::ReservedRegs" title='llvm::MachineRegisterInfo::ReservedRegs' data-ref="llvm::MachineRegisterInfo::ReservedRegs">ReservedRegs</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraSEOS0_" title='llvm::BitVector::operator=' data-ref="_ZN4llvm9BitVectoraSEOS0_">=</a> <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(<a class="local col6 ref" href="#106MF" title='MF' data-ref="106MF">MF</a>);</td></tr>
<tr><th id="508">508</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ReservedRegs.size() == getTargetRegisterInfo()-&gt;getNumRegs() &amp;&amp; &quot;Invalid ReservedRegs vector from target&quot;) ? void (0) : __assert_fail (&quot;ReservedRegs.size() == getTargetRegisterInfo()-&gt;getNumRegs() &amp;&amp; \&quot;Invalid ReservedRegs vector from target\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 509, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::ReservedRegs" title='llvm::MachineRegisterInfo::ReservedRegs' data-ref="llvm::MachineRegisterInfo::ReservedRegs">ReservedRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>() == <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>() &amp;&amp;</td></tr>
<tr><th id="509">509</th><td>         <q>"Invalid ReservedRegs vector from target"</q>);</td></tr>
<tr><th id="510">510</th><td>}</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="107PhysReg" title='PhysReg' data-type='unsigned int' data-ref="107PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="513">513</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(PhysReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(PhysReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 513, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>));</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="108TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="108TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="516">516</th><td>  <b>if</b> (<a class="local col8 ref" href="#108TRI" title='TRI' data-ref="108TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17isConstantPhysRegEj" title='llvm::TargetRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>))</td></tr>
<tr><th id="517">517</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <i>// Check if any overlapping register is modified, or allocatable so it may be</i></td></tr>
<tr><th id="520">520</th><td><i>  // used later.</i></td></tr>
<tr><th id="521">521</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col9 decl" id="109AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="109AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>, <a class="local col8 ref" href="#108TRI" title='TRI' data-ref="108TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="522">522</th><td>       <a class="local col9 ref" href="#109AI" title='AI' data-ref="109AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col9 ref" href="#109AI" title='AI' data-ref="109AI">AI</a>)</td></tr>
<tr><th id="523">523</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col9 ref" href="#109AI" title='AI' data-ref="109AI">AI</a>) || <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col9 ref" href="#109AI" title='AI' data-ref="109AI">AI</a>))</td></tr>
<tr><th id="524">524</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="525">525</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="526">526</th><td>}</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><em>bool</em></td></tr>
<tr><th id="529">529</th><td><a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo31isCallerPreservedOrConstPhysRegEj" title='llvm::MachineRegisterInfo::isCallerPreservedOrConstPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo31isCallerPreservedOrConstPhysRegEj">isCallerPreservedOrConstPhysReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="110PhysReg" title='PhysReg' data-type='unsigned int' data-ref="110PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="530">530</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="111TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="111TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="531">531</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col0 ref" href="#110PhysReg" title='PhysReg' data-ref="110PhysReg">PhysReg</a>) ||</td></tr>
<tr><th id="532">532</th><td>      <a class="local col1 ref" href="#111TRI" title='TRI' data-ref="111TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::isCallerPreservedPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE">isCallerPreservedPhysReg</a>(<a class="local col0 ref" href="#110PhysReg" title='PhysReg' data-ref="110PhysReg">PhysReg</a>, *<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>);</td></tr>
<tr><th id="533">533</th><td>}</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><i class="doc">/// markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the</i></td></tr>
<tr><th id="536">536</th><td><i class="doc">/// specified register as undefined which causes the DBG_VALUE to be</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">/// deleted during LiveDebugVariables analysis.</i></td></tr>
<tr><th id="538">538</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj" title='llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef' data-ref="_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj">markUsesInDebugValueAsUndef</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="112Reg" title='Reg' data-type='unsigned int' data-ref="112Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="539">539</th><td>  <i>// Mark any DBG_VALUE that uses Reg as undef (but don't delete it.)</i></td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1Ev"></a><dfn class="local col3 decl" id="113nextI" title='nextI' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="113nextI">nextI</dfn>;</td></tr>
<tr><th id="541">541</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a> <dfn class="local col4 decl" id="114I" title='I' data-type='use_instr_iterator' data-ref="114I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg">Reg</a>), <dfn class="local col5 decl" id="115E" title='E' data-type='use_instr_iterator' data-ref="115E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="542">542</th><td>       <a class="local col4 ref" href="#114I" title='I' data-ref="114I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col5 ref" href="#115E" title='E' data-ref="115E">E</a>; <a class="local col4 ref" href="#114I" title='I' data-ref="114I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1059" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb1ELb0ELb0ELb0ELb1ELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#113nextI" title='nextI' data-ref="113nextI">nextI</a>) {</td></tr>
<tr><th id="543">543</th><td>    <a class="local col3 ref" href="#113nextI" title='nextI' data-ref="113nextI">nextI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1059" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb1ELb0ELb0ELb0ELb1ELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1059" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;::defusechain_instr_iterator' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb1ELb0ELb0ELb0ELb1ELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#114I" title='I' data-ref="114I">I</a>);  <i>// I is invalidated by the setReg</i></td></tr>
<tr><th id="544">544</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="116UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="116UseMI">UseMI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col4 ref" href="#114I" title='I' data-ref="114I">I</a>;</td></tr>
<tr><th id="545">545</th><td>    <b>if</b> (<a class="local col6 ref" href="#116UseMI" title='UseMI' data-ref="116UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="546">546</th><td>      <a class="local col6 ref" href="#116UseMI" title='UseMI' data-ref="116UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<var>0U</var>);</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td>}</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><em>static</em> <em>const</em> <a class="type" href="../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="tu decl def" id="_ZL17getCalledFunctionRKN4llvm12MachineInstrE" title='getCalledFunction' data-type='const llvm::Function * getCalledFunction(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17getCalledFunctionRKN4llvm12MachineInstrE">getCalledFunction</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="117MI">MI</dfn>) {</td></tr>
<tr><th id="551">551</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="118MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="118MO">MO</dfn> : <a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="552">552</th><td>    <b>if</b> (!<a class="local col8 ref" href="#118MO" title='MO' data-ref="118MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>())</td></tr>
<tr><th id="553">553</th><td>      <b>continue</b>;</td></tr>
<tr><th id="554">554</th><td>    <em>const</em> <a class="type" href="../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col9 decl" id="119Func" title='Func' data-type='const llvm::Function *' data-ref="119Func">Func</dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a>&gt;(<a class="local col8 ref" href="#118MO" title='MO' data-ref="118MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>());</td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (<a class="local col9 ref" href="#119Func" title='Func' data-ref="119Func">Func</a> != <b>nullptr</b>)</td></tr>
<tr><th id="556">556</th><td>      <b>return</b> <a class="local col9 ref" href="#119Func" title='Func' data-ref="119Func">Func</a>;</td></tr>
<tr><th id="557">557</th><td>  }</td></tr>
<tr><th id="558">558</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="559">559</th><td>}</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isNoReturnDefRKN4llvm14MachineOperandE" title='isNoReturnDef' data-type='bool isNoReturnDef(const llvm::MachineOperand &amp; MO)' data-ref="_ZL13isNoReturnDefRKN4llvm14MachineOperandE">isNoReturnDef</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="120MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="120MO">MO</dfn>) {</td></tr>
<tr><th id="562">562</th><td>  <i>// Anything which is not a noreturn function is a real def.</i></td></tr>
<tr><th id="563">563</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="121MI">MI</dfn> = *<a class="local col0 ref" href="#120MO" title='MO' data-ref="120MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="564">564</th><td>  <b>if</b> (!<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="565">565</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="566">566</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="122MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="122MBB">MBB</dfn> = *<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="567">567</th><td>  <b>if</b> (!<a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>())</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="569">569</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="123MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="123MF">MF</dfn> = *<a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="570">570</th><td>  <i>// We need to keep correct unwind information even if the function will</i></td></tr>
<tr><th id="571">571</th><td><i>  // not return, since the runtime may need it.</i></td></tr>
<tr><th id="572">572</th><td>  <b>if</b> (MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;UWTable&apos; in &apos;llvm::Attribute&apos;">UWTable</span>))</td></tr>
<tr><th id="573">573</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="574">574</th><td>  <em>const</em> <a class="type" href="../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col4 decl" id="124Called" title='Called' data-type='const llvm::Function *' data-ref="124Called">Called</dfn> = <a class="tu ref" href="#_ZL17getCalledFunctionRKN4llvm12MachineInstrE" title='getCalledFunction' data-use='c' data-ref="_ZL17getCalledFunctionRKN4llvm12MachineInstrE">getCalledFunction</a>(<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>);</td></tr>
<tr><th id="575">575</th><td>  <b>return</b> !(Called == <b>nullptr</b> || !Called-&gt;hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoReturn&apos; in &apos;llvm::Attribute&apos;">NoReturn</span>) ||</td></tr>
<tr><th id="576">576</th><td>           !Called-&gt;hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoUnwind&apos; in &apos;llvm::Attribute&apos;">NoUnwind</span>));</td></tr>
<tr><th id="577">577</th><td>}</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo17isPhysRegModifiedEjb" title='llvm::MachineRegisterInfo::isPhysRegModified' data-ref="_ZNK4llvm19MachineRegisterInfo17isPhysRegModifiedEjb">isPhysRegModified</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="125PhysReg" title='PhysReg' data-type='unsigned int' data-ref="125PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="580">580</th><td>                                            <em>bool</em> <dfn class="local col6 decl" id="126SkipNoReturnDef" title='SkipNoReturnDef' data-type='bool' data-ref="126SkipNoReturnDef">SkipNoReturnDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="581">581</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UsedPhysRegMask" title='llvm::MachineRegisterInfo::UsedPhysRegMask' data-ref="llvm::MachineRegisterInfo::UsedPhysRegMask">UsedPhysRegMask</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#125PhysReg" title='PhysReg' data-ref="125PhysReg">PhysReg</a>))</td></tr>
<tr><th id="582">582</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="583">583</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="127TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="127TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="584">584</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col8 decl" id="128AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="128AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#125PhysReg" title='PhysReg' data-ref="125PhysReg">PhysReg</a>, <a class="local col7 ref" href="#127TRI" title='TRI' data-ref="127TRI">TRI</a>, <b>true</b>); <a class="local col8 ref" href="#128AI" title='AI' data-ref="128AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col8 ref" href="#128AI" title='AI' data-ref="128AI">AI</a>) {</td></tr>
<tr><th id="585">585</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="129MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="129MO">MO</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col8 ref" href="#128AI" title='AI' data-ref="128AI">AI</a>), <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>())) {</td></tr>
<tr><th id="586">586</th><td>      <b>if</b> (!<a class="local col6 ref" href="#126SkipNoReturnDef" title='SkipNoReturnDef' data-ref="126SkipNoReturnDef">SkipNoReturnDef</a> &amp;&amp; <a class="tu ref" href="#_ZL13isNoReturnDefRKN4llvm14MachineOperandE" title='isNoReturnDef' data-use='c' data-ref="_ZL13isNoReturnDefRKN4llvm14MachineOperandE">isNoReturnDef</a>(<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>))</td></tr>
<tr><th id="587">587</th><td>        <b>continue</b>;</td></tr>
<tr><th id="588">588</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="589">589</th><td>    }</td></tr>
<tr><th id="590">590</th><td>  }</td></tr>
<tr><th id="591">591</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="130PhysReg" title='PhysReg' data-type='unsigned int' data-ref="130PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="595">595</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UsedPhysRegMask" title='llvm::MachineRegisterInfo::UsedPhysRegMask' data-ref="llvm::MachineRegisterInfo::UsedPhysRegMask">UsedPhysRegMask</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col0 ref" href="#130PhysReg" title='PhysReg' data-ref="130PhysReg">PhysReg</a>))</td></tr>
<tr><th id="596">596</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="597">597</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="131TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="131TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="598">598</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col2 decl" id="132AliasReg" title='AliasReg' data-type='llvm::MCRegAliasIterator' data-ref="132AliasReg">AliasReg</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#130PhysReg" title='PhysReg' data-ref="130PhysReg">PhysReg</a>, <a class="local col1 ref" href="#131TRI" title='TRI' data-ref="131TRI">TRI</a>, <b>true</b>); <a class="local col2 ref" href="#132AliasReg" title='AliasReg' data-ref="132AliasReg">AliasReg</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="599">599</th><td>       <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col2 ref" href="#132AliasReg" title='AliasReg' data-ref="132AliasReg">AliasReg</a>) {</td></tr>
<tr><th id="600">600</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj">reg_nodbg_empty</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col2 ref" href="#132AliasReg" title='AliasReg' data-ref="132AliasReg">AliasReg</a>))</td></tr>
<tr><th id="601">601</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="602">602</th><td>  }</td></tr>
<tr><th id="603">603</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="604">604</th><td>}</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo26disableCalleeSavedRegisterEj" title='llvm::MachineRegisterInfo::disableCalleeSavedRegister' data-ref="_ZN4llvm19MachineRegisterInfo26disableCalleeSavedRegisterEj">disableCalleeSavedRegister</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="133Reg" title='Reg' data-type='unsigned int' data-ref="133Reg">Reg</dfn>) {</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="134TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="134TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="609">609</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &amp;&amp; (Reg &lt; TRI-&gt;getNumRegs()) &amp;&amp; &quot;Trying to disable an invalid register&quot;) ? void (0) : __assert_fail (&quot;Reg &amp;&amp; (Reg &lt; TRI-&gt;getNumRegs()) &amp;&amp; \&quot;Trying to disable an invalid register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp&quot;, 610, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a> &amp;&amp; (<a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a> &lt; <a class="local col4 ref" href="#134TRI" title='TRI' data-ref="134TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>()) &amp;&amp;</td></tr>
<tr><th id="610">610</th><td>         <q>"Trying to disable an invalid register"</q>);</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized" title='llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized' data-ref="llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized">IsUpdatedCSRsInitialized</a>) {</td></tr>
<tr><th id="613">613</th><td>    <em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col5 decl" id="135CSR" title='CSR' data-type='const MCPhysReg *' data-ref="135CSR">CSR</dfn> = <a class="local col4 ref" href="#134TRI" title='TRI' data-ref="134TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>);</td></tr>
<tr><th id="614">614</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col6 decl" id="136I" title='I' data-type='const MCPhysReg *' data-ref="136I">I</dfn> = <a class="local col5 ref" href="#135CSR" title='CSR' data-ref="135CSR">CSR</a>; *<a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>; ++<a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>)</td></tr>
<tr><th id="615">615</th><td>      <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col6 ref" href="#136I" title='I' data-ref="136I">I</a>);</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>    <i>// Zero value represents the end of the register list</i></td></tr>
<tr><th id="618">618</th><td><i>    // (no more registers should be pushed).</i></td></tr>
<tr><th id="619">619</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized" title='llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized' data-ref="llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized">IsUpdatedCSRsInitialized</a> = <b>true</b>;</td></tr>
<tr><th id="622">622</th><td>  }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <i>// Remove the register (and its aliases from the list).</i></td></tr>
<tr><th id="625">625</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col7 decl" id="137AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="137AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col3 ref" href="#133Reg" title='Reg' data-ref="133Reg">Reg</a>, <a class="local col4 ref" href="#134TRI" title='TRI' data-ref="134TRI">TRI</a>, <b>true</b>); <a class="local col7 ref" href="#137AI" title='AI' data-ref="137AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col7 ref" href="#137AI" title='AI' data-ref="137AI">AI</a>)</td></tr>
<tr><th id="626">626</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorES4_" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorES4_">erase</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6removeT_S_RKT0_" title='std::remove' data-ref="_ZSt6removeT_S_RKT0_">remove</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#137AI" title='AI' data-ref="137AI">AI</a>),</td></tr>
<tr><th id="627">627</th><td>                      <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="628">628</th><td>}</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</dfn>() <em>const</em> {</td></tr>
<tr><th id="631">631</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized" title='llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized' data-ref="llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized">IsUpdatedCSRsInitialized</a>)</td></tr>
<tr><th id="632">632</th><td>    <b>return</b> <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4dataEv" title='llvm::SmallVectorTemplateCommon::data' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4dataEv">data</a>();</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>);</td></tr>
<tr><th id="635">635</th><td>}</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo18setCalleeSavedRegsENS_8ArrayRefItEE" title='llvm::MachineRegisterInfo::setCalleeSavedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18setCalleeSavedRegsENS_8ArrayRefItEE">setCalleeSavedRegs</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col8 decl" id="138CSRs" title='CSRs' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="138CSRs">CSRs</dfn>) {</td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized" title='llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized' data-ref="llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized">IsUpdatedCSRsInitialized</a>)</td></tr>
<tr><th id="639">639</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="139Reg" title='Reg' data-type='MCPhysReg' data-ref="139Reg">Reg</dfn> : <a class="local col8 ref" href="#138CSRs" title='CSRs' data-ref="138CSRs">CSRs</a>)</td></tr>
<tr><th id="642">642</th><td>    <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#139Reg" title='Reg' data-ref="139Reg">Reg</a>);</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  <i>// Zero value represents the end of the register list</i></td></tr>
<tr><th id="645">645</th><td><i>  // (no more registers should be pushed).</i></td></tr>
<tr><th id="646">646</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="647">647</th><td>  <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized" title='llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized' data-ref="llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized">IsUpdatedCSRsInitialized</a> = <b>true</b>;</td></tr>
<tr><th id="648">648</th><td>}</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo17isReservedRegUnitEj" title='llvm::MachineRegisterInfo::isReservedRegUnit' data-ref="_ZNK4llvm19MachineRegisterInfo17isReservedRegUnitEj">isReservedRegUnit</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="140Unit" title='Unit' data-type='unsigned int' data-ref="140Unit">Unit</dfn>) <em>const</em> {</td></tr>
<tr><th id="651">651</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="141TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="141TRI">TRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="652">652</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="local col2 decl" id="142Root" title='Root' data-type='llvm::MCRegUnitRootIterator' data-ref="142Root">Root</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col0 ref" href="#140Unit" title='Unit' data-ref="140Unit">Unit</a>, <a class="local col1 ref" href="#141TRI" title='TRI' data-ref="141TRI">TRI</a>); <a class="local col2 ref" href="#142Root" title='Root' data-ref="142Root">Root</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col2 ref" href="#142Root" title='Root' data-ref="142Root">Root</a>) {</td></tr>
<tr><th id="653">653</th><td>    <em>bool</em> <dfn class="local col3 decl" id="143IsRootReserved" title='IsRootReserved' data-type='bool' data-ref="143IsRootReserved">IsRootReserved</dfn> = <b>true</b>;</td></tr>
<tr><th id="654">654</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col4 decl" id="144Super" title='Super' data-type='llvm::MCSuperRegIterator' data-ref="144Super">Super</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="local col2 ref" href="#142Root" title='Root' data-ref="142Root">Root</a>, <a class="local col1 ref" href="#141TRI" title='TRI' data-ref="141TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="655">655</th><td>         <a class="local col4 ref" href="#144Super" title='Super' data-ref="144Super">Super</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#144Super" title='Super' data-ref="144Super">Super</a>) {</td></tr>
<tr><th id="656">656</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="145Reg" title='Reg' data-type='unsigned int' data-ref="145Reg">Reg</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#144Super" title='Super' data-ref="144Super">Super</a>;</td></tr>
<tr><th id="657">657</th><td>      <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col5 ref" href="#145Reg" title='Reg' data-ref="145Reg">Reg</a>)) {</td></tr>
<tr><th id="658">658</th><td>        <a class="local col3 ref" href="#143IsRootReserved" title='IsRootReserved' data-ref="143IsRootReserved">IsRootReserved</a> = <b>false</b>;</td></tr>
<tr><th id="659">659</th><td>        <b>break</b>;</td></tr>
<tr><th id="660">660</th><td>      }</td></tr>
<tr><th id="661">661</th><td>    }</td></tr>
<tr><th id="662">662</th><td>    <b>if</b> (<a class="local col3 ref" href="#143IsRootReserved" title='IsRootReserved' data-ref="143IsRootReserved">IsRootReserved</a>)</td></tr>
<tr><th id="663">663</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="664">664</th><td>  }</td></tr>
<tr><th id="665">665</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="666">666</th><td>}</td></tr>
<tr><th id="667">667</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
