{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1453053930383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1453053930391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 10:05:30 2016 " "Processing started: Sun Jan 17 10:05:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1453053930391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053930391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fibonacci -c Fibonacci " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fibonacci -c Fibonacci" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053930391 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1453053931468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fibonacci " "Found entity 1: Fibonacci" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1453053950302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fibonacci_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fibonacci_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fibonacci_calculator " "Found entity 1: tb_fibonacci_calculator" {  } { { "tb_fibonacci_calculator.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/tb_fibonacci_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1453053950308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950308 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "fibo_out packed Fibonacci.v(18) " "Verilog HDL Port Declaration warning at Fibonacci.v(18): port declaration for \"fibo_out\" declares packed dimensions but the data type declaration does not" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 18 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1453053950309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fibo_out Fibonacci.v(15) " "HDL info at Fibonacci.v(15): see declaration for object \"fibo_out\"" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1453053950309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fibonacci " "Elaborating entity \"Fibonacci\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1453053950383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fibonacci.v(32) " "Verilog HDL assignment warning at Fibonacci.v(32): truncated value with size 32 to match size of target (1)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453053950385 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fibonacci.v(34) " "Verilog HDL assignment warning at Fibonacci.v(34): truncated value with size 32 to match size of target (1)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453053950386 "|Fibonacci"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_s Fibonacci.v(37) " "Verilog HDL Always Construct warning at Fibonacci.v(37): variable \"input_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1453053950386 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fibonacci.v(40) " "Verilog HDL assignment warning at Fibonacci.v(40): truncated value with size 32 to match size of target (1)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453053950386 "|Fibonacci"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_s Fibonacci.v(42) " "Verilog HDL Always Construct warning at Fibonacci.v(42): variable \"input_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1453053950386 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fibonacci.v(45) " "Verilog HDL assignment warning at Fibonacci.v(45): truncated value with size 32 to match size of target (1)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453053950387 "|Fibonacci"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f0 Fibonacci.v(49) " "Verilog HDL Always Construct warning at Fibonacci.v(49): variable \"f0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1453053950387 "|Fibonacci"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f1 Fibonacci.v(49) " "Verilog HDL Always Construct warning at Fibonacci.v(49): variable \"f1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1453053950387 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Fibonacci.v(49) " "Verilog HDL assignment warning at Fibonacci.v(49): truncated value with size 16 to match size of target (1)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453053950387 "|Fibonacci"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "f1 Fibonacci.v(50) " "Verilog HDL Always Construct warning at Fibonacci.v(50): variable \"f1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1453053950387 "|Fibonacci"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_s Fibonacci.v(52) " "Verilog HDL Always Construct warning at Fibonacci.v(52): variable \"input_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1453053950388 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fibonacci.v(54) " "Verilog HDL assignment warning at Fibonacci.v(54): truncated value with size 32 to match size of target (1)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453053950388 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fibonacci.v(57) " "Verilog HDL assignment warning at Fibonacci.v(57): truncated value with size 32 to match size of target (1)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453053950388 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fibo_out Fibonacci.v(28) " "Verilog HDL Always Construct warning at Fibonacci.v(28): inferring latch(es) for variable \"fibo_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1453053950389 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f0 Fibonacci.v(28) " "Verilog HDL Always Construct warning at Fibonacci.v(28): inferring latch(es) for variable \"f0\", which holds its previous value in one or more paths through the always construct" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1453053950389 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f1 Fibonacci.v(28) " "Verilog HDL Always Construct warning at Fibonacci.v(28): inferring latch(es) for variable \"f1\", which holds its previous value in one or more paths through the always construct" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1453053950389 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fibonacci.v(66) " "Verilog HDL assignment warning at Fibonacci.v(66): truncated value with size 32 to match size of target (1)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453053950390 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Fibonacci.v(67) " "Verilog HDL assignment warning at Fibonacci.v(67): truncated value with size 32 to match size of target (1)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1453053950390 "|Fibonacci"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done Fibonacci.v(63) " "Verilog HDL Always Construct warning at Fibonacci.v(63): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1453053950390 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done Fibonacci.v(63) " "Inferred latch for \"done\" at Fibonacci.v(63)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950392 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[0\] Fibonacci.v(28) " "Inferred latch for \"f1\[0\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950393 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[1\] Fibonacci.v(28) " "Inferred latch for \"f1\[1\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950393 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[2\] Fibonacci.v(28) " "Inferred latch for \"f1\[2\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950393 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[3\] Fibonacci.v(28) " "Inferred latch for \"f1\[3\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950393 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[4\] Fibonacci.v(28) " "Inferred latch for \"f1\[4\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950393 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[5\] Fibonacci.v(28) " "Inferred latch for \"f1\[5\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950393 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[6\] Fibonacci.v(28) " "Inferred latch for \"f1\[6\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950394 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[7\] Fibonacci.v(28) " "Inferred latch for \"f1\[7\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950394 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[8\] Fibonacci.v(28) " "Inferred latch for \"f1\[8\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950394 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[9\] Fibonacci.v(28) " "Inferred latch for \"f1\[9\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950394 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[10\] Fibonacci.v(28) " "Inferred latch for \"f1\[10\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950394 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[11\] Fibonacci.v(28) " "Inferred latch for \"f1\[11\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950395 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[12\] Fibonacci.v(28) " "Inferred latch for \"f1\[12\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950395 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[13\] Fibonacci.v(28) " "Inferred latch for \"f1\[13\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950395 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[14\] Fibonacci.v(28) " "Inferred latch for \"f1\[14\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950395 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f1\[15\] Fibonacci.v(28) " "Inferred latch for \"f1\[15\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950395 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[0\] Fibonacci.v(28) " "Inferred latch for \"f0\[0\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950395 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[1\] Fibonacci.v(28) " "Inferred latch for \"f0\[1\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950396 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[2\] Fibonacci.v(28) " "Inferred latch for \"f0\[2\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950396 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[3\] Fibonacci.v(28) " "Inferred latch for \"f0\[3\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950396 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[4\] Fibonacci.v(28) " "Inferred latch for \"f0\[4\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950396 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[5\] Fibonacci.v(28) " "Inferred latch for \"f0\[5\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950396 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[6\] Fibonacci.v(28) " "Inferred latch for \"f0\[6\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950397 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[7\] Fibonacci.v(28) " "Inferred latch for \"f0\[7\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950397 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[8\] Fibonacci.v(28) " "Inferred latch for \"f0\[8\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950397 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[9\] Fibonacci.v(28) " "Inferred latch for \"f0\[9\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950397 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[10\] Fibonacci.v(28) " "Inferred latch for \"f0\[10\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950397 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[11\] Fibonacci.v(28) " "Inferred latch for \"f0\[11\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950397 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[12\] Fibonacci.v(28) " "Inferred latch for \"f0\[12\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950398 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[13\] Fibonacci.v(28) " "Inferred latch for \"f0\[13\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950398 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[14\] Fibonacci.v(28) " "Inferred latch for \"f0\[14\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950398 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f0\[15\] Fibonacci.v(28) " "Inferred latch for \"f0\[15\]\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950398 "|Fibonacci"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fibo_out Fibonacci.v(28) " "Inferred latch for \"fibo_out\" at Fibonacci.v(28)" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053950398 "|Fibonacci"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "Fibonacci.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/Fibonacci/Fibonacci.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1453053953467 "|Fibonacci|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1453053953467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1453053953853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1453053955708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1453053955708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1453053956832 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1453053956832 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1453053956832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1453053956832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1453053956867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 10:05:56 2016 " "Processing ended: Sun Jan 17 10:05:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1453053956867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1453053956867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1453053956867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1453053956867 ""}
