-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    s_axis_video1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axis_video1_TVALID : IN STD_LOGIC;
    s_axis_video1_TREADY : OUT STD_LOGIC;
    s_axis_video1_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    s_axis_video1_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    s_axis_video1_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    srcLayer1_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    srcLayer1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    srcLayer1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    srcLayer1_full_n : IN STD_LOGIC;
    srcLayer1_write : OUT STD_LOGIC;
    srcLayer1Alpha_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    srcLayer1Alpha_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    srcLayer1Alpha_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    srcLayer1Alpha_full_n : IN STD_LOGIC;
    srcLayer1Alpha_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read1_c_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_read1_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    p_read1_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    p_read1_c_full_n : IN STD_LOGIC;
    p_read1_c_write : OUT STD_LOGIC;
    p_read1_c52_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_read1_c52_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    p_read1_c52_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    p_read1_c52_full_n : IN STD_LOGIC;
    p_read1_c52_write : OUT STD_LOGIC;
    HwReg_layerWidth_1_c53_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerWidth_1_c53_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_layerWidth_1_c53_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_layerWidth_1_c53_full_n : IN STD_LOGIC;
    HwReg_layerWidth_1_c53_write : OUT STD_LOGIC;
    HwReg_layerWidth_1_c57_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerWidth_1_c57_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_layerWidth_1_c57_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_layerWidth_1_c57_full_n : IN STD_LOGIC;
    HwReg_layerWidth_1_c57_write : OUT STD_LOGIC;
    HwReg_layerHeight_1_c58_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerHeight_1_c58_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_layerHeight_1_c58_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_layerHeight_1_c58_full_n : IN STD_LOGIC;
    HwReg_layerHeight_1_c58_write : OUT STD_LOGIC;
    HwReg_layerHeight_1_c62_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    HwReg_layerHeight_1_c62_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_layerHeight_1_c62_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_layerHeight_1_c62_full_n : IN STD_LOGIC;
    HwReg_layerHeight_1_c62_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal p_read1_c_blk_n : STD_LOGIC;
    signal p_read1_c52_blk_n : STD_LOGIC;
    signal HwReg_layerWidth_1_c53_blk_n : STD_LOGIC;
    signal HwReg_layerWidth_1_c57_blk_n : STD_LOGIC;
    signal HwReg_layerHeight_1_c58_blk_n : STD_LOGIC;
    signal HwReg_layerHeight_1_c62_blk_n : STD_LOGIC;
    signal p_read_20_read_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reg_unsigned_short_s_fu_318_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal rows_reg_416 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_reg_unsigned_short_s_fu_324_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal cols_reg_421 : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp8377_i_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8377_i_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_5_fu_360_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_5_reg_461 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_done : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_idle : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_ready : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_s_axis_video1_TREADY : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_done : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_idle : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_ready : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1_write : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1Alpha_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1Alpha_write : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_s_axis_video1_TREADY : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_axi_data_V_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_axi_data_V_3_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_done : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_idle : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_ready : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_data_V_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_data_V_5_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_last_V_5_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_last_V_5_out_ap_vld : STD_LOGIC;
    signal grp_reg_unsigned_short_s_fu_318_d : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_unsigned_short_s_fu_324_d : STD_LOGIC_VECTOR (9 downto 0);
    signal axi_last_V_2_reg_192 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal axi_data_2_lcssa_i_reg_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln2956_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_last_2_lcssa_i_reg_212 : STD_LOGIC_VECTOR (0 downto 0);
    signal eol_0_lcssa_i_reg_223 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal axi_data_V_2_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal axi_last_V_5_loc_fu_98 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_114 : STD_LOGIC_VECTOR (9 downto 0);
    signal sof_fu_122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_video1_TVALID : IN STD_LOGIC;
        s_axis_video1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        s_axis_video1_TREADY : OUT STD_LOGIC;
        s_axis_video1_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        s_axis_video1_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        s_axis_video1_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_data_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        axi_data_V_out_ap_vld : OUT STD_LOGIC;
        axi_last_V_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_video1_TVALID : IN STD_LOGIC;
        srcLayer1_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        srcLayer1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        srcLayer1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        srcLayer1_full_n : IN STD_LOGIC;
        srcLayer1_write : OUT STD_LOGIC;
        srcLayer1Alpha_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        srcLayer1Alpha_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        srcLayer1Alpha_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        srcLayer1Alpha_full_n : IN STD_LOGIC;
        srcLayer1Alpha_write : OUT STD_LOGIC;
        sof_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_data_V_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (9 downto 0);
        s_axis_video1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        s_axis_video1_TREADY : OUT STD_LOGIC;
        s_axis_video1_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        s_axis_video1_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        s_axis_video1_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        eol_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        eol_out_ap_vld : OUT STD_LOGIC;
        axi_data_V_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        axi_data_V_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_video1_TVALID : IN STD_LOGIC;
        axi_data_2_lcssa_i : IN STD_LOGIC_VECTOR (31 downto 0);
        axi_last_2_lcssa_i : IN STD_LOGIC_VECTOR (0 downto 0);
        eol_0_lcssa_i : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        s_axis_video1_TREADY : OUT STD_LOGIC;
        s_axis_video1_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        s_axis_video1_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        s_axis_video1_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_data_V_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        axi_data_V_5_out_ap_vld : OUT STD_LOGIC;
        axi_last_V_5_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_5_out_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_mix_0_0_reg_unsigned_short_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235 : component design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start,
        ap_done => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_done,
        ap_idle => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_idle,
        ap_ready => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_ready,
        s_axis_video1_TVALID => s_axis_video1_TVALID,
        s_axis_video1_TDATA => s_axis_video1_TDATA,
        s_axis_video1_TREADY => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_s_axis_video1_TREADY,
        s_axis_video1_TKEEP => s_axis_video1_TKEEP,
        s_axis_video1_TSTRB => s_axis_video1_TSTRB,
        s_axis_video1_TUSER => s_axis_video1_TUSER,
        s_axis_video1_TLAST => s_axis_video1_TLAST,
        s_axis_video1_TID => s_axis_video1_TID,
        s_axis_video1_TDEST => s_axis_video1_TDEST,
        axi_data_V_out => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out,
        axi_data_V_out_ap_vld => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld,
        axi_last_V_out => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out,
        axi_last_V_out_ap_vld => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out_ap_vld);

    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255 : component design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start,
        ap_done => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_done,
        ap_idle => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_idle,
        ap_ready => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_ready,
        s_axis_video1_TVALID => s_axis_video1_TVALID,
        srcLayer1_din => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1_din,
        srcLayer1_num_data_valid => ap_const_lv2_0,
        srcLayer1_fifo_cap => ap_const_lv2_0,
        srcLayer1_full_n => srcLayer1_full_n,
        srcLayer1_write => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1_write,
        srcLayer1Alpha_din => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1Alpha_din,
        srcLayer1Alpha_num_data_valid => ap_const_lv5_0,
        srcLayer1Alpha_fifo_cap => ap_const_lv5_0,
        srcLayer1Alpha_full_n => srcLayer1Alpha_full_n,
        srcLayer1Alpha_write => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1Alpha_write,
        sof_5 => sof_fu_122,
        axi_last_V_2 => axi_last_V_2_reg_192,
        axi_data_V_2 => axi_data_V_2_fu_118,
        cols => cols_reg_421,
        s_axis_video1_TDATA => s_axis_video1_TDATA,
        s_axis_video1_TREADY => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_s_axis_video1_TREADY,
        s_axis_video1_TKEEP => s_axis_video1_TKEEP,
        s_axis_video1_TSTRB => s_axis_video1_TSTRB,
        s_axis_video1_TUSER => s_axis_video1_TUSER,
        s_axis_video1_TLAST => s_axis_video1_TLAST,
        s_axis_video1_TID => s_axis_video1_TID,
        s_axis_video1_TDEST => s_axis_video1_TDEST,
        eol_out => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out,
        eol_out_ap_vld => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out_ap_vld,
        axi_data_V_3_out => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_axi_data_V_3_out,
        axi_data_V_3_out_ap_vld => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_axi_data_V_3_out_ap_vld);

    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284 : component design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start,
        ap_done => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_done,
        ap_idle => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_idle,
        ap_ready => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_ready,
        s_axis_video1_TVALID => s_axis_video1_TVALID,
        axi_data_2_lcssa_i => axi_data_2_lcssa_i_reg_202,
        axi_last_2_lcssa_i => axi_last_2_lcssa_i_reg_212,
        eol_0_lcssa_i => eol_0_lcssa_i_reg_223,
        s_axis_video1_TDATA => s_axis_video1_TDATA,
        s_axis_video1_TREADY => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY,
        s_axis_video1_TKEEP => s_axis_video1_TKEEP,
        s_axis_video1_TSTRB => s_axis_video1_TSTRB,
        s_axis_video1_TUSER => s_axis_video1_TUSER,
        s_axis_video1_TLAST => s_axis_video1_TLAST,
        s_axis_video1_TID => s_axis_video1_TID,
        s_axis_video1_TDEST => s_axis_video1_TDEST,
        axi_data_V_5_out => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_data_V_5_out,
        axi_data_V_5_out_ap_vld => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_data_V_5_out_ap_vld,
        axi_last_V_5_out => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_last_V_5_out,
        axi_last_V_5_out_ap_vld => grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_last_V_5_out_ap_vld);

    grp_reg_unsigned_short_s_fu_318 : component design_1_v_mix_0_0_reg_unsigned_short_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_unsigned_short_s_fu_318_d,
        ap_return => grp_reg_unsigned_short_s_fu_318_ap_return);

    grp_reg_unsigned_short_s_fu_324 : component design_1_v_mix_0_0_reg_unsigned_short_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_unsigned_short_s_fu_324_d,
        ap_return => grp_reg_unsigned_short_s_fu_324_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln2956_fu_355_p2 = ap_const_lv1_1) or (p_read_20_read_fu_126_p2 = ap_const_lv1_0)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_ready = ap_const_logic_1)) then 
                    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (p_read_20_read_fu_126_p2 = ap_const_lv1_1))) then 
                    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_ready = ap_const_logic_1)) then 
                    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln2956_fu_355_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (cmp8377_i_reg_451 = ap_const_lv1_0) and (p_read_20_read_fu_126_p2 = ap_const_lv1_1))) then 
                    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_ready = ap_const_logic_1)) then 
                    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    axi_data_2_lcssa_i_reg_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2956_fu_355_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (cmp8377_i_reg_451 = ap_const_lv1_1) and (p_read_20_read_fu_126_p2 = ap_const_lv1_1))) then 
                axi_data_2_lcssa_i_reg_202 <= axi_data_V_2_fu_118;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (cmp8377_i_reg_451 = ap_const_lv1_0))) then 
                axi_data_2_lcssa_i_reg_202 <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_axi_data_V_3_out;
            end if; 
        end if;
    end process;

    axi_data_V_2_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_data_V_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                axi_data_V_2_fu_118 <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_data_V_5_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld = ap_const_logic_1))) then 
                axi_data_V_2_fu_118 <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out;
            end if; 
        end if;
    end process;

    axi_last_2_lcssa_i_reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2956_fu_355_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (cmp8377_i_reg_451 = ap_const_lv1_1) and (p_read_20_read_fu_126_p2 = ap_const_lv1_1))) then 
                axi_last_2_lcssa_i_reg_212 <= axi_last_V_2_reg_192;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (cmp8377_i_reg_451 = ap_const_lv1_0))) then 
                axi_last_2_lcssa_i_reg_212 <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out;
            end if; 
        end if;
    end process;

    axi_last_V_2_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                axi_last_V_2_reg_192 <= axi_last_V_5_loc_fu_98;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axi_last_V_2_reg_192 <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out;
            end if; 
        end if;
    end process;

    eol_0_lcssa_i_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln2956_fu_355_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (cmp8377_i_reg_451 = ap_const_lv1_1) and (p_read_20_read_fu_126_p2 = ap_const_lv1_1))) then 
                eol_0_lcssa_i_reg_223 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (cmp8377_i_reg_451 = ap_const_lv1_0))) then 
                eol_0_lcssa_i_reg_223 <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out;
            end if; 
        end if;
    end process;

    i_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (p_read_20_read_fu_126_p2 = ap_const_lv1_1))) then 
                i_fu_114 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i_fu_114 <= i_5_reg_461;
            end if; 
        end if;
    end process;

    sof_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (p_read_20_read_fu_126_p2 = ap_const_lv1_1))) then 
                sof_fu_122 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (cmp8377_i_reg_451 = ap_const_lv1_0))) then 
                sof_fu_122 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_last_V_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                axi_last_V_5_loc_fu_98 <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_axi_last_V_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                cmp8377_i_reg_451 <= cmp8377_i_fu_343_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cols_reg_421 <= grp_reg_unsigned_short_s_fu_324_ap_return;
                rows_reg_416 <= grp_reg_unsigned_short_s_fu_318_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (p_read_20_read_fu_126_p2 = ap_const_lv1_1))) then
                i_5_reg_461 <= i_5_fu_360_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_read1_c_full_n, p_read1_c52_full_n, HwReg_layerWidth_1_c53_full_n, HwReg_layerWidth_1_c57_full_n, HwReg_layerHeight_1_c58_full_n, HwReg_layerHeight_1_c62_full_n, p_read_20_read_fu_126_p2, ap_CS_fsm_state2, cmp8377_i_reg_451, ap_CS_fsm_state5, grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_done, grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_done, grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_done, icmp_ln2956_fu_355_p2, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((p_read1_c52_full_n = ap_const_logic_0) or (p_read1_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerHeight_1_c58_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c57_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c53_full_n) or (ap_const_logic_0 = HwReg_layerHeight_1_c62_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (p_read_20_read_fu_126_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln2956_fu_355_p2 = ap_const_lv1_1) or (p_read_20_read_fu_126_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln2956_fu_355_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (cmp8377_i_reg_451 = ap_const_lv1_1) and (p_read_20_read_fu_126_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;

    HwReg_layerHeight_1_c58_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerHeight_1_c58_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerHeight_1_c58_blk_n <= HwReg_layerHeight_1_c58_full_n;
        else 
            HwReg_layerHeight_1_c58_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerHeight_1_c58_din <= p_read;

    HwReg_layerHeight_1_c58_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_read1_c_full_n, p_read1_c52_full_n, HwReg_layerWidth_1_c53_full_n, HwReg_layerWidth_1_c57_full_n, HwReg_layerHeight_1_c58_full_n, HwReg_layerHeight_1_c62_full_n)
    begin
        if ((not(((p_read1_c52_full_n = ap_const_logic_0) or (p_read1_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerHeight_1_c58_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c57_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c53_full_n) or (ap_const_logic_0 = HwReg_layerHeight_1_c62_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerHeight_1_c58_write <= ap_const_logic_1;
        else 
            HwReg_layerHeight_1_c58_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_layerHeight_1_c62_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerHeight_1_c62_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerHeight_1_c62_blk_n <= HwReg_layerHeight_1_c62_full_n;
        else 
            HwReg_layerHeight_1_c62_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerHeight_1_c62_din <= p_read;

    HwReg_layerHeight_1_c62_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_read1_c_full_n, p_read1_c52_full_n, HwReg_layerWidth_1_c53_full_n, HwReg_layerWidth_1_c57_full_n, HwReg_layerHeight_1_c58_full_n, HwReg_layerHeight_1_c62_full_n)
    begin
        if ((not(((p_read1_c52_full_n = ap_const_logic_0) or (p_read1_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerHeight_1_c58_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c57_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c53_full_n) or (ap_const_logic_0 = HwReg_layerHeight_1_c62_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerHeight_1_c62_write <= ap_const_logic_1;
        else 
            HwReg_layerHeight_1_c62_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_layerWidth_1_c53_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerWidth_1_c53_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerWidth_1_c53_blk_n <= HwReg_layerWidth_1_c53_full_n;
        else 
            HwReg_layerWidth_1_c53_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerWidth_1_c53_din <= p_read1;

    HwReg_layerWidth_1_c53_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_read1_c_full_n, p_read1_c52_full_n, HwReg_layerWidth_1_c53_full_n, HwReg_layerWidth_1_c57_full_n, HwReg_layerHeight_1_c58_full_n, HwReg_layerHeight_1_c62_full_n)
    begin
        if ((not(((p_read1_c52_full_n = ap_const_logic_0) or (p_read1_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerHeight_1_c58_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c57_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c53_full_n) or (ap_const_logic_0 = HwReg_layerHeight_1_c62_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerWidth_1_c53_write <= ap_const_logic_1;
        else 
            HwReg_layerWidth_1_c53_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_layerWidth_1_c57_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, HwReg_layerWidth_1_c57_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerWidth_1_c57_blk_n <= HwReg_layerWidth_1_c57_full_n;
        else 
            HwReg_layerWidth_1_c57_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_layerWidth_1_c57_din <= p_read1;

    HwReg_layerWidth_1_c57_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_read1_c_full_n, p_read1_c52_full_n, HwReg_layerWidth_1_c53_full_n, HwReg_layerWidth_1_c57_full_n, HwReg_layerHeight_1_c58_full_n, HwReg_layerHeight_1_c62_full_n)
    begin
        if ((not(((p_read1_c52_full_n = ap_const_logic_0) or (p_read1_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerHeight_1_c58_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c57_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c53_full_n) or (ap_const_logic_0 = HwReg_layerHeight_1_c62_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_layerWidth_1_c57_write <= ap_const_logic_1;
        else 
            HwReg_layerWidth_1_c57_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, p_read1_c_full_n, p_read1_c52_full_n, HwReg_layerWidth_1_c53_full_n, HwReg_layerWidth_1_c57_full_n, HwReg_layerHeight_1_c58_full_n, HwReg_layerHeight_1_c62_full_n)
    begin
        if (((p_read1_c52_full_n = ap_const_logic_0) or (p_read1_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerHeight_1_c58_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c57_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c53_full_n) or (ap_const_logic_0 = HwReg_layerHeight_1_c62_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_done)
    begin
        if ((grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_done)
    begin
        if ((grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_done)
    begin
        if ((grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, p_read1_c_full_n, p_read1_c52_full_n, HwReg_layerWidth_1_c53_full_n, HwReg_layerWidth_1_c57_full_n, HwReg_layerHeight_1_c58_full_n, HwReg_layerHeight_1_c62_full_n)
    begin
                ap_block_state1 <= ((p_read1_c52_full_n = ap_const_logic_0) or (p_read1_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerHeight_1_c58_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c57_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c53_full_n) or (ap_const_logic_0 = HwReg_layerHeight_1_c62_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, p_read_20_read_fu_126_p2, ap_CS_fsm_state5, icmp_ln2956_fu_355_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln2956_fu_355_p2 = ap_const_lv1_1) or (p_read_20_read_fu_126_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    cmp8377_i_fu_343_p2 <= "1" when (cols_reg_421 = ap_const_lv10_0) else "0";
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg;
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg;
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg;
    grp_reg_unsigned_short_s_fu_318_d <= p_read(10 - 1 downto 0);
    grp_reg_unsigned_short_s_fu_324_d <= p_read1(10 - 1 downto 0);
    i_5_fu_360_p2 <= std_logic_vector(unsigned(i_fu_114) + unsigned(ap_const_lv10_1));
    icmp_ln2956_fu_355_p2 <= "1" when (i_fu_114 = rows_reg_416) else "0";

    internal_ap_ready_assign_proc : process(p_read_20_read_fu_126_p2, ap_CS_fsm_state5, icmp_ln2956_fu_355_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln2956_fu_355_p2 = ap_const_lv1_1) or (p_read_20_read_fu_126_p2 = ap_const_lv1_0)))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    p_read1_c52_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_read1_c52_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_read1_c52_blk_n <= p_read1_c52_full_n;
        else 
            p_read1_c52_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_read1_c52_din <= p_read12;

    p_read1_c52_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_read1_c_full_n, p_read1_c52_full_n, HwReg_layerWidth_1_c53_full_n, HwReg_layerWidth_1_c57_full_n, HwReg_layerHeight_1_c58_full_n, HwReg_layerHeight_1_c62_full_n)
    begin
        if ((not(((p_read1_c52_full_n = ap_const_logic_0) or (p_read1_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerHeight_1_c58_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c57_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c53_full_n) or (ap_const_logic_0 = HwReg_layerHeight_1_c62_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_read1_c52_write <= ap_const_logic_1;
        else 
            p_read1_c52_write <= ap_const_logic_0;
        end if; 
    end process;


    p_read1_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_read1_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_read1_c_blk_n <= p_read1_c_full_n;
        else 
            p_read1_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_read1_c_din <= p_read12;

    p_read1_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_read1_c_full_n, p_read1_c52_full_n, HwReg_layerWidth_1_c53_full_n, HwReg_layerWidth_1_c57_full_n, HwReg_layerHeight_1_c58_full_n, HwReg_layerHeight_1_c62_full_n)
    begin
        if ((not(((p_read1_c52_full_n = ap_const_logic_0) or (p_read1_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = HwReg_layerHeight_1_c58_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c57_full_n) or (ap_const_logic_0 = HwReg_layerWidth_1_c53_full_n) or (ap_const_logic_0 = HwReg_layerHeight_1_c62_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_read1_c_write <= ap_const_logic_1;
        else 
            p_read1_c_write <= ap_const_logic_0;
        end if; 
    end process;

    p_read_20_read_fu_126_p2 <= p_read12;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    s_axis_video1_TREADY_assign_proc : process(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_s_axis_video1_TREADY, grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_s_axis_video1_TREADY, grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            s_axis_video1_TREADY <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            s_axis_video1_TREADY <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_s_axis_video1_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            s_axis_video1_TREADY <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_s_axis_video1_TREADY;
        else 
            s_axis_video1_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    srcLayer1Alpha_din <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1Alpha_din;

    srcLayer1Alpha_write_assign_proc : process(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1Alpha_write, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            srcLayer1Alpha_write <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1Alpha_write;
        else 
            srcLayer1Alpha_write <= ap_const_logic_0;
        end if; 
    end process;

    srcLayer1_din <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1_din;

    srcLayer1_write_assign_proc : process(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1_write, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            srcLayer1_write <= grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_srcLayer1_write;
        else 
            srcLayer1_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
