##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CSYNC_IN(0)_PAD
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for Clock_3
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_3:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.6::Critical Path Report for (CSYNC_IN(0)_PAD:R vs. CSYNC_IN(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CSYNC_IN(0)_PAD  | Frequency: 79.89 MHz  | Target: 100.00 MHz  | 
Clock: Clock_1          | Frequency: 60.37 MHz  | Target: 1.00 MHz    | 
Clock: Clock_2          | Frequency: 48.75 MHz  | Target: 24.00 MHz   | 
Clock: Clock_3          | Frequency: 49.26 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK        | Frequency: 62.85 MHz  | Target: 24.00 MHz   | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK     | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT        | N/A                   | Target: 24.00 MHz   | 
Clock: UART_IntClock    | Frequency: 54.83 MHz  | Target: 0.92 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CSYNC_IN(0)_PAD  CSYNC_IN(0)_PAD  10000            -2518       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          1e+006           983436      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          41666.7          21152       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_2          41666.7          21365       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_IntClock    41666.7          25756       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1065095     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase   
---------------  ------------  -----------------  
HE(0)_PAD        22679         Clock_1:R          
VSYNC_IN(0)_PAD  4201          CSYNC_IN(0)_PAD:R  


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
SERVO(0)_PAD  23796         Clock_1:R         
Tx_1(0)_PAD   29075         UART_IntClock:R   
motor(0)_PAD  24291         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CSYNC_IN(0)_PAD
*********************************************
Clock: CSYNC_IN(0)_PAD
Frequency: 79.89 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_7/main_4
Capture Clock  : Net_5962_7/clock_0
Path slack     : -2518p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13332
+ Data path delay                        9004
-------------------------------------   ----- 
End-of-path arrival time (ps)           22337
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  14582  -2518  RISE       1
Net_5962_7/main_4  macrocell45   7754  22337  -2518  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 60.37 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13054
-------------------------------------   ----- 
End-of-path arrival time (ps)           13054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capture_last\/q         macrocell16   1250   1250  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2  macrocell1    3619   4869  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q       macrocell1    3350   8219  983436  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_0   macrocell19   4835  13054  983436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 48.75 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21152p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17385
-------------------------------------   ----- 
End-of-path arrival time (ps)           17385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      7467   8717  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  12067  21152  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   5318  17385  21152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 49.26 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[2]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21365p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16071
-------------------------------------   ----- 
End-of-path arrival time (ps)           16071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[2]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[2]:INST\/out                    synccell         1020   1020  21365  RISE       1
Net_3791/main_2                                 macrocell13      3628   4648  21365  RISE       1
Net_3791/q                                      macrocell13      3350   7998  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   2944  10941  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  16071  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  16071  21365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.85 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25756p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12440
-------------------------------------   ----- 
End-of-path arrival time (ps)           12440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2105   2105  25756  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      4675   6780  25756  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10130  25756  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2310  12440  25756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 54.83 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065095p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12878
-------------------------------------   ----- 
End-of-path arrival time (ps)           12878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell29   1250   1250  1065095  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8    5380   6630  1065095  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350   9980  1065095  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2898  12878  1065095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25756p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12440
-------------------------------------   ----- 
End-of-path arrival time (ps)           12440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2105   2105  25756  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      4675   6780  25756  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10130  25756  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2310  12440  25756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21152p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17385
-------------------------------------   ----- 
End-of-path arrival time (ps)           17385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      7467   8717  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  12067  21152  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   5318  17385  21152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1


5.3::Critical Path Report for (Clock_3:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[2]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21365p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16071
-------------------------------------   ----- 
End-of-path arrival time (ps)           16071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[2]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[2]:INST\/out                    synccell         1020   1020  21365  RISE       1
Net_3791/main_2                                 macrocell13      3628   4648  21365  RISE       1
Net_3791/q                                      macrocell13      3350   7998  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   2944  10941  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  16071  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  16071  21365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13054
-------------------------------------   ----- 
End-of-path arrival time (ps)           13054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capture_last\/q         macrocell16   1250   1250  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2  macrocell1    3619   4869  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q       macrocell1    3350   8219  983436  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_0   macrocell19   4835  13054  983436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1


5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065095p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12878
-------------------------------------   ----- 
End-of-path arrival time (ps)           12878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell29   1250   1250  1065095  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8    5380   6630  1065095  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350   9980  1065095  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2898  12878  1065095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.6::Critical Path Report for (CSYNC_IN(0)_PAD:R vs. CSYNC_IN(0)_PAD:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_7/main_4
Capture Clock  : Net_5962_7/clock_0
Path slack     : -2518p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13332
+ Data path delay                        9004
-------------------------------------   ----- 
End-of-path arrival time (ps)           22337
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  14582  -2518  RISE       1
Net_5962_7/main_4  macrocell45   7754  22337  -2518  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_7/main_4
Capture Clock  : Net_5962_7/clock_0
Path slack     : -2518p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13332
+ Data path delay                        9004
-------------------------------------   ----- 
End-of-path arrival time (ps)           22337
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  14582  -2518  RISE       1
Net_5962_7/main_4  macrocell45   7754  22337  -2518  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_4/main_1
Capture Clock  : Net_5962_4/clock_0
Path slack     : -1157p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      13332
+ Data path delay                        7647
-------------------------------------   ----- 
End-of-path arrival time (ps)           20980
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  14582  -2518  RISE       1
Net_5962_4/main_1  macrocell48   6397  20980  -1157  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_6/main_3
Capture Clock  : Net_5962_6/clock_0
Path slack     : -1141p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13332
+ Data path delay                        7628
-------------------------------------   ----- 
End-of-path arrival time (ps)           20960
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  14582  -2518  RISE       1
Net_5962_6/main_3  macrocell46   6378  20960  -1141  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   5941  13329  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_5/main_5
Capture Clock  : Net_5962_5/clock_0
Path slack     : -941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        6452
-------------------------------------   ----- 
End-of-path arrival time (ps)           20763
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  15561   -941  RISE       1
Net_5962_5/main_5  macrocell47   5202  20763   -941  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   5944  13332  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_6/main_6
Capture Clock  : Net_5962_6/clock_0
Path slack     : -940p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        6449
-------------------------------------   ----- 
End-of-path arrival time (ps)           20760
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  15561   -941  RISE       1
Net_5962_6/main_6  macrocell46   5199  20760   -940  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   5941  13329  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_4/main_4
Capture Clock  : Net_5962_4/clock_0
Path slack     : -916p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        6427
-------------------------------------   ----- 
End-of-path arrival time (ps)           20738
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  15561   -941  RISE       1
Net_5962_4/main_4  macrocell48   5177  20738   -916  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_5/main_3
Capture Clock  : Net_5962_5/clock_0
Path slack     : -844p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      14315
+ Data path delay                        6351
-------------------------------------   ----- 
End-of-path arrival time (ps)           20666
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6927  14315  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15565   -844  RISE       1
Net_5962_5/main_3  macrocell47   5101  20666   -844  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   5944  13332  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_6/main_4
Capture Clock  : Net_5962_6/clock_0
Path slack     : -268p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      14315
+ Data path delay                        5772
-------------------------------------   ----- 
End-of-path arrival time (ps)           20087
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6927  14315  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15565   -844  RISE       1
Net_5962_6/main_4  macrocell46   4522  20087   -268  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   5941  13329  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_4/main_2
Capture Clock  : Net_5962_4/clock_0
Path slack     : -241p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      14315
+ Data path delay                        5749
-------------------------------------   ----- 
End-of-path arrival time (ps)           20064
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6927  14315  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15565   -844  RISE       1
Net_5962_4/main_2  macrocell48   4499  20064   -241  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_2/main_3
Capture Clock  : Net_5962_2/clock_0
Path slack     : -204p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14311
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20801

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        7676
-------------------------------------   ----- 
End-of-path arrival time (ps)           21005
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14579   -204  RISE       1
Net_5962_2/main_3  macrocell50   6426  21005   -204  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6923  14311  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_3/main_4
Capture Clock  : Net_5962_3/clock_0
Path slack     : -189p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14315
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20805

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        7665
-------------------------------------   ----- 
End-of-path arrival time (ps)           20994
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14579   -204  RISE       1
Net_5962_3/main_4  macrocell49   6415  20994   -189  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6927  14315  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_7/main_5
Capture Clock  : Net_5962_7/clock_0
Path slack     : -93p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      14315
+ Data path delay                        5597
-------------------------------------   ----- 
End-of-path arrival time (ps)           19912
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6927  14315  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15565   -844  RISE       1
Net_5962_7/main_5  macrocell45   4347  19912    -93  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_5/main_1
Capture Clock  : Net_5962_5/clock_0
Path slack     : -88p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      13332
+ Data path delay                        6578
-------------------------------------   ----- 
End-of-path arrival time (ps)           19910
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   5944  13332  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  14582    -88  RISE       1
Net_5962_5/main_1  macrocell47   5328  19910    -88  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   5944  13332  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_6/main_5
Capture Clock  : Net_5962_6/clock_0
Path slack     : -59p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        5567
-------------------------------------   ----- 
End-of-path arrival time (ps)           19878
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15561    -59  RISE       1
Net_5962_6/main_5  macrocell46   4317  19878    -59  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   5941  13329  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_5/main_4
Capture Clock  : Net_5962_5/clock_0
Path slack     : -58p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        5570
-------------------------------------   ----- 
End-of-path arrival time (ps)           19881
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15561    -59  RISE       1
Net_5962_5/main_4  macrocell47   4320  19881    -58  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   5944  13332  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_7/main_6
Capture Clock  : Net_5962_7/clock_0
Path slack     : -31p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        5539
-------------------------------------   ----- 
End-of-path arrival time (ps)           19850
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15561    -59  RISE       1
Net_5962_7/main_6  macrocell45   4289  19850    -31  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_4/main_3
Capture Clock  : Net_5962_4/clock_0
Path slack     : -30p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        5541
-------------------------------------   ----- 
End-of-path arrival time (ps)           19853
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15561    -59  RISE       1
Net_5962_4/main_3  macrocell48   4291  19853    -30  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_5/main_2
Capture Clock  : Net_5962_5/clock_0
Path slack     : 501p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      13332
+ Data path delay                        5989
-------------------------------------   ----- 
End-of-path arrival time (ps)           19322
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  14582  -2518  RISE       1
Net_5962_5/main_2  macrocell47   4739  19322    501  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   5944  13332  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_1/main_2
Capture Clock  : Net_5962_1/clock_0
Path slack     : 642p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14311
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20801

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        6830
-------------------------------------   ----- 
End-of-path arrival time (ps)           20160
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14579   -204  RISE       1
Net_5962_1/main_2  macrocell51   5580  20160    642  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6923  14311  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_6/main_2
Capture Clock  : Net_5962_6/clock_0
Path slack     : 839p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13332
+ Data path delay                        5648
-------------------------------------   ----- 
End-of-path arrival time (ps)           18980
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   5944  13332  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  14582    -88  RISE       1
Net_5962_6/main_2  macrocell46   4398  18980    839  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   5941  13329  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_7/main_3
Capture Clock  : Net_5962_7/clock_0
Path slack     : 844p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13332
+ Data path delay                        5643
-------------------------------------   ----- 
End-of-path arrival time (ps)           18975
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   5944  13332  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  14582    -88  RISE       1
Net_5962_7/main_3  macrocell45   4393  18975    844  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_3/main_3
Capture Clock  : Net_5962_3/clock_0
Path slack     : 855p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14315
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20805

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        5639
-------------------------------------   ----- 
End-of-path arrival time (ps)           19950
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  15561   -941  RISE       1
Net_5962_3/main_3  macrocell49   4389  19950    855  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6927  14315  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_6/main_7
Capture Clock  : Net_5962_6/clock_0
Path slack     : 1017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        5473
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14579   -204  RISE       1
Net_5962_6/main_7  macrocell46   4223  18803   1017  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   5941  13329  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_3/main_1
Capture Clock  : Net_5962_3/clock_0
Path slack     : 1082p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14315
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20805

Launch Clock Arrival Time                       0
+ Clock path delay                      14315
+ Data path delay                        5408
-------------------------------------   ----- 
End-of-path arrival time (ps)           19723
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6927  14315  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15565   -844  RISE       1
Net_5962_3/main_1  macrocell49   4158  19723   1082  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6927  14315  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_2/main_2
Capture Clock  : Net_5962_2/clock_0
Path slack     : 1284p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14311
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20801

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        5206
-------------------------------------   ----- 
End-of-path arrival time (ps)           19517
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  15561   -941  RISE       1
Net_5962_2/main_2  macrocell50   3956  19517   1284  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6923  14311  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_5/main_6
Capture Clock  : Net_5962_5/clock_0
Path slack     : 1286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        5207
-------------------------------------   ----- 
End-of-path arrival time (ps)           18537
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14579   -204  RISE       1
Net_5962_5/main_6  macrocell47   3957  18537   1286  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   5944  13332  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_4/main_5
Capture Clock  : Net_5962_4/clock_0
Path slack     : 1298p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13332
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19822

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        5195
-------------------------------------   ----- 
End-of-path arrival time (ps)           18525
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14579   -204  RISE       1
Net_5962_4/main_5  macrocell48   3945  18525   1298  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   5944  13332  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_7/main_7
Capture Clock  : Net_5962_7/clock_0
Path slack     : 1356p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        4152
-------------------------------------   ----- 
End-of-path arrival time (ps)           18463
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  15561   -941  RISE       1
Net_5962_7/main_7  macrocell45   2902  18463   1356  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_7/q
Path End       : Net_5962_7/main_1
Capture Clock  : Net_5962_7/clock_0
Path slack     : 1607p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        4883
-------------------------------------   ----- 
End-of-path arrival time (ps)           18212
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_7/q       macrocell45   1250  14579   1607  RISE       1
Net_5962_7/main_1  macrocell45   3633  18212   1607  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_7/main_2
Capture Clock  : Net_5962_7/clock_0
Path slack     : 1790p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        4700
-------------------------------------   ----- 
End-of-path arrival time (ps)           18029
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  14579   1790  RISE       1
Net_5962_7/main_2  macrocell45   3450  18029   1790  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_7/main_8
Capture Clock  : Net_5962_7/clock_0
Path slack     : 1806p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        4684
-------------------------------------   ----- 
End-of-path arrival time (ps)           18013
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14579   -204  RISE       1
Net_5962_7/main_8  macrocell45   3434  18013   1806  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   5941  13329  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_0/main_1
Capture Clock  : Net_5962_0/clock_0
Path slack     : 1806p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        4684
-------------------------------------   ----- 
End-of-path arrival time (ps)           18013
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14579   -204  RISE       1
Net_5962_0/main_1  macrocell52   3434  18013   1806  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   5941  13329  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_1/main_1
Capture Clock  : Net_5962_1/clock_0
Path slack     : 1827p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14311
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20801

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        4663
-------------------------------------   ----- 
End-of-path arrival time (ps)           18974
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  15561   -941  RISE       1
Net_5962_1/main_1  macrocell51   3413  18974   1827  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6923  14311  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_6/main_1
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2070p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13329
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19819

Launch Clock Arrival Time                       0
+ Clock path delay                      13329
+ Data path delay                        4420
-------------------------------------   ----- 
End-of-path arrival time (ps)           17750
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   5941  13329  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  14579   1790  RISE       1
Net_5962_6/main_1  macrocell46   3170  17750   2070  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   5941  13329  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_2/main_1
Capture Clock  : Net_5962_2/clock_0
Path slack     : 2330p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14311
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20801

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        4160
-------------------------------------   ----- 
End-of-path arrival time (ps)           18472
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15561    -59  RISE       1
Net_5962_2/main_1  macrocell50   2910  18472   2330  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6923  14311  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_3/main_2
Capture Clock  : Net_5962_3/clock_0
Path slack     : 2331p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14315
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20805

Launch Clock Arrival Time                       0
+ Clock path delay                      14311
+ Data path delay                        4163
-------------------------------------   ----- 
End-of-path arrival time (ps)           18474
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6923  14311  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15561    -59  RISE       1
Net_5962_3/main_2  macrocell49   2913  18474   2331  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6927  14315  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21152p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17385
-------------------------------------   ----- 
End-of-path arrival time (ps)           17385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      7467   8717  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  12067  21152  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   5318  17385  21152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17383
-------------------------------------   ----- 
End-of-path arrival time (ps)           17383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      7467   8717  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  12067  21152  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   5316  17383  21154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[2]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21365p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16071
-------------------------------------   ----- 
End-of-path arrival time (ps)           16071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[2]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[2]:INST\/out                    synccell         1020   1020  21365  RISE       1
Net_3791/main_2                                 macrocell13      3628   4648  21365  RISE       1
Net_3791/q                                      macrocell13      3350   7998  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   2944  10941  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  16071  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  16071  21365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 21669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16488
-------------------------------------   ----- 
End-of-path arrival time (ps)           16488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                  macrocell44   1250   1250  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0  macrocell14   7467   8717  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q       macrocell14   3350  12067  21152  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_3   macrocell56   4421  16488  21669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 22569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15588
-------------------------------------   ----- 
End-of-path arrival time (ps)           15588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44   1250   1250  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14   7467   8717  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14   3350  12067  21152  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_3  macrocell55   3521  15588  22569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 22594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15562
-------------------------------------   ----- 
End-of-path arrival time (ps)           15562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44   1250   1250  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14   7467   8717  21152  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14   3350  12067  21152  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_3  macrocell54   3496  15562  22594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[2]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24665p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[2]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[2]:INST\/out                    synccell         1020   1020  21365  RISE       1
Net_3791/main_2                                 macrocell13      3628   4648  21365  RISE       1
Net_3791/q                                      macrocell13      3350   7998  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   2944  10941  24665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[2]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10940
-------------------------------------   ----- 
End-of-path arrival time (ps)           10940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[2]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[2]:INST\/out                    synccell         1020   1020  21365  RISE       1
Net_3791/main_2                                 macrocell13      3628   4648  21365  RISE       1
Net_3791/q                                      macrocell13      3350   7998  21365  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   2942  10940  24667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[2]:INST\/out
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13411
-------------------------------------   ----- 
End-of-path arrival time (ps)           13411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[2]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[2]:INST\/out               synccell      1020   1020  21365  RISE       1
Net_3791/main_2                            macrocell13   3628   4648  21365  RISE       1
Net_3791/q                                 macrocell13   3350   7998  21365  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_0  macrocell56   5414  13411  24746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25756p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12440
-------------------------------------   ----- 
End-of-path arrival time (ps)           12440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2105   2105  25756  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      4675   6780  25756  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10130  25756  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2310  12440  25756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[2]:INST\/out
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26242p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_2:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15425
-------------------------------------   ----- 
End-of-path arrival time (ps)           15425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[2]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[2]:INST\/out              synccell       1020   1020  21365  RISE       1
Net_3791/main_2                           macrocell13    3628   4648  21365  RISE       1
Net_3791/q                                macrocell13    3350   7998  21365  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell6   7428  15425  26242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26294p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14873
-------------------------------------   ----- 
End-of-path arrival time (ps)           14873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  25886  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  25886  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  25886  RISE       1
\VID_TIMER:TimerUDB:status_tc\/main_1         macrocell15      5769   9269  26294  RISE       1
\VID_TIMER:TimerUDB:status_tc\/q              macrocell15      3350  12619  26294  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2254  14873  26294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[2]:INST\/out
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26310p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11846
-------------------------------------   ----- 
End-of-path arrival time (ps)           11846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[2]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[2]:INST\/out                  synccell      1020   1020  21365  RISE       1
Net_3791/main_2                               macrocell13   3628   4648  21365  RISE       1
Net_3791/q                                    macrocell13   3350   7998  21365  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_0  macrocell54   3849  11846  26310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[2]:INST\/out
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[2]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[2]:INST\/out                  synccell      1020   1020  21365  RISE       1
Net_3791/main_2                               macrocell13   3628   4648  21365  RISE       1
Net_3791/q                                    macrocell13   3350   7998  21365  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_0  macrocell55   3549  11546  26610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 29186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  25886  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  25886  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  25886  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2921   6421  29186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  25886  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  25886  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  25886  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   2920   6420  29186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:capture_last\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:capture_last\/clock_0
Path slack     : 29396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8761
-------------------------------------   ---- 
End-of-path arrival time (ps)           8761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                macrocell44   1250   1250  21152  RISE       1
\VID_TIMER:TimerUDB:capture_last\/main_0  macrocell53   7511   8761  29396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capture_last\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29547p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2105   2105  25756  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell30   6504   8609  29547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29547p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2105   2105  25756  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell33   6504   8609  29547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30478p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2105   2105  25756  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell36   5574   7679  30478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \GLITCHFILTER:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GLITCHFILTER:genblk2:Counter0:DP:u0\/clock
Path slack     : 30803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                       macrocell44      1250   1250  21152  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell10   3554   4804  30803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 30814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  26008  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell12   3582   4792  30814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30818p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  26008  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   3579   4789  30818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31376p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2105   2105  25756  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell37   4675   6780  31376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31376p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2105   2105  25756  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell38   4675   6780  31376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31376p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell4       2105   2105  25756  RISE       1
\UART:BUART:rx_last\/main_0  macrocell39   4675   6780  31376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell39         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : Net_3980/main_2
Capture Clock  : Net_3980/clock_0
Path slack     : 32623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3980/q       macrocell44   1250   1250  21152  RISE       1
Net_3980/main_2  macrocell44   4283   5533  32623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33204p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q    macrocell54   1250   1250  33204  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_4  macrocell56   3702   4952  33204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33376p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33376  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_1                macrocell56    3570   4780  33376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33378  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_2                macrocell56    3568   4778  33378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q    macrocell55   1250   1250  33399  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_5  macrocell56   3508   4758  33399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLITCHFILTER:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_3980/main_1
Capture Clock  : Net_3980/clock_0
Path slack     : 33576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\GLITCHFILTER:genblk2:Counter0:DP:u0\/z0_comb  datapathcell10   2290   2290  33576  RISE       1
Net_3980/main_1                                macrocell44      2291   4581  33576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q       macrocell54   1250   1250  33204  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_4  macrocell54   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q       macrocell54   1250   1250  33204  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_4  macrocell55   2767   4017  34140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33376  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_1             macrocell54    2646   3856  34301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33378  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_2             macrocell54    2641   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33376  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_1             macrocell55    2633   3843  34313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33378  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_2             macrocell55    2630   3840  34317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q       macrocell55   1250   1250  33399  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_5  macrocell54   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q       macrocell55   1250   1250  33399  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_5  macrocell55   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:capt_int_temp\/q
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:capt_int_temp\/q         macrocell56    1250   1250  36300  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell6   3617   4867  36300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13054
-------------------------------------   ----- 
End-of-path arrival time (ps)           13054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capture_last\/q         macrocell16   1250   1250  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2  macrocell1    3619   4869  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q       macrocell1    3350   8219  983436  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_0   macrocell19   4835  13054  983436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3090   6590  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11720  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11720  984050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984150p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11620
-------------------------------------   ----- 
End-of-path arrival time (ps)           11620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2990   6490  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11620  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11620  984150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2935   6435  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11565  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11565  984205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 985097p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11393
-------------------------------------   ----- 
End-of-path arrival time (ps)           11393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capture_last\/q         macrocell16   1250   1250  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2  macrocell1    3619   4869  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q       macrocell1    3350   8219  983436  RISE       1
MODIN1_0/main_0                         macrocell18   3175  11393  985097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 985102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11388
-------------------------------------   ----- 
End-of-path arrival time (ps)           11388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capture_last\/q         macrocell16   1250   1250  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2  macrocell1    3619   4869  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q       macrocell1    3350   8219  983436  RISE       1
MODIN1_1/main_0                         macrocell17   3169  11388  985102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985468p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capture_last\/q           macrocell16     1250   1250  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2    macrocell1      3619   4869  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q         macrocell1      3350   8219  983436  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell2   3183  11402  985468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capture_last\/q
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985474p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11396
-------------------------------------   ----- 
End-of-path arrival time (ps)           11396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capture_last\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capture_last\/q           macrocell16     1250   1250  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_2    macrocell1      3619   4869  983436  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q         macrocell1      3350   8219  983436  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   3178  11396  985474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12264
-------------------------------------   ----- 
End-of-path arrival time (ps)           12264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984050  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell3      3096   6596  987236  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell3      3350   9946  987236  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2318  12264  987236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12243
-------------------------------------   ----- 
End-of-path arrival time (ps)           12243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984205  RISE       1
\SERVO_PWM:PWMUDB:status_2\/main_1          macrocell12     3091   6591  987257  RISE       1
\SERVO_PWM:PWMUDB:status_2\/q               macrocell12     3350   9941  987257  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2303  12243  987257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3090   6590  987350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987355p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   3085   6585  987355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2990   6490  987450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2990   6490  987450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987472p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6468
-------------------------------------   ---- 
End-of-path arrival time (ps)           6468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984050  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2968   6468  987472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984205  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2935   6435  987505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987565p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11935
-------------------------------------   ----- 
End-of-path arrival time (ps)           11935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  984150  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  984150  RISE       1
\TIMER:TimerUDB:status_tc\/main_1         macrocell2      2837   6337  987565  RISE       1
\TIMER:TimerUDB:status_tc\/q              macrocell2      3350   9687  987565  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2248  11935  987565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2768/main_1
Capture Clock  : Net_2768/clock_0
Path slack     : 987943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  987943  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  987943  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  987943  RISE       1
Net_2768/main_1                      macrocell23     4797   8547  987943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2768/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 987947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  987943  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  987943  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  987943  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell22     4793   8543  987947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \SERVO_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 987982p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  987982  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  987982  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  987982  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/main_0     macrocell41     4758   8508  987982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 988538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7952
-------------------------------------   ---- 
End-of-path arrival time (ps)           7952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  987982  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  987982  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  987982  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_1         macrocell42     4202   7952  988538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 988661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  987943  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  987943  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  987943  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell21     4079   7829  988661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983749  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3490   4700  989240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989418p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983749  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3312   4522  989418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989424p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell20     1250   1250  986124  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3266   4516  989424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  986161  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   3250   4500  989440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  986161  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   3229   4479  989461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell20     1250   1250  986124  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3229   4479  989461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1457/main_1
Capture Clock  : Net_1457/clock_0
Path slack     : 990419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  987982  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  987982  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  987982  RISE       1
Net_1457/main_1                            macrocell43     2321   6071  990419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1457/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                             macrocell18   1250   1250  990909  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_2  macrocell19   4331   5581  990909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  990957  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_3                macrocell19    4323   5533  990957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                             macrocell17   1250   1250  991023  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_1  macrocell19   4217   5467  991023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991103p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  991103  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_4                macrocell19    4177   5387  991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2768/main_0
Capture Clock  : Net_2768/clock_0
Path slack     : 991979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell20   1250   1250  986124  RISE       1
Net_2768/main_0                macrocell23   3261   4511  991979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2768/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1457/main_0
Capture Clock  : Net_1457/clock_0
Path slack     : 992002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q  macrocell40   1250   1250  986161  RISE       1
Net_1457/main_0                      macrocell43   3238   4488  992002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1457/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \SERVO_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  992351  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/main_0      macrocell40    2929   4139  992351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992431p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell17   1250   1250  991023  RISE       1
MODIN1_0/main_1  macrocell18   2809   4059  992431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell17   1250   1250  991023  RISE       1
MODIN1_1/main_1  macrocell17   2805   4055  992435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell18   1250   1250  990909  RISE       1
MODIN1_0/main_2  macrocell18   2685   3935  992555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3920
-------------------------------------   ---- 
End-of-path arrival time (ps)           3920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell18   1250   1250  990909  RISE       1
MODIN1_1/main_2  macrocell17   2670   3920  992570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992580p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  990957  RISE       1
MODIN1_0/main_3                                      macrocell18    2700   3910  992580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  990957  RISE       1
MODIN1_1/main_3                                      macrocell17    2692   3902  992588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  991103  RISE       1
MODIN1_0/main_4                                      macrocell18    2558   3768  992722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  991103  RISE       1
MODIN1_1/main_4                                      macrocell17    2547   3757  992733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 992928p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell21   1250   1250  992928  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell22   2312   3562  992928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992940  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell20    2340   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:prevCompare1\/q
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:prevCompare1\/q   macrocell41   1250   1250  992941  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_0  macrocell42   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capt_int_temp\/q
Path End       : \TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 994646p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capt_int_temp\/q         macrocell19    1250   1250  994646  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell1   3604   4854  994646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:status_0\/q
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995319p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:status_0\/q               macrocell42    1250   1250  995319  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2931   4181  995319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell22    1250   1250  995927  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065095p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12878
-------------------------------------   ----- 
End-of-path arrival time (ps)           12878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell29   1250   1250  1065095  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8    5380   6630  1065095  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350   9980  1065095  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2898  12878  1065095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10581
-------------------------------------   ----- 
End-of-path arrival time (ps)           10581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell27     1250   1250  1066563  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell5      3679   4929  1066563  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350   8279  1066563  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2302  10581  1066563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1067697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15137
-------------------------------------   ----- 
End-of-path arrival time (ps)           15137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1067697  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell10     3656   7236  1067697  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell10     3350  10586  1067697  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell4    4551  15137  1067697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1068523p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14310
-------------------------------------   ----- 
End-of-path arrival time (ps)           14310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1068523  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell6      4471   8051  1068523  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell6      3350  11401  1068523  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell3    2909  14310  1068523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069387p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10436
-------------------------------------   ----- 
End-of-path arrival time (ps)           10436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1065095  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell31   9186  10436  1069387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1069944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1065095  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell30   8629   9879  1069944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1069944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1065095  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell33   8629   9879  1069944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069948p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell30     1250   1250  1066280  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   6125   7375  1069948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070213p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell29     1250   1250  1065095  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   5860   7110  1070213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1070635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1068523  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell26     5608   9188  1070635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell25     1250   1250  1067041  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   5153   6403  1070920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071820p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1065095  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell32   6753   8003  1071820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071820p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell29   1250   1250  1065095  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell35   6753   8003  1071820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell31     1250   1250  1069591  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   6942   8192  1072011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067347  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   4804   4994  1072329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7418
-------------------------------------   ---- 
End-of-path arrival time (ps)           7418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell34   1250   1250  1072405  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell31   6168   7418  1072405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072492p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell26     1250   1250  1067311  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   3581   4831  1072492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072603  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell34   5280   7220  1072603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072405  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell30   5602   6852  1072971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072405  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell33   5602   6852  1072971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1073150  RISE       1
\UART:BUART:txn\/main_3                macrocell24     2303   6673  1073150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1073160p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072603  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell37   4723   6663  1073160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073235p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1067311  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell27   5338   6588  1073235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell34     1250   1250  1072405  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   2811   4061  1073263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1066280  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell32   5246   6496  1073327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell30   1250   1250  1066280  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell35   5246   6496  1073327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell30   1250   1250  1066280  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell38   5158   6408  1073415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell25   1250   1250  1067041  RISE       1
\UART:BUART:txn\/main_1    macrocell24   5143   6393  1073431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1067041  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell27   5122   6372  1073451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1066042  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell32   4996   6246  1073578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell33   1250   1250  1066042  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell35   4996   6246  1073578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell33   1250   1250  1066042  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell38   4941   6191  1073632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1073691  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell27   4882   6132  1073691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1073756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073756  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell37   4127   6067  1073756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073788p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell26   1250   1250  1067311  RISE       1
\UART:BUART:txn\/main_2    macrocell24   4786   6036  1073788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073756  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell34   3964   5904  1073920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1065095  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell38   4436   5686  1074137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074210p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074210  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell32   3674   5614  1074210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074215  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell32   3669   5609  1074215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074221  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell32   3662   5602  1074221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell28   1250   1250  1073691  RISE       1
\UART:BUART:txn\/main_6   macrocell24   4325   5575  1074248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074255p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074255  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell34   3628   5568  1074255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074257p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1070332  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell30   4316   5566  1074257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067347  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell27     5366   5556  1074267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1067546  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell30   4022   5272  1074551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1067546  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell33   4022   5272  1074551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074562p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell32   1250   1250  1067546  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell31   4011   5261  1074562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073756  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell36   3213   5153  1074670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072405  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell32   3723   4973  1074851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1066563  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell25   3679   4929  1074894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1066563  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell26   3679   4929  1074894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell27   1250   1250  1066563  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell28   3663   4913  1074910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell39   1250   1250  1074913  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell33   3660   4910  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072603  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell36   2894   4834  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell32   1250   1250  1067546  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell38   3575   4825  1074999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074215  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell30   2817   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074215  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell33   2817   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074210  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell30   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074210  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell33   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074221  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell31   2814   4754  1075069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075074p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074221  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell30   2810   4750  1075074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075074p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074221  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell33   2810   4750  1075074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074210  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell31   2803   4743  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074215  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell31   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell25   1250   1250  1067041  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell28   3488   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075127p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067347  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell28     4507   4697  1075127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075190p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1070332  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell36   3384   4634  1075190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell36   1250   1250  1069750  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell30   3212   4462  1075361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075371p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1069750  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell38   3203   4453  1075371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1067041  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell25   3201   4451  1075373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1067041  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell26   3201   4451  1075373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell26   1250   1250  1067311  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell28   2936   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1067311  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell25   2931   4181  1075643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1067311  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell26   2931   4181  1075643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075649p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1067546  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell32   2924   4174  1075649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075649p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell32   1250   1250  1067546  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell35   2924   4174  1075649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067347  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell25     3954   4144  1075679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067347  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell26     3954   4144  1075679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072405  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell38   2815   4065  1075758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1070332  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell37   2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1070332  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell38   2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1073691  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell25   2621   3871  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1073691  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell26   2621   3871  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell24   1250   1250  1075964  RISE       1
\UART:BUART:txn\/main_0  macrocell24   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell30   1250   1250  1066280  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell31   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1066280  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell30   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1066280  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell33   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell33   1250   1250  1066042  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell31   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1066042  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell30   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1066042  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell33   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell27   1250   1250  1066563  RISE       1
\UART:BUART:txn\/main_4    macrocell24   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1066563  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell27   2579   3829  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3735
-------------------------------------   ---- 
End-of-path arrival time (ps)           3735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076089  RISE       1
\UART:BUART:txn\/main_5                      macrocell24     3545   3735  1076089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076102p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3722
-------------------------------------   ---- 
End-of-path arrival time (ps)           3722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076089  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell27     3532   3722  1076102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1069750  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell36   2287   3537  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2845
-------------------------------------   ---- 
End-of-path arrival time (ps)           2845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076089  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell25     2655   2845  1076979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1078691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell38    1250   1250  1078691  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell4   2893   4143  1078691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

