From 70adb9b8e29eb47bca2211f0515f249f079b72e4 Mon Sep 17 00:00:00 2001
From: Xiaoqiang Liu <leavs_o@126.com>
Date: Thu, 9 May 2019 17:06:49 +0800
Subject: [PATCH] rename fdt to imx6ul-eisd.dtb

---
 arch/arm/boot/dts/Makefile        |   2 +-
 arch/arm/boot/dts/imx6ul-eisd.dts | 653 ++++++++++++++++++++++++++++++++++++++
 arch/arm/boot/dts/mx6ul-eisd.dts  | 653 --------------------------------------
 3 files changed, 654 insertions(+), 654 deletions(-)
 create mode 100644 arch/arm/boot/dts/imx6ul-eisd.dts
 delete mode 100644 arch/arm/boot/dts/mx6ul-eisd.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index cddced2..d35f2bf 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -239,7 +239,7 @@ dtb-$(CONFIG_ARCH_MXC) += \
 	imx6ul-9x9-evk-btwifi.dtb \
 	imx6ul-9x9-evk-ldo.dtb \
 	imx6ul-9x9-evk-csi.dtb \
-	mx6ul-eisd.dtb \
+	imx6ul-eisd.dtb \
 	vf610-cosmic.dtb \
 	imx6sx-sdb-emmc.dtb \
 	imx6sx-sdb-m4.dtb \
diff --git a/arch/arm/boot/dts/imx6ul-eisd.dts b/arch/arm/boot/dts/imx6ul-eisd.dts
new file mode 100644
index 0000000..c797586
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ul-eisd.dts
@@ -0,0 +1,653 @@
+/*
+ * Chipsee Information Technology Co., Ltd.
+ * http://www.chipsee.com
+ * lxq <lxq@chipsee.com>
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/input/input.h>
+#include "imx6ul.dtsi"
+
+/ {
+	model = "Chipsee i.MX6 UltraLite IPC Board";
+	compatible = "chipsee,mx6ulipc", "fsl,imx6ul";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory {
+		reg = <0x80000000 0x20000000>;
+	};
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm4 0 5000000>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <7>;
+		status = "okay";
+	};
+
+	pxp_v4l2 {
+		compatible = "fsl,imx6ul-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
+		status = "okay";
+	};
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+	};
+	
+	sound {
+		compatible = "fsl,imx6ul-evk-wm8960",
+			   "fsl,imx-audio-wm8960";
+		model = "wm8960-audio";
+		cpu-dai = <&sai2>;
+		audio-codec = <&codec>;
+		asrc-controller = <&asrc>;
+		codec-master;
+		gpr = <&gpr>;
+
+		/*
+ 	         * hp-det = <hp-det-pin hp-det-polarity>;
+		 * hp-det-pin: JD1 JD2  or JD3
+		 * hp-det-polarity = 0: hp detect high for headphone
+		 * hp-det-polarity = 1: hp detect high for speaker
+		 *
+		 * hp-det = <3 0>;
+		 * hp-det-gpios = <&gpio5 4 0>;	// 0 is flags <gpio5 4> is gpio num 132
+		 *
+		 */
+
+		audio-routing =
+			"Headset Jack", "HP_L",
+			"Headset Jack", "HP_R",
+			"Ext Spk", "SPK_RP",
+			"Ext Spk", "SPK_RN",
+			"RINPUT2", "Hp MIC",
+			"RINPUT2", "Main MIC",
+			"Hp MIC", "MICB",
+			"Main MIC", "MICB",
+			"CPU-Playback", "ASRC-Playback",
+			"Playback", "CPU-Playback",
+			"ASRC-Capture", "CPU-Capture",
+			"CPU-Capture", "Capture";
+	};
+	
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_leds>;
+		
+		/* RED */
+		led-timer {
+			linux,default-trigger = "timer";
+			gpios = <&gpio5 1 0>;
+			default-state = "off";
+		};
+		
+		/* BLUE */
+		led-heartbeat {
+			label = "Heartbeat";
+			gpios = <&gpio5 2 0>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+};
+
+&cpu0 {
+	arm-supply = <&reg_arm>;
+	soc-supply = <&reg_soc>;
+};
+
+&clks {
+	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <786432000>;
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@4 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <4>;
+		};
+	};
+};
+
+&fec2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet2>;
+	phy-mode = "rmii";
+	status = "disable";
+};
+
+&flexcan1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	status = "okay";
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	status = "okay";
+};
+
+&gpc {
+	fsl,cpu_pupscr_sw2iso = <0x1>;
+	fsl,cpu_pupscr_sw = <0x0>;
+	fsl,cpu_pdnscr_iso2sw = <0x1>;
+	fsl,cpu_pdnscr_iso = <0x1>;
+	fsl,wdog-reset = <1>; /* watchdog select of reset source */
+	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&lcdif {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_lcdif_dat
+		     &pinctrl_lcdif_ctrl>;
+	display = <&display0>;
+	status = "okay";
+
+	display0: display {
+		bits-per-pixel = <32>;
+		bus-width = <24>;
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: timing0 {
+				clock-frequency = <51200000>;
+				hactive = <1024>;
+				vactive = <600>;
+				
+				hback-porch = <44>;
+				hfront-porch = <44>;
+				hsync-len = <2>;
+				
+				vback-porch = <15>;
+				vfront-porch = <15>;
+				vsync-len = <5>;
+				
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active = <1>;
+				pixelclk-active = <0>;
+			};
+		};
+	};
+};
+
+&pwm4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm4>;
+	clocks = <&clks IMX6UL_CLK_PWM4>,
+		<&clks IMX6UL_CLK_PWM4>;
+	status = "okay";
+};
+
+&pxp {
+	status = "okay";
+};
+
+&sai2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+
+	assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
+			  <&clks IMX6UL_CLK_SAI2>;
+	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <0>, <12288000>;
+
+	status = "okay";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "okay";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	status = "okay";
+};
+
+&uart4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4>;
+	status = "okay";
+};
+
+&uart5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "host";
+	disable-over-current;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+	status = "okay";
+};
+
+&usdhc1 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
+	cd-gpios = <&gpio1 19 0>;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	no-1-8-v;
+	non-removable;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	status = "okay";
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+	
+	/* RTC RX8025T */
+	ds1307@32 {
+		compatible = "dallas,rx8025";
+       	reg = <0x32>;
+    };
+	
+	/* TOUCH FT5306 */
+	/* ft5x06@38 {
+		compatible = "ft5x06,ft5x06-touch";
+		reg = <0x38>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <4 2>;
+		wakeup-gpios = <&gpio5 4 1>;
+    }; */
+	
+	/* TEMP/HUMI HDC1008 */
+	hdc100: hdc100@40 {
+		compatible = "hdc100x";
+		reg = <0x40>;
+	};
+	
+	/* TOUCH GT911 */
+	goodix_ts@5d {
+		compatible = "goodix,gt9xx";
+		reg = <0x5d>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <4 2>; /* 1 = low-to-high edge triggered. 2 = high-to-low edge triggered. 4 = active high level-sensitive. 8 = active low level-sensitive. */
+		goodix,irq-gpio = <&gpio5 4 0>;  /* 0 = active high. 1 = active low */
+		goodix,rst-gpio = <&gpio5 6 0>;  /* 0 = active high. 1 = active low */
+		goodix,cfg-group0 = [
+			64 00 04 58 02 05 CD 00 01 08 28 
+                        05 50 32 03 05 00 00 00 00 00 00 
+                        00 00 00 00 00 8A 2A 0C 1C 17 31 
+                        0D 00 00 02 89 03 2D 00 00 00 00 
+                        00 03 64 32 00 00 00 0F 36 94 C5 
+                        02 07 00 00 04 9C 11 00 7B 16 00 
+                        63 1C 00 4D 25 00 3F 2F 00 3F 00 
+                        00 00 00 00 00 00 00 00 00 00 00 
+                        00 00 00 00 00 00 00 00 00 00 00 
+                        00 00 00 00 00 00 00 00 00 00 00 
+                        00 00 18 16 14 12 10 0E 0C 0A 08 
+                        06 04 02 FF FF 00 00 00 00 00 00 
+                        00 00 00 00 00 00 00 00 00 00 24 
+                        22 21 20 1F 1E 1D 1C 18 16 13 12 
+                        10 0F 0A 08 06 04 02 00 FF FF FF 
+                        FF FF FF 00 00 00 00 00 00 00 00 
+                        00 00 00 00 00 00 00 00 7F 01];
+		goodix,cfg-group2 = [
+			63 00 04 58 02 0A 3D 00 01 C8 28
+			0F 55 41 03 05 00 00 00 00 00 00
+			00 1A 1C 1E 14 8A 2A 0C 28 2A 36
+			11 00 00 10 9A 03 1C 00 00 00 00
+			00 03 64 32 00 00 00 14 46 94 C5
+			02 00 00 00 04 9F 16 00 8B 1D 00
+			81 25 00 7E 30 00 82 3E 00 82 00
+			00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00
+			00 00 02 04 06 08 0A 0C 0E 10 12
+			14 16 18 FF FF FF FF FF FF FF FF
+			FF FF FF FF FF FF FF FF FF FF 00
+			02 04 06 08 0A 0F 10 12 13 16 18
+			1C 1D 1E 1F 20 21 22 24 FF FF FF
+			FF FF FF FF FF FF 00 00 00 00 00
+			00 00 00 00 00 00 00 00 7C 01];
+	};	
+};
+
+&i2c2 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+	
+	codec: wm8960@1a {
+		compatible = "wlf,wm8960";
+		reg = <0x1a>;
+		clocks = <&clks IMX6UL_CLK_SAI2>;
+		clock-names = "mclk";
+		wlf,shared-lrclk;
+	};
+};
+
+&ecspi1 {
+    fsl,spi-num-chipselects = <1>;
+    cs-gpios = <&gpio4 26 0>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_spi1 &pinctrl_spi1_cs0>;
+    status = "okay";
+
+	spidev@0 {
+		compatible = "spidev";
+		spi-max-frequency = <20000000>;
+		reg = <0>;
+	};
+};
+
+&ecspi2 {
+    fsl,spi-num-chipselects = <1>;
+    cs-gpios = <&gpio4 22 0>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_spi2 &pinctrl_spi2_cs0>;
+    status = "okay";
+
+	spidev@0 {
+		compatible = "spidev";
+		spi-max-frequency = <20000000>;
+		reg = <0>;
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_1>;
+	imx6ul-evk {
+		pinctrl_hog_1: hoggrp-1 {
+			fsl,pins = <
+				MX6UL_PAD_GPIO1_IO08__WDOG1_WDOG_B	0x10b0
+				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x80000000 /* FXLS8471Q */
+				MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03	0x80000000 /* GPIO */
+				MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04	0x80000000 /* TP INT */
+				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x80000000 /* TP RST */
+				MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x80000000 /* GPIO */
+				MX6UL_PAD_NAND_CE1_B__GPIO4_IO14	0x80000000 /* RTC_nRQ */
+				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x17059    /* SD1 CD */
+				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x80000000 /* INPUT1 */
+				MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x80000000 /* INPUT2 */
+				MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09	0x80000000 /* INPUT3 */
+				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x80000000 /* OUTPUT1 */
+				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0x80000000 /* OUTPUT2 */
+				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0x80000000 /* OUTPUT3 */
+				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x80000000 /* OUTPUT4 */
+				MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0x80000000 /* OUTPUT5 RELAY */
+			>;
+		};
+		
+		pinctrl_gpio_leds: gpio_ledsgrp {
+			fsl,pins = <
+				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x80000000
+				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x80000000
+			>;
+		};
+		
+		pinctrl_enet1: enet1grp {
+			fsl,pins = <
+				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
+				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
+				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
+				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x80000000 /* INT */
+			>;
+		};
+		
+		pinctrl_enet2: enet2grp {
+			fsl,pins = <
+				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
+				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
+				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
+				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
+				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
+				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
+				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
+				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
+				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
+				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
+			>;
+		};
+			
+		pinctrl_flexcan1: flexcan1grp{
+			fsl,pins = <
+				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
+				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
+			>;
+		};
+
+		pinctrl_flexcan2: flexcan2grp{
+			fsl,pins = <
+				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
+				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
+			>;
+		};
+
+		pinctrl_lcdif_dat: lcdifdatgrp {
+			fsl,pins = <
+				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79
+				MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79
+				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79
+				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79
+				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79
+				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79
+				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79
+				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79
+				MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79
+				MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79
+				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79
+				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79
+				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79
+				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79
+				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79
+				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79
+				MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x79
+				MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x79
+				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x79
+				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x79
+				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x79
+				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x79
+				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x79
+				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x79
+			>;
+		};
+
+		pinctrl_lcdif_ctrl: lcdifctrlgrp {
+			fsl,pins = <
+				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x79
+				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79
+				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79
+				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79
+			>;
+		};
+
+		pinctrl_pwm2: pwm2grp {
+			fsl,pins = <
+				MX6UL_PAD_GPIO1_IO09__PWM2_OUT		0x110b0
+			>;
+		};
+		pinctrl_pwm4: pwm4grp {
+			fsl,pins = <
+				MX6UL_PAD_GPIO1_IO05__PWM4_OUT		0x110b0
+			>;
+		};
+		pinctrl_pwm5: pwm5grp {
+			fsl,pins = <
+				MX6UL_PAD_NAND_DQS__PWM5_OUT		0x110b0
+			>;
+		};
+
+		pinctrl_uart1: uart1grp {
+			fsl,pins = <
+				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
+				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
+			>;
+		};
+		pinctrl_uart2: uart2grp {
+			fsl,pins = <
+				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
+				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
+			>;
+		};
+		pinctrl_uart3: uart3grp {
+			fsl,pins = <
+				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
+				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
+			>;
+		};
+		pinctrl_uart4: uart4grp {
+			fsl,pins = <
+				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
+				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
+			>;
+		};
+		pinctrl_uart5: uart5grp {
+			fsl,pins = <
+				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	0x1b0b1
+				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	0x1b0b1
+			>;
+		};
+		pinctrl_usdhc1: usdhc1grp {
+			fsl,pins = <
+				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
+				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
+				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
+				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
+				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
+				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
+			>;
+		};
+
+		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
+			fsl,pins = <
+				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
+				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
+				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
+				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
+				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
+				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
+			>;
+		};
+
+		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
+			fsl,pins = <
+				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
+				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
+				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
+				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
+				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
+				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
+			>;
+		};
+		
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
+				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
+				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
+				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
+				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
+				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
+				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
+				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
+				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
+				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059
+			>;
+		};
+
+		pinctrl_i2c1: i2c1grp {
+			fsl,pins = <
+				MX6UL_PAD_CSI_PIXCLK__I2C1_SCL	0x4001b8b0
+				MX6UL_PAD_CSI_MCLK__I2C1_SDA	0x4001b8b0
+			>;
+		};
+
+		pinctrl_i2c2: i2c2grp {
+			fsl,pins = <
+				MX6UL_PAD_CSI_HSYNC__I2C2_SCL	0x4001b8b0
+				MX6UL_PAD_CSI_VSYNC__I2C2_SDA	0x4001b8b0
+			>;
+		};
+
+		pinctrl_sai2: sai2grp {
+			fsl,pins = <
+				MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088
+				MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088
+				MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x11088
+				MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x11088
+				MX6UL_PAD_JTAG_TMS__SAI2_MCLK		0x17088
+			>;
+		};
+		
+		pinctrl_spi1_cs0: spi1cs0grp {
+			fsl,pins = <
+				MX6UL_PAD_CSI_DATA05__GPIO4_IO26	0x10b0
+			>;
+		};
+		pinctrl_spi1: spi1grp {
+			fsl,pins = <
+				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK	0x10b0
+				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI	0x10b0
+				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO	0x10b0
+			>;
+		};
+		pinctrl_spi2_cs0: spi2cs0grp {
+			fsl,pins = <
+				MX6UL_PAD_CSI_DATA01__GPIO4_IO22	0x10b0
+			>;
+		};
+		pinctrl_spi2: spi2grp {
+			fsl,pins = <
+				MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK	0x10b0
+				MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI	0x10b0
+				MX6UL_PAD_CSI_DATA03__ECSPI2_MISO	0x10b0
+			>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/mx6ul-eisd.dts b/arch/arm/boot/dts/mx6ul-eisd.dts
deleted file mode 100644
index c797586..0000000
--- a/arch/arm/boot/dts/mx6ul-eisd.dts
+++ /dev/null
@@ -1,653 +0,0 @@
-/*
- * Chipsee Information Technology Co., Ltd.
- * http://www.chipsee.com
- * lxq <lxq@chipsee.com>
- */
-
-/dts-v1/;
-
-#include <dt-bindings/input/input.h>
-#include "imx6ul.dtsi"
-
-/ {
-	model = "Chipsee i.MX6 UltraLite IPC Board";
-	compatible = "chipsee,mx6ulipc", "fsl,imx6ul";
-
-	chosen {
-		stdout-path = &uart1;
-	};
-
-	memory {
-		reg = <0x80000000 0x20000000>;
-	};
-
-	backlight {
-		compatible = "pwm-backlight";
-		pwms = <&pwm4 0 5000000>;
-		brightness-levels = <0 4 8 16 32 64 128 255>;
-		default-brightness-level = <7>;
-		status = "okay";
-	};
-
-	pxp_v4l2 {
-		compatible = "fsl,imx6ul-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
-		status = "okay";
-	};
-
-	regulators {
-		compatible = "simple-bus";
-		#address-cells = <1>;
-		#size-cells = <0>;
-	};
-	
-	sound {
-		compatible = "fsl,imx6ul-evk-wm8960",
-			   "fsl,imx-audio-wm8960";
-		model = "wm8960-audio";
-		cpu-dai = <&sai2>;
-		audio-codec = <&codec>;
-		asrc-controller = <&asrc>;
-		codec-master;
-		gpr = <&gpr>;
-
-		/*
- 	         * hp-det = <hp-det-pin hp-det-polarity>;
-		 * hp-det-pin: JD1 JD2  or JD3
-		 * hp-det-polarity = 0: hp detect high for headphone
-		 * hp-det-polarity = 1: hp detect high for speaker
-		 *
-		 * hp-det = <3 0>;
-		 * hp-det-gpios = <&gpio5 4 0>;	// 0 is flags <gpio5 4> is gpio num 132
-		 *
-		 */
-
-		audio-routing =
-			"Headset Jack", "HP_L",
-			"Headset Jack", "HP_R",
-			"Ext Spk", "SPK_RP",
-			"Ext Spk", "SPK_RN",
-			"RINPUT2", "Hp MIC",
-			"RINPUT2", "Main MIC",
-			"Hp MIC", "MICB",
-			"Main MIC", "MICB",
-			"CPU-Playback", "ASRC-Playback",
-			"Playback", "CPU-Playback",
-			"ASRC-Capture", "CPU-Capture",
-			"CPU-Capture", "Capture";
-	};
-	
-	leds {
-		compatible = "gpio-leds";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_gpio_leds>;
-		
-		/* RED */
-		led-timer {
-			linux,default-trigger = "timer";
-			gpios = <&gpio5 1 0>;
-			default-state = "off";
-		};
-		
-		/* BLUE */
-		led-heartbeat {
-			label = "Heartbeat";
-			gpios = <&gpio5 2 0>;
-			linux,default-trigger = "heartbeat";
-		};
-	};
-};
-
-&cpu0 {
-	arm-supply = <&reg_arm>;
-	soc-supply = <&reg_soc>;
-};
-
-&clks {
-	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
-	assigned-clock-rates = <786432000>;
-};
-
-&fec1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_enet1>;
-	phy-mode = "rmii";
-	phy-handle = <&ethphy0>;
-	status = "okay";
-
-	mdio {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		ethphy0: ethernet-phy@4 {
-			compatible = "ethernet-phy-ieee802.3-c22";
-			reg = <4>;
-		};
-	};
-};
-
-&fec2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_enet2>;
-	phy-mode = "rmii";
-	status = "disable";
-};
-
-&flexcan1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_flexcan1>;
-	status = "okay";
-};
-
-&flexcan2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_flexcan2>;
-	status = "okay";
-};
-
-&gpc {
-	fsl,cpu_pupscr_sw2iso = <0x1>;
-	fsl,cpu_pupscr_sw = <0x0>;
-	fsl,cpu_pdnscr_iso2sw = <0x1>;
-	fsl,cpu_pdnscr_iso = <0x1>;
-	fsl,wdog-reset = <1>; /* watchdog select of reset source */
-	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
-};
-
-&lcdif {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_lcdif_dat
-		     &pinctrl_lcdif_ctrl>;
-	display = <&display0>;
-	status = "okay";
-
-	display0: display {
-		bits-per-pixel = <32>;
-		bus-width = <24>;
-
-		display-timings {
-			native-mode = <&timing0>;
-			timing0: timing0 {
-				clock-frequency = <51200000>;
-				hactive = <1024>;
-				vactive = <600>;
-				
-				hback-porch = <44>;
-				hfront-porch = <44>;
-				hsync-len = <2>;
-				
-				vback-porch = <15>;
-				vfront-porch = <15>;
-				vsync-len = <5>;
-				
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <1>;
-				pixelclk-active = <0>;
-			};
-		};
-	};
-};
-
-&pwm4 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_pwm4>;
-	clocks = <&clks IMX6UL_CLK_PWM4>,
-		<&clks IMX6UL_CLK_PWM4>;
-	status = "okay";
-};
-
-&pxp {
-	status = "okay";
-};
-
-&sai2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai2>;
-
-	assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
-			  <&clks IMX6UL_CLK_SAI2>;
-	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
-	assigned-clock-rates = <0>, <12288000>;
-
-	status = "okay";
-};
-
-&uart1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart1>;
-	status = "okay";
-};
-
-&uart2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart2>;
-	status = "okay";
-};
-
-&uart3 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart3>;
-	status = "okay";
-};
-
-&uart4 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart4>;
-	status = "okay";
-};
-
-&uart5 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart5>;
-	status = "okay";
-};
-
-&usbotg1 {
-	dr_mode = "host";
-	disable-over-current;
-	status = "okay";
-};
-
-&usbotg2 {
-	dr_mode = "host";
-	disable-over-current;
-	status = "okay";
-};
-
-&usdhc1 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc1>;
-	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
-	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
-	cd-gpios = <&gpio1 19 0>;
-	keep-power-in-suspend;
-	enable-sdio-wakeup;
-	status = "okay";
-};
-
-&usdhc2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usdhc2>;
-	no-1-8-v;
-	non-removable;
-	keep-power-in-suspend;
-	enable-sdio-wakeup;
-	status = "okay";
-};
-
-&i2c1 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c1>;
-	status = "okay";
-	
-	/* RTC RX8025T */
-	ds1307@32 {
-		compatible = "dallas,rx8025";
-       	reg = <0x32>;
-    };
-	
-	/* TOUCH FT5306 */
-	/* ft5x06@38 {
-		compatible = "ft5x06,ft5x06-touch";
-		reg = <0x38>;
-		interrupt-parent = <&gpio5>;
-		interrupts = <4 2>;
-		wakeup-gpios = <&gpio5 4 1>;
-    }; */
-	
-	/* TEMP/HUMI HDC1008 */
-	hdc100: hdc100@40 {
-		compatible = "hdc100x";
-		reg = <0x40>;
-	};
-	
-	/* TOUCH GT911 */
-	goodix_ts@5d {
-		compatible = "goodix,gt9xx";
-		reg = <0x5d>;
-		interrupt-parent = <&gpio5>;
-		interrupts = <4 2>; /* 1 = low-to-high edge triggered. 2 = high-to-low edge triggered. 4 = active high level-sensitive. 8 = active low level-sensitive. */
-		goodix,irq-gpio = <&gpio5 4 0>;  /* 0 = active high. 1 = active low */
-		goodix,rst-gpio = <&gpio5 6 0>;  /* 0 = active high. 1 = active low */
-		goodix,cfg-group0 = [
-			64 00 04 58 02 05 CD 00 01 08 28 
-                        05 50 32 03 05 00 00 00 00 00 00 
-                        00 00 00 00 00 8A 2A 0C 1C 17 31 
-                        0D 00 00 02 89 03 2D 00 00 00 00 
-                        00 03 64 32 00 00 00 0F 36 94 C5 
-                        02 07 00 00 04 9C 11 00 7B 16 00 
-                        63 1C 00 4D 25 00 3F 2F 00 3F 00 
-                        00 00 00 00 00 00 00 00 00 00 00 
-                        00 00 00 00 00 00 00 00 00 00 00 
-                        00 00 00 00 00 00 00 00 00 00 00 
-                        00 00 18 16 14 12 10 0E 0C 0A 08 
-                        06 04 02 FF FF 00 00 00 00 00 00 
-                        00 00 00 00 00 00 00 00 00 00 24 
-                        22 21 20 1F 1E 1D 1C 18 16 13 12 
-                        10 0F 0A 08 06 04 02 00 FF FF FF 
-                        FF FF FF 00 00 00 00 00 00 00 00 
-                        00 00 00 00 00 00 00 00 7F 01];
-		goodix,cfg-group2 = [
-			63 00 04 58 02 0A 3D 00 01 C8 28
-			0F 55 41 03 05 00 00 00 00 00 00
-			00 1A 1C 1E 14 8A 2A 0C 28 2A 36
-			11 00 00 10 9A 03 1C 00 00 00 00
-			00 03 64 32 00 00 00 14 46 94 C5
-			02 00 00 00 04 9F 16 00 8B 1D 00
-			81 25 00 7E 30 00 82 3E 00 82 00
-			00 00 00 00 00 00 00 00 00 00 00
-			00 00 00 00 00 00 00 00 00 00 00
-			00 00 00 00 00 00 00 00 00 00 00
-			00 00 02 04 06 08 0A 0C 0E 10 12
-			14 16 18 FF FF FF FF FF FF FF FF
-			FF FF FF FF FF FF FF FF FF FF 00
-			02 04 06 08 0A 0F 10 12 13 16 18
-			1C 1D 1E 1F 20 21 22 24 FF FF FF
-			FF FF FF FF FF FF 00 00 00 00 00
-			00 00 00 00 00 00 00 00 7C 01];
-	};	
-};
-
-&i2c2 {
-	clock_frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c2>;
-	status = "okay";
-	
-	codec: wm8960@1a {
-		compatible = "wlf,wm8960";
-		reg = <0x1a>;
-		clocks = <&clks IMX6UL_CLK_SAI2>;
-		clock-names = "mclk";
-		wlf,shared-lrclk;
-	};
-};
-
-&ecspi1 {
-    fsl,spi-num-chipselects = <1>;
-    cs-gpios = <&gpio4 26 0>;
-    pinctrl-names = "default";
-    pinctrl-0 = <&pinctrl_spi1 &pinctrl_spi1_cs0>;
-    status = "okay";
-
-	spidev@0 {
-		compatible = "spidev";
-		spi-max-frequency = <20000000>;
-		reg = <0>;
-	};
-};
-
-&ecspi2 {
-    fsl,spi-num-chipselects = <1>;
-    cs-gpios = <&gpio4 22 0>;
-    pinctrl-names = "default";
-    pinctrl-0 = <&pinctrl_spi2 &pinctrl_spi2_cs0>;
-    status = "okay";
-
-	spidev@0 {
-		compatible = "spidev";
-		spi-max-frequency = <20000000>;
-		reg = <0>;
-	};
-};
-
-&iomuxc {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hog_1>;
-	imx6ul-evk {
-		pinctrl_hog_1: hoggrp-1 {
-			fsl,pins = <
-				MX6UL_PAD_GPIO1_IO08__WDOG1_WDOG_B	0x10b0
-				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x80000000 /* FXLS8471Q */
-				MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03	0x80000000 /* GPIO */
-				MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04	0x80000000 /* TP INT */
-				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x80000000 /* TP RST */
-				MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x80000000 /* GPIO */
-				MX6UL_PAD_NAND_CE1_B__GPIO4_IO14	0x80000000 /* RTC_nRQ */
-				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x17059    /* SD1 CD */
-				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x80000000 /* INPUT1 */
-				MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x80000000 /* INPUT2 */
-				MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09	0x80000000 /* INPUT3 */
-				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x80000000 /* OUTPUT1 */
-				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0x80000000 /* OUTPUT2 */
-				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0x80000000 /* OUTPUT3 */
-				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x80000000 /* OUTPUT4 */
-				MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0x80000000 /* OUTPUT5 RELAY */
-			>;
-		};
-		
-		pinctrl_gpio_leds: gpio_ledsgrp {
-			fsl,pins = <
-				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x80000000
-				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x80000000
-			>;
-		};
-		
-		pinctrl_enet1: enet1grp {
-			fsl,pins = <
-				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
-				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
-				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
-				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
-				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
-				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
-				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
-				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
-				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
-				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
-				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x80000000 /* INT */
-			>;
-		};
-		
-		pinctrl_enet2: enet2grp {
-			fsl,pins = <
-				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
-				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
-				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
-				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
-				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
-				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
-				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
-				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
-				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
-				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
-			>;
-		};
-			
-		pinctrl_flexcan1: flexcan1grp{
-			fsl,pins = <
-				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
-				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
-			>;
-		};
-
-		pinctrl_flexcan2: flexcan2grp{
-			fsl,pins = <
-				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
-				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
-			>;
-		};
-
-		pinctrl_lcdif_dat: lcdifdatgrp {
-			fsl,pins = <
-				MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79
-				MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79
-				MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79
-				MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79
-				MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79
-				MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79
-				MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79
-				MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79
-				MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79
-				MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79
-				MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79
-				MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79
-				MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79
-				MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79
-				MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79
-				MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79
-				MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x79
-				MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x79
-				MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x79
-				MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x79
-				MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x79
-				MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x79
-				MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x79
-				MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x79
-			>;
-		};
-
-		pinctrl_lcdif_ctrl: lcdifctrlgrp {
-			fsl,pins = <
-				MX6UL_PAD_LCD_CLK__LCDIF_CLK	    0x79
-				MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79
-				MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79
-				MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79
-			>;
-		};
-
-		pinctrl_pwm2: pwm2grp {
-			fsl,pins = <
-				MX6UL_PAD_GPIO1_IO09__PWM2_OUT		0x110b0
-			>;
-		};
-		pinctrl_pwm4: pwm4grp {
-			fsl,pins = <
-				MX6UL_PAD_GPIO1_IO05__PWM4_OUT		0x110b0
-			>;
-		};
-		pinctrl_pwm5: pwm5grp {
-			fsl,pins = <
-				MX6UL_PAD_NAND_DQS__PWM5_OUT		0x110b0
-			>;
-		};
-
-		pinctrl_uart1: uart1grp {
-			fsl,pins = <
-				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
-				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
-			>;
-		};
-		pinctrl_uart2: uart2grp {
-			fsl,pins = <
-				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
-				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
-			>;
-		};
-		pinctrl_uart3: uart3grp {
-			fsl,pins = <
-				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
-				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
-			>;
-		};
-		pinctrl_uart4: uart4grp {
-			fsl,pins = <
-				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
-				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
-			>;
-		};
-		pinctrl_uart5: uart5grp {
-			fsl,pins = <
-				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	0x1b0b1
-				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	0x1b0b1
-			>;
-		};
-		pinctrl_usdhc1: usdhc1grp {
-			fsl,pins = <
-				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
-				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
-				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
-				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
-				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
-				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
-			>;
-		};
-
-		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
-			fsl,pins = <
-				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
-				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
-				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
-				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
-				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
-				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
-			>;
-		};
-
-		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
-			fsl,pins = <
-				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
-				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
-				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
-				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
-				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
-				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
-			>;
-		};
-		
-		pinctrl_usdhc2: usdhc2grp {
-			fsl,pins = <
-				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
-				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
-				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
-				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
-				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
-				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
-				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
-				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
-				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
-				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059
-			>;
-		};
-
-		pinctrl_i2c1: i2c1grp {
-			fsl,pins = <
-				MX6UL_PAD_CSI_PIXCLK__I2C1_SCL	0x4001b8b0
-				MX6UL_PAD_CSI_MCLK__I2C1_SDA	0x4001b8b0
-			>;
-		};
-
-		pinctrl_i2c2: i2c2grp {
-			fsl,pins = <
-				MX6UL_PAD_CSI_HSYNC__I2C2_SCL	0x4001b8b0
-				MX6UL_PAD_CSI_VSYNC__I2C2_SDA	0x4001b8b0
-			>;
-		};
-
-		pinctrl_sai2: sai2grp {
-			fsl,pins = <
-				MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088
-				MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088
-				MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x11088
-				MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x11088
-				MX6UL_PAD_JTAG_TMS__SAI2_MCLK		0x17088
-			>;
-		};
-		
-		pinctrl_spi1_cs0: spi1cs0grp {
-			fsl,pins = <
-				MX6UL_PAD_CSI_DATA05__GPIO4_IO26	0x10b0
-			>;
-		};
-		pinctrl_spi1: spi1grp {
-			fsl,pins = <
-				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK	0x10b0
-				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI	0x10b0
-				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO	0x10b0
-			>;
-		};
-		pinctrl_spi2_cs0: spi2cs0grp {
-			fsl,pins = <
-				MX6UL_PAD_CSI_DATA01__GPIO4_IO22	0x10b0
-			>;
-		};
-		pinctrl_spi2: spi2grp {
-			fsl,pins = <
-				MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK	0x10b0
-				MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI	0x10b0
-				MX6UL_PAD_CSI_DATA03__ECSPI2_MISO	0x10b0
-			>;
-		};
-	};
-};
-- 
2.7.4

