$date
	Sun Oct 23 01:26:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1034135
b1111 !
1"
#1034138
b1111 &
b1111 %
1$
#1034139
0"
#1034142
b101110 &
b101110 %
#1034146
b10111 &
b10111 %
#1034150
b1000110 &
b1000110 %
#1034154
b100011 &
b100011 %
#1034158
b1101010 &
b1101010 %
#1034162
b110101 &
b110101 %
#1034166
b10100000 &
b10100000 %
#1034170
b1010000 &
b1010000 %
#1034174
b101000 &
b101000 %
#1034178
b10100 &
b10100 %
#1034182
b1010 &
b1010 %
#1034186
b101 &
b101 %
#1034190
b10000 &
b10000 %
#1034194
b1000 &
b1000 %
#1034198
b100 &
b100 %
#1034202
b10 &
b10 %
#1034206
b1 &
1#
b1 %
#1034210
b0 &
b0 %
0#
0$
#1957762
b10000 &
b10000 %
1$
b10000 !
1"
#1957763
0"
#1957766
b1000 &
b1000 %
#1957770
b100 &
b100 %
#1957774
b10 &
b10 %
#1957778
b1 &
b1 %
1#
#1957782
b0 &
0#
b0 %
0$
#2950017
b10101 !
1"
#2950018
b10101 &
b10101 %
1$
#2950019
0"
#2950022
b1000000 &
b1000000 %
#2950026
b100000 &
b100000 %
#2950030
b10000 &
b10000 %
#2950034
b1000 &
b1000 %
#2950038
b100 &
b100 %
#2950042
b10 &
b10 %
#2950046
b1 &
1#
b1 %
#2950050
b0 &
b0 %
0#
0$
#4500012
