
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 73.61

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: B[0] (input port clocked by core_clock)
Endpoint: S[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 ^ input external delay
     2    0.01    0.00    0.00   25.00 ^ B[0] (in)
                                         B[0] (net)
                  0.00    0.00   25.00 ^ _345_/A (sg13g2_xnor2_1)
     1    0.00    0.02    0.04   25.04 v _345_/Y (sg13g2_xnor2_1)
                                         S[0] (net)
                  0.02    0.00   25.04 v S[0] (out)
                                 25.04   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                        -25.00  -25.00   output external delay
                                -25.00   data required time
-----------------------------------------------------------------------------
                                -25.00   data required time
                                -25.04   data arrival time
-----------------------------------------------------------------------------
                                 50.04   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: A[2] (input port clocked by core_clock)
Endpoint: S[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 ^ input external delay
     4    0.01    0.00    0.00   25.00 ^ A[2] (in)
                                         A[2] (net)
                  0.00    0.00   25.00 ^ _247_/B (sg13g2_xor2_1)
     2    0.01    0.10    0.11   25.11 ^ _247_/X (sg13g2_xor2_1)
                                         _034_ (net)
                  0.10    0.00   25.11 ^ _248_/C (sg13g2_nand3b_1)
     1    0.00    0.06    0.10   25.22 v _248_/Y (sg13g2_nand3b_1)
                                         _035_ (net)
                  0.06    0.00   25.22 v _252_/A2 (sg13g2_o21ai_1)
     6    0.02    0.23    0.21   25.43 ^ _252_/Y (sg13g2_o21ai_1)
                                         _039_ (net)
                  0.23    0.00   25.43 ^ _268_/A1 (sg13g2_a21o_1)
     3    0.01    0.06    0.19   25.62 ^ _268_/X (sg13g2_a21o_1)
                                         _055_ (net)
                  0.06    0.00   25.62 ^ _269_/B2 (sg13g2_a22oi_1)
     2    0.01    0.09    0.08   25.70 v _269_/Y (sg13g2_a22oi_1)
                                         _056_ (net)
                  0.09    0.00   25.70 v _299_/A1 (sg13g2_a21oi_2)
     4    0.01    0.09    0.11   25.81 ^ _299_/Y (sg13g2_a21oi_2)
                                         _086_ (net)
                  0.09    0.00   25.81 ^ _318_/A1 (sg13g2_o21ai_1)
     4    0.01    0.09    0.12   25.93 v _318_/Y (sg13g2_o21ai_1)
                                         _105_ (net)
                  0.09    0.00   25.93 v _327_/A2 (sg13g2_a221oi_1)
     1    0.00    0.11    0.16   26.09 ^ _327_/Y (sg13g2_a221oi_1)
                                         _114_ (net)
                  0.11    0.00   26.09 ^ _335_/A (sg13g2_nor3_1)
     2    0.01    0.06    0.08   26.18 v _335_/Y (sg13g2_nor3_1)
                                         _122_ (net)
                  0.06    0.00   26.18 v _341_/A2 (sg13g2_a21o_1)
     2    0.01    0.04    0.14   26.31 v _341_/X (sg13g2_a21o_1)
                                         _128_ (net)
                  0.04    0.00   26.31 v _437_/A (sg13g2_xnor2_1)
     1    0.00    0.03    0.08   26.39 v _437_/Y (sg13g2_xnor2_1)
                                         S[31] (net)
                  0.03    0.00   26.39 v S[31] (out)
                                 26.39   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                        -25.00  100.00   output external delay
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                -26.39   data arrival time
-----------------------------------------------------------------------------
                                 73.61   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: A[2] (input port clocked by core_clock)
Endpoint: S[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 ^ input external delay
     4    0.01    0.00    0.00   25.00 ^ A[2] (in)
                                         A[2] (net)
                  0.00    0.00   25.00 ^ _247_/B (sg13g2_xor2_1)
     2    0.01    0.10    0.11   25.11 ^ _247_/X (sg13g2_xor2_1)
                                         _034_ (net)
                  0.10    0.00   25.11 ^ _248_/C (sg13g2_nand3b_1)
     1    0.00    0.06    0.10   25.22 v _248_/Y (sg13g2_nand3b_1)
                                         _035_ (net)
                  0.06    0.00   25.22 v _252_/A2 (sg13g2_o21ai_1)
     6    0.02    0.23    0.21   25.43 ^ _252_/Y (sg13g2_o21ai_1)
                                         _039_ (net)
                  0.23    0.00   25.43 ^ _268_/A1 (sg13g2_a21o_1)
     3    0.01    0.06    0.19   25.62 ^ _268_/X (sg13g2_a21o_1)
                                         _055_ (net)
                  0.06    0.00   25.62 ^ _269_/B2 (sg13g2_a22oi_1)
     2    0.01    0.09    0.08   25.70 v _269_/Y (sg13g2_a22oi_1)
                                         _056_ (net)
                  0.09    0.00   25.70 v _299_/A1 (sg13g2_a21oi_2)
     4    0.01    0.09    0.11   25.81 ^ _299_/Y (sg13g2_a21oi_2)
                                         _086_ (net)
                  0.09    0.00   25.81 ^ _318_/A1 (sg13g2_o21ai_1)
     4    0.01    0.09    0.12   25.93 v _318_/Y (sg13g2_o21ai_1)
                                         _105_ (net)
                  0.09    0.00   25.93 v _327_/A2 (sg13g2_a221oi_1)
     1    0.00    0.11    0.16   26.09 ^ _327_/Y (sg13g2_a221oi_1)
                                         _114_ (net)
                  0.11    0.00   26.09 ^ _335_/A (sg13g2_nor3_1)
     2    0.01    0.06    0.08   26.18 v _335_/Y (sg13g2_nor3_1)
                                         _122_ (net)
                  0.06    0.00   26.18 v _341_/A2 (sg13g2_a21o_1)
     2    0.01    0.04    0.14   26.31 v _341_/X (sg13g2_a21o_1)
                                         _128_ (net)
                  0.04    0.00   26.31 v _437_/A (sg13g2_xnor2_1)
     1    0.00    0.03    0.08   26.39 v _437_/Y (sg13g2_xnor2_1)
                                         S[31] (net)
                  0.03    0.00   26.39 v S[31] (out)
                                 26.39   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                        -25.00  100.00   output external delay
                                100.00   data required time
-----------------------------------------------------------------------------
                                100.00   data required time
                                -26.39   data arrival time
-----------------------------------------------------------------------------
                                 73.61   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.16e-06   1.22e-06   3.21e-08   3.41e-06 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.16e-06   1.22e-06   3.21e-08   3.41e-06 100.0%
                          63.3%      35.7%       0.9%
