Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Jun  8 01:08:58 2022
| Host         : mecha-9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpt -pb WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.pb -rpx WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpx -warn_on_violation
| Design       : WORDLE_TOP_LEVEL_SHELL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.568        0.000                      0                 2267        0.056        0.000                      0                 2267        4.500        0.000                       0                   986  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.568        0.000                      0                 2234        0.056        0.000                      0                 2234        4.500        0.000                       0                   986  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.641        0.000                      0                   33        1.164        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.862ns (40.663%)  route 4.176ns (59.337%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.599     5.120    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.002 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.793     7.796    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29][4]
    SLICE_X49Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.920 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.920    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1_n_0
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           1.114     9.246    state_machine/word_loader/douta[26]
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.299     9.545 r  state_machine/word_loader/next_state1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.545    state_machine/word_exist_block/next_state1_carry__2_0[0]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.077 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.234 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.777    11.011    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y39         LUT2 (Prop_lut2_I0_O)        0.324    11.335 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.302    11.637    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.332    11.969 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.159    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X44Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.727    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.862ns (40.663%)  route 4.176ns (59.337%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.599     5.120    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.002 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.793     7.796    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29][4]
    SLICE_X49Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.920 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.920    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1_n_0
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           1.114     9.246    state_machine/word_loader/douta[26]
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.299     9.545 r  state_machine/word_loader/next_state1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.545    state_machine/word_exist_block/next_state1_carry__2_0[0]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.077 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.234 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.777    11.011    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y39         LUT2 (Prop_lut2_I0_O)        0.324    11.335 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.302    11.637    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.332    11.969 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.159    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X44Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.727    state_machine/word_exist_block/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.862ns (40.663%)  route 4.176ns (59.337%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.599     5.120    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.002 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.793     7.796    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29][4]
    SLICE_X49Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.920 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.920    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1_n_0
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           1.114     9.246    state_machine/word_loader/douta[26]
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.299     9.545 r  state_machine/word_loader/next_state1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.545    state_machine/word_exist_block/next_state1_carry__2_0[0]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.077 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.234 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.777    11.011    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y39         LUT2 (Prop_lut2_I0_O)        0.324    11.335 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.302    11.637    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.332    11.969 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.159    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X44Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.727    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.862ns (40.663%)  route 4.176ns (59.337%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.599     5.120    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.002 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.793     7.796    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29][4]
    SLICE_X49Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.920 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.920    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1_n_0
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           1.114     9.246    state_machine/word_loader/douta[26]
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.299     9.545 r  state_machine/word_loader/next_state1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.545    state_machine/word_exist_block/next_state1_carry__2_0[0]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.077 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.234 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.777    11.011    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y39         LUT2 (Prop_lut2_I0_O)        0.324    11.335 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.302    11.637    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.332    11.969 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.159    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X44Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.727    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 2.862ns (39.738%)  route 4.340ns (60.262%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.599     5.120    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.002 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.793     7.796    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29][4]
    SLICE_X49Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.920 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.920    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1_n_0
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           1.114     9.246    state_machine/word_loader/douta[26]
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.299     9.545 r  state_machine/word_loader/next_state1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.545    state_machine/word_exist_block/next_state1_carry__2_0[0]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.077 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.234 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.777    11.011    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y39         LUT2 (Prop_lut2_I0_O)        0.324    11.335 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.656    11.991    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I2_O)        0.332    12.323 r  state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.323    state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0_n_0
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)        0.029    14.961    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 2.535ns (37.348%)  route 4.253ns (62.652%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.599     5.120    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.002 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.793     7.796    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29][4]
    SLICE_X49Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.920 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.920    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1_n_0
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           1.114     9.246    state_machine/word_loader/douta[26]
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.299     9.545 r  state_machine/word_loader/next_state1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.545    state_machine/word_exist_block/next_state1_carry__2_0[0]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.077 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.234 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.777    11.011    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.329    11.340 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2/O
                         net (fo=1, routed)           0.568    11.908    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)       -0.061    14.871    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 2.563ns (39.263%)  route 3.965ns (60.737%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.599     5.120    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.002 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.793     7.796    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29][4]
    SLICE_X49Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.920 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.920    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_1_n_0
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     8.132 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           1.114     9.246    state_machine/word_loader/douta[26]
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.299     9.545 r  state_machine/word_loader/next_state1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.545    state_machine/word_exist_block/next_state1_carry__2_0[0]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.077 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.077    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.234 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           1.057    11.291    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y39         LUT2 (Prop_lut2_I0_O)        0.357    11.648 r  state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.648    state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0_n_0
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.446    14.787    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)        0.075    15.007    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/queue_reg_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 1.076ns (17.248%)  route 5.163ns (82.752%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.545     5.066    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  transmitter/q_size_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  transmitter/q_size_reg[22]/Q
                         net (fo=2, routed)           0.858     6.381    transmitter/q_size_reg[22]
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.505 f  transmitter/Baud_Counter[9]_i_7/O
                         net (fo=1, routed)           1.043     7.547    transmitter/Baud_Counter[9]_i_7_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  transmitter/Baud_Counter[9]_i_5/O
                         net (fo=2, routed)           0.596     8.268    transmitter/Baud_Counter[9]_i_5_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.392 f  transmitter/Baud_Counter[9]_i_1/O
                         net (fo=140, routed)         1.971    10.362    transmitter/Baud_Counter0
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124    10.486 f  transmitter/queue_reg[9][7]_i_3/O
                         net (fo=8, routed)           0.695    11.181    transmitter/queue_reg[9][7]_i_3_n_0
    SLICE_X41Y3          LUT4 (Prop_lut4_I3_O)        0.124    11.305 r  transmitter/queue_reg[9][3]_i_1/O
                         net (fo=1, routed)           0.000    11.305    transmitter/queue_reg[9][3]_i_1_n_0
    SLICE_X41Y3          FDRE                                         r  transmitter/queue_reg_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.447    14.788    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  transmitter/queue_reg_reg[9][3]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X41Y3          FDRE (Setup_fdre_C_D)        0.032    14.973    transmitter/queue_reg_reg[9][3]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/queue_reg_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 1.076ns (17.437%)  route 5.095ns (82.562%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.545     5.066    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  transmitter/q_size_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  transmitter/q_size_reg[22]/Q
                         net (fo=2, routed)           0.858     6.381    transmitter/q_size_reg[22]
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.505 f  transmitter/Baud_Counter[9]_i_7/O
                         net (fo=1, routed)           1.043     7.547    transmitter/Baud_Counter[9]_i_7_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  transmitter/Baud_Counter[9]_i_5/O
                         net (fo=2, routed)           0.596     8.268    transmitter/Baud_Counter[9]_i_5_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.392 f  transmitter/Baud_Counter[9]_i_1/O
                         net (fo=140, routed)         1.971    10.362    transmitter/Baud_Counter0
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124    10.486 f  transmitter/queue_reg[9][7]_i_3/O
                         net (fo=8, routed)           0.627    11.113    transmitter/queue_reg[9][7]_i_3_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I3_O)        0.124    11.237 r  transmitter/queue_reg[9][4]_i_1/O
                         net (fo=1, routed)           0.000    11.237    transmitter/queue_reg[9][4]_i_1_n_0
    SLICE_X43Y2          FDRE                                         r  transmitter/queue_reg_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.448    14.789    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X43Y2          FDRE                                         r  transmitter/queue_reg_reg[9][4]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X43Y2          FDRE (Setup_fdre_C_D)        0.032    14.974    transmitter/queue_reg_reg[9][4]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 transmitter/q_size_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/queue_reg_reg[9][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 1.076ns (17.452%)  route 5.089ns (82.548%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.545     5.066    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  transmitter/q_size_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  transmitter/q_size_reg[22]/Q
                         net (fo=2, routed)           0.858     6.381    transmitter/q_size_reg[22]
    SLICE_X33Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.505 f  transmitter/Baud_Counter[9]_i_7/O
                         net (fo=1, routed)           1.043     7.547    transmitter/Baud_Counter[9]_i_7_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  transmitter/Baud_Counter[9]_i_5/O
                         net (fo=2, routed)           0.596     8.268    transmitter/Baud_Counter[9]_i_5_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.392 f  transmitter/Baud_Counter[9]_i_1/O
                         net (fo=140, routed)         1.971    10.362    transmitter/Baud_Counter0
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124    10.486 f  transmitter/queue_reg[9][7]_i_3/O
                         net (fo=8, routed)           0.622    11.108    transmitter/queue_reg[9][7]_i_3_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I3_O)        0.124    11.232 r  transmitter/queue_reg[9][1]_i_1/O
                         net (fo=1, routed)           0.000    11.232    transmitter/queue_reg[9][1]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  transmitter/queue_reg_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.447    14.788    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X43Y3          FDRE                                         r  transmitter/queue_reg_reg[9][1]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X43Y3          FDRE (Setup_fdre_C_D)        0.032    14.973    transmitter/queue_reg_reg[9][1]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                  3.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 state_machine/send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/Tx_data_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.257%)  route 0.248ns (63.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.553     1.436    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  state_machine/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  state_machine/send_reg/Q
                         net (fo=3, routed)           0.248     1.825    state_machine/send
    SLICE_X33Y20         FDRE                                         r  state_machine/Tx_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.821     1.948    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  state_machine/Tx_data_ready_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.070     1.769    state_machine/Tx_data_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.179%)  route 0.178ns (55.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.565     1.448    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  state_machine/word_exist_block/counter_a_signal_reg[5]/Q
                         net (fo=17, routed)          0.178     1.767    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.878     2.006    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.691    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.568%)  route 0.183ns (56.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.566     1.449    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  state_machine/word_exist_block/counter_a_signal_reg[9]/Q
                         net (fo=17, routed)          0.183     1.773    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.878     2.006    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.691    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.072%)  route 0.194ns (57.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.565     1.448    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  state_machine/word_exist_block/counter_a_signal_reg[6]/Q
                         net (fo=17, routed)          0.194     1.783    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.878     2.006    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.691    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.659%)  route 0.206ns (59.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.565     1.448    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  state_machine/word_exist_block/counter_a_signal_reg[1]/Q
                         net (fo=17, routed)          0.206     1.795    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.878     2.006    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.691    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_2_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.553     1.436    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  state_machine/word_loader/word_chars_reg_reg[2][2]/Q
                         net (fo=1, routed)           0.054     1.631    state_machine/word_loader/word_chars_reg_reg[2][2]
    SLICE_X42Y27         FDRE                                         r  state_machine/word_loader/char_2_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.820     1.947    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  state_machine/word_loader/char_2_out_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.076     1.525    state_machine/word_loader/char_2_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 state_machine/word_exist_block/counter_a_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.105%)  route 0.469ns (76.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.565     1.448    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  state_machine/word_exist_block/counter_a_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  state_machine/word_exist_block/counter_a_signal_reg[2]/Q
                         net (fo=17, routed)          0.469     2.058    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y10         RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.876     2.004    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.943    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 transmitter/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Shift_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.023%)  route 0.303ns (61.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.562     1.445    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  transmitter/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmitter/r_addr_reg[4]/Q
                         net (fo=34, routed)          0.303     1.889    transmitter/sel0[4]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.045     1.934 r  transmitter/Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    transmitter/Shift_Reg[1]
    SLICE_X39Y8          FDRE                                         r  transmitter/Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.831     1.958    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  transmitter/Shift_Reg_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.092     1.801    transmitter/Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 state_machine/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/Tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.044%)  route 0.303ns (61.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  state_machine/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/cnt_reg[3]/Q
                         net (fo=13, routed)          0.303     1.884    state_machine/cnt_reg[3]
    SLICE_X40Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.929 r  state_machine/Tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.929    state_machine/Tx_data[7]_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  state_machine/Tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.825     1.952    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  state_machine/Tx_data_reg[7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.091     1.794    state_machine/Tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 transmitter/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Shift_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.945%)  route 0.304ns (62.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.562     1.445    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  transmitter/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmitter/r_addr_reg[4]/Q
                         net (fo=34, routed)          0.304     1.890    transmitter/sel0[4]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.045     1.935 r  transmitter/Shift_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.935    transmitter/Shift_Reg[2]
    SLICE_X39Y8          FDRE                                         r  transmitter/Shift_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.831     1.958    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  transmitter/Shift_Reg_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y8          FDRE (Hold_fdre_C_D)         0.091     1.800    transmitter/Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y15  state_machine/sol_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y14  state_machine/sol_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y14  state_machine/sol_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y14  state_machine/sol_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y14  state_machine/sol_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y15  state_machine/sol_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y15  state_machine/sol_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y15  state_machine/sol_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y15  state_machine/sol_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y16  state_machine/solution_sig_flipped_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y17  state_machine/num_tries_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y17  state_machine/num_tries_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y15  state_machine/num_tries_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y15  state_machine/num_tries_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y17  state_machine/num_tries_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y12  state_machine/num_tries_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y20  receiver/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y20  receiver/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y20  receiver/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y21  receiver/Rx_Data_Out_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.608ns (16.495%)  route 3.078ns (83.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.859     8.756    state_machine/state_flag[2]
    SLICE_X45Y12         FDCE                                         f  state_machine/num_tries_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.444    14.785    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y12         FDCE                                         r  state_machine/num_tries_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X45Y12         FDCE (Recov_fdce_C_CLR)     -0.613    14.397    state_machine/num_tries_reg[1]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.608ns (16.495%)  route 3.078ns (83.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.859     8.756    state_machine/state_flag[2]
    SLICE_X45Y12         FDCE                                         f  state_machine/num_tries_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.444    14.785    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y12         FDCE                                         r  state_machine/num_tries_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X45Y12         FDCE (Recov_fdce_C_CLR)     -0.613    14.397    state_machine/num_tries_reg[2]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.608ns (16.495%)  route 3.078ns (83.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.859     8.756    state_machine/state_flag[2]
    SLICE_X45Y12         FDCE                                         f  state_machine/num_tries_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.444    14.785    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y12         FDCE                                         r  state_machine/num_tries_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X45Y12         FDCE (Recov_fdce_C_CLR)     -0.613    14.397    state_machine/num_tries_reg[3]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.608ns (16.533%)  route 3.069ns (83.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.850     8.748    state_machine/state_flag[2]
    SLICE_X45Y18         FDCE                                         f  state_machine/num_tries_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.438    14.779    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  state_machine/num_tries_reg[28]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Recov_fdce_C_CLR)     -0.613    14.391    state_machine/num_tries_reg[28]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.608ns (16.533%)  route 3.069ns (83.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.850     8.748    state_machine/state_flag[2]
    SLICE_X45Y18         FDCE                                         f  state_machine/num_tries_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.438    14.779    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  state_machine/num_tries_reg[29]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Recov_fdce_C_CLR)     -0.613    14.391    state_machine/num_tries_reg[29]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.608ns (16.533%)  route 3.069ns (83.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.850     8.748    state_machine/state_flag[2]
    SLICE_X45Y18         FDCE                                         f  state_machine/num_tries_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.438    14.779    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  state_machine/num_tries_reg[31]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Recov_fdce_C_CLR)     -0.613    14.391    state_machine/num_tries_reg[31]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.608ns (17.164%)  route 2.934ns (82.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.715     8.613    state_machine/state_flag[2]
    SLICE_X45Y14         FDCE                                         f  state_machine/num_tries_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.443    14.784    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y14         FDCE                                         r  state_machine/num_tries_reg[11]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X45Y14         FDCE (Recov_fdce_C_CLR)     -0.613    14.396    state_machine/num_tries_reg[11]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.608ns (17.164%)  route 2.934ns (82.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.715     8.613    state_machine/state_flag[2]
    SLICE_X45Y14         FDCE                                         f  state_machine/num_tries_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.443    14.784    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y14         FDCE                                         r  state_machine/num_tries_reg[12]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X45Y14         FDCE (Recov_fdce_C_CLR)     -0.613    14.396    state_machine/num_tries_reg[12]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.608ns (17.180%)  route 2.931ns (82.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.712     8.609    state_machine/state_flag[2]
    SLICE_X45Y17         FDCE                                         f  state_machine/num_tries_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.440    14.781    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y17         FDCE                                         r  state_machine/num_tries_reg[24]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X45Y17         FDCE (Recov_fdce_C_CLR)     -0.613    14.393    state_machine/num_tries_reg[24]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.608ns (17.180%)  route 2.931ns (82.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.549     5.070    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  state_machine/current_state_reg[2]/Q
                         net (fo=62, routed)          1.219     6.745    state_machine/current_state[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.897 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.712     8.609    state_machine/state_flag[2]
    SLICE_X45Y17         FDCE                                         f  state_machine/num_tries_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         1.440    14.781    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y17         FDCE                                         r  state_machine/num_tries_reg[25]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X45Y17         FDCE (Recov_fdce_C_CLR)     -0.613    14.393    state_machine/num_tries_reg[25]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  5.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.139%)  route 0.839ns (81.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.356     2.460    state_machine/state_flag[2]
    SLICE_X43Y17         FDCE                                         f  state_machine/num_tries_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.825     1.952    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X43Y17         FDCE                                         r  state_machine/num_tries_reg[22]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X43Y17         FDCE (Remov_fdce_C_CLR)     -0.159     1.295    state_machine/num_tries_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.139%)  route 0.839ns (81.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.356     2.460    state_machine/state_flag[2]
    SLICE_X43Y17         FDCE                                         f  state_machine/num_tries_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.825     1.952    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X43Y17         FDCE                                         r  state_machine/num_tries_reg[30]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X43Y17         FDCE (Remov_fdce_C_CLR)     -0.159     1.295    state_machine/num_tries_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.936%)  route 0.981ns (84.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.498     2.601    state_machine/state_flag[2]
    SLICE_X43Y16         FDCE                                         f  state_machine/num_tries_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.826     1.953    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDCE                                         r  state_machine/num_tries_reg[17]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y16         FDCE (Remov_fdce_C_CLR)     -0.159     1.296    state_machine/num_tries_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.936%)  route 0.981ns (84.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.498     2.601    state_machine/state_flag[2]
    SLICE_X43Y16         FDCE                                         f  state_machine/num_tries_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.826     1.953    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDCE                                         r  state_machine/num_tries_reg[19]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y16         FDCE (Remov_fdce_C_CLR)     -0.159     1.296    state_machine/num_tries_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.936%)  route 0.981ns (84.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.498     2.601    state_machine/state_flag[2]
    SLICE_X43Y16         FDCE                                         f  state_machine/num_tries_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.826     1.953    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X43Y16         FDCE                                         r  state_machine/num_tries_reg[20]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y16         FDCE (Remov_fdce_C_CLR)     -0.159     1.296    state_machine/num_tries_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/max_tries_reached_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.867%)  route 0.986ns (84.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.503     2.606    state_machine/state_flag[2]
    SLICE_X43Y15         FDCE                                         f  state_machine/max_tries_reached_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.827     1.954    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  state_machine/max_tries_reached_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X43Y15         FDCE (Remov_fdce_C_CLR)     -0.159     1.297    state_machine/max_tries_reached_reg
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.867%)  route 0.986ns (84.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.503     2.606    state_machine/state_flag[2]
    SLICE_X43Y15         FDCE                                         f  state_machine/num_tries_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.827     1.954    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  state_machine/num_tries_reg[15]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X43Y15         FDCE (Remov_fdce_C_CLR)     -0.159     1.297    state_machine/num_tries_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.867%)  route 0.986ns (84.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.503     2.606    state_machine/state_flag[2]
    SLICE_X43Y15         FDCE                                         f  state_machine/num_tries_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.827     1.954    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  state_machine/num_tries_reg[16]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X43Y15         FDCE (Remov_fdce_C_CLR)     -0.159     1.297    state_machine/num_tries_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.186ns (15.061%)  route 1.049ns (84.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.565     2.669    state_machine/state_flag[2]
    SLICE_X45Y15         FDCE                                         f  state_machine/num_tries_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.828     1.955    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y15         FDCE                                         r  state_machine/num_tries_reg[13]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X45Y15         FDCE (Remov_fdce_C_CLR)     -0.159     1.318    state_machine/num_tries_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.186ns (15.061%)  route 1.049ns (84.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.551     1.434    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_machine/current_state_reg[1]/Q
                         net (fo=58, routed)          0.484     2.059    state_machine/current_state[1]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.104 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.565     2.669    state_machine/state_flag[2]
    SLICE_X45Y15         FDCE                                         f  state_machine/num_tries_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=985, routed)         0.828     1.955    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y15         FDCE                                         r  state_machine/num_tries_reg[14]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X45Y15         FDCE (Remov_fdce_C_CLR)     -0.159     1.318    state_machine/num_tries_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  1.351    





