name: ENET
description: LPC54S60x/LPC5460x Ethernet controller
groupName: ENET
source: LPC54S018/LPC54S018.xml v1.0 (MCUX_2.16.100)
registers:
  - name: MAC_CONFIG
    description: MAC configuration register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 32768
    resetMask: 268435327
    fields:
      - name: RE
        description: Receiver Enable When this bit is set, the receiver state machine of the MAC is enabled for receiving frames from the MII.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TE
        description: Transmitter Enable When this bit is set, the transmit state machine of the MAC is enabled for transmission on the MII.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PRELEN
        description: Preamble Length for Transmit packets These bits control the number of preamble bytes that are added to the beginning of every Tx packet.
        bitOffset: 2
        bitWidth: 2
        access: read-write
      - name: DC
        description: Deferral Check When this bit is set, the deferral check function is enabled in the MAC.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: BL
        description: Back-Off Limit The Back-Off limit determines the random integer number (r) of slot time delays (4,096 bit times for 1000 Mbps and 512 bit times for 10/100 Mbps) the MAC waits before rescheduling a transmission attempt during retries after a collision.
        bitOffset: 5
        bitWidth: 2
        access: read-write
      - name: DR
        description: Disable Retry When this bit is set, the MAC will attempt only one transmission.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: DCRS
        description: Disable Carrier Sense During Transmission When this bit is set, the MAC transmitter ignores the MII CRS signal during packet transmission in the half-duplex mode.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: DO
        description: Disable Receive Own When this bit is set, the MAC disables the reception of frames when the gmii_txen_o is asserted in Half-Duplex mode.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: ECRSFD
        description: Enable Carrier Sense Before Transmission in Full-Duplex Mode When this bit is set, the MAC transmitter checks the CRS signal before packet transmission in the full-duplex mode.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: LM
        description: Loopback Mode When this bit is set, the MAC operates in loopback mode at MII.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: DM
        description: Duplex Mode When this bit is set, the MAC operates in a Full-Duplex mode where it can transmit and receive simultaneously.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: FES
        description: 'Speed Indicates the speed in Fast Ethernet (MII) mode: This bit is reserved (RO) by default and is enabled only when RMII/SMII is enabled during configuration.'
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PS
        description: Portselect.
        bitOffset: 15
        bitWidth: 1
        access: read-only
      - name: JE
        description: Jumbo Frame Enable When this bit is set, MAC allows Jumbo frames of 9,018 bytes (9,022 bytes for tagged frames) without reporting a giant frame error in the receive frame status.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: JD
        description: Jabber Disable When this bit is set, the MAC disables the jabber timer on the transmitter, and can transfer frames of up to 16,384 bytes.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: BE
        description: Packet Burst Enable When this bit is set, the MAC allows packet bursting during transmission in the MII half-duplex mode.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: WD
        description: Watchdog Disable When this bit is set, the MAC disables the watchdog timer on the receiver, and can receive frames of up to 16,384 bytes.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: ACS
        description: Automatic Pad or CRC Stripping When this bit is set, the MAC strips the Pad or FCS field on the incoming packets only if the value of the length field is less than 1,536 bytes.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: CST
        description: CRC stripping for Type packets When this bit is set, the last four bytes (FCS) of all packets of Ether type (type field greater than 1,536) are stripped and dropped before forwarding the packet to the application.
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: S2KP
        description: IEEE 802.
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: GPSLCE
        description: Giant Packet Size Limit Control Enable When this bit is set, the MAC considers the value in GPSL field in MAC Ext Configuration register to declare a received packet as Giant packet.
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: IPG
        description: Inter-Packet Gap These bits control the minimum IPG between packets during transmission.
        bitOffset: 24
        bitWidth: 3
        access: read-write
      - name: IPC
        description: Checksum Offload When set, this bit enables the IPv4 header checksum checking and IPv4 or IPv6 TCP, UDP, or ICMP payload checksum checking.
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - name: MAC_EXT_CONFIG
    description: no description available
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 475135
    fields:
      - name: GPSL
        description: Giant Packet Size Limit If the received packet size is greater than the value programmed in this field in units of bytes, the MAC declares the received packet as Giant packet.
        bitOffset: 0
        bitWidth: 14
        access: read-write
      - name: DCRCC
        description: Disable CRC Checking for Received Packets When this bit is set, the MAC receiver does not check the CRC field in the received packets.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: SPEN
        description: Slow Protocol Detection Enable When this bit is set, MAC processes the Slow Protocol packets (Ether Type 0x8809) and provides the Rx status.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: USP
        description: Unicast Slow Protocol Packet Detect When this bit is set, the MAC detects the Slow Protocol packets with unicast address of the station specified in the MAC Address High Table 747 and MAC Address Low Table 748 registers.
        bitOffset: 18
        bitWidth: 1
        access: read-write
  - name: MAC_FRAME_FILTER
    description: MAC frame filter register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2147484665
    fields:
      - name: PR
        description: Promiscuous Mode When this bit is set, the Address Filter module passes all incoming frames regardless of its destination or source address.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: DAIF
        description: DA Inverse Filtering When this bit is set, the Address Check block operates in inverse filtering mode for the DA address comparison for both unicast and multicast frames.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PM
        description: Pass All Multicast When set, this bit indicates that all received frames with a multicast destination address (first bit in the destination address field is '1') are passed.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: DBF
        description: Disable Broadcast Frames When this bit is set, the AFM module filters all incoming broadcast frames.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PCF
        description: Pass Control Frames These bits control the forwarding of all control frames (including unicast and multicast PAUSE frames).
        bitOffset: 6
        bitWidth: 2
        access: read-write
      - name: SAIF
        description: SA Inverse Filtering When this bit is set, the Address Check block operates in the inverse filtering mode for SA address comparison.
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: SAF
        description: Source Address Filter Enable When this bit is set, the MAC compares the SA field of the received packets with the values programmed in the enabled SA registers.
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: RA
        description: Receive all When this bit is set, the MAC Receiver module passes to the Application all frames received irrespective of whether they pass the address filter.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MAC_WD_TIMEROUT
    description: MAC watchdog Timeout register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 271
    fields:
      - name: WTO
        description: Watchdog Timeout When the PWE bit is set and the WD bit of the MAC Configuration register Table 722 is reset, this field is used as watchdog timeout for a received packet.
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: PWE
        description: Programmable Watchdog Enable When this bit is set and the WD bit of the MAC Configuration register Table 722 is reset, the WTO field is used as watchdog timeout for a received packet.
        bitOffset: 8
        bitWidth: 1
        access: read-write
  - name: MAC_VLAN_TAG
    description: MAC vlan tag register
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 65535
    fields:
      - name: VL
        description: VLAN Tag Identifier for Receive Packets.
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: ETV
        description: Enable 12-Bit VLAN Tag Comparison.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: VTIM
        description: VLAN Tag Inverse Match Enable.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: ESVL
        description: Enable S-VLAN.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: ERSVLM
        description: Enable Receive S-VLAN Match.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: DOVLTC
        description: Disable VLAN Type Check.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: EVLS
        description: Enable VLAN Tag Stripping on Receive.
        bitOffset: 21
        bitWidth: 2
        access: read-write
      - name: EVLRXS
        description: Enable VLAN Tag in Rx status.
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: VTHM
        description: Disable VLAN Type Check.
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: EDVLP
        description: Enable Double VLAN Processing.
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: ERIVLT
        description: Enable Inner VLAN Tag.
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: EIVLS
        description: Enable Inner VLAN Tag Stripping on Receive.
        bitOffset: 28
        bitWidth: 2
        access: read-write
      - name: EIVLRXS
        description: Enable Inner VLAN Tag in Rx Status.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - dim: 2
    dimIncrement: 4
    name: MAC_TX_FLOW_CTRL_Q[%s]
    description: Transmit flow control register
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294902003
    fields:
      - name: FCB
        description: Flow Control Busy/Backpressure Activate This register field can be read by the application (Read), can be set to 1 by the application with a register write of 1 (Write Set), and is cleared to 0 by the core (Self Clear).
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TFE
        description: Transmit Flow Control Enable In Full-Duplex mode, when this bit is set, the MAC enables the flow control operation to transmit Pause frames.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PLT
        description: Pause Low Threshold This field configures the threshold of the PAUSE timer at which the input flow control signal is checked for automatic retransmission of PAUSE Frame.
        bitOffset: 4
        bitWidth: 3
        access: read-write
      - name: DZPQ
        description: Disable Zero-Quanta Pause When set, this bit disables the automatic generation of Zero-Quanta Pause Control frames on the deassertion of the flow-control signal from the FIFO layer.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PT
        description: Pause time This field holds the value to be used in the Pause Time field in the transmit control frame.
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: MAC_RX_FLOW_CTRL
    description: Receive flow control register
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: RFE
        description: Receive Flow Control Enable When this bit is set and the MAC is operating in full-duplex mode, the MAC decodes the received Pause packet and disables its transmitter for a specified (Pause) time.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: UP
        description: Unicast Pause Packet Detect A pause packet is processed when it has the unique multicast address specified in the IEEE 802.
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: MAC_TXQ_PRIO_MAP
    description: no description available
    addressOffset: 152
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 65535
    fields:
      - name: PSTQ0
        description: Priorities Selected in Transmit Queue 0 This field holds the priorities assigned to Tx Queue 0 by the software.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: PSTQ1
        description: Priorities Selected in Transmit Queue 1 This bit is similar to the PSTQ0 bit.
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: MAC_RXQ_CTRL0
    description: Receive Queue Control 0 register 0x0000
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXQ0EN
        description: Receive Queue 0 Enable.
        bitOffset: 0
        bitWidth: 2
        access: read-write
      - name: RXQ1EN
        description: Receive Queue 1 Enable.
        bitOffset: 2
        bitWidth: 2
        access: read-write
  - name: MAC_RXQ_CTRL1
    description: Receive Queue Control 0 register 0x0000
    addressOffset: 164
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AVCPQ
        description: AV Untagged Control Packets Queue.
        bitOffset: 0
        bitWidth: 3
        access: read-write
      - name: AVPTPQ
        description: AV PTP Packets Queue.
        bitOffset: 4
        bitWidth: 3
        access: read-write
      - name: UPQ
        description: Untagged Packet Queue.
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: MCBCQ
        description: Multicast and Broadcast Queue.
        bitOffset: 16
        bitWidth: 3
        access: read-write
      - name: MCBCQEN
        description: Multicast and Broadcast Queue Enable.
        bitOffset: 20
        bitWidth: 1
        access: read-write
  - name: MAC_RXQ_CTRL2
    description: Receive Queue Control 0 register 0x0000
    addressOffset: 168
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PSRQ0
        description: Priorities Selected in the Receive Queue 0.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: PSRQ1
        description: Priorities Selected in the Receive Queue 1.
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: PSRQ2
        description: Priorities Selected in the Receive Queue 2.
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: PSRQ3
        description: Priorities Selected in the Receive Queue 3.
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: MAC_INTR_STAT
    description: Interrupt status register 0x0000
    addressOffset: 176
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PHYIS
        description: PHY Interrupt.
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: PMTIS
        description: PMT Interrupt Status.
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: LPIIS
        description: LPI Interrupt Status.
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: TSIS
        description: Timestamp interrupt status.
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: TXSTSIS
        description: Transmit Status Interrupt.
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: RXSTSIS
        description: Receive Status Interrupt.
        bitOffset: 14
        bitWidth: 1
        access: read-only
  - name: MAC_INTR_EN
    description: Interrupt enable register 0x0000
    addressOffset: 180
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PHYIE
        description: PHY Interrupt Enable.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PMTIE
        description: PMT Interrupt Enable.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: LPIIE
        description: LPI Interrupt Enable.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: TSIE
        description: Timestamp Interrupt Enable.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: TXSTSIE
        description: Transmit Status Interrupt Enable.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: RXSTSIS
        description: Receive Status Interrupt Enable.
        bitOffset: 14
        bitWidth: 1
        access: read-write
  - name: MAC_RXTX_STAT
    description: Receive Transmit Status register
    addressOffset: 184
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 319
    fields:
      - name: TJT
        description: PHY Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of PHYIS bit in MAC Interrupt Status register Table 731.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: NCARR
        description: No Carrier When the DTXSTS bit is set in the MTL Operation Mode register Table 758, this bit indicates that the carrier signal from the PHY is not present at the end of preamble transmission.
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: LCARR
        description: Loss of Carrier When the DTXSTS bit is set in the MTL Operation Mode register Table 758, this bit indicates that the loss of carrier occurred during packet transmission, that is, the PHY Carrier signal was inactive for one or more transmission clock periods during packet transmission.
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: EXDEF
        description: Excessive Deferral When the DTXSTS bit is set in the MTL Operation Mode register Table 758 and the DC bit is set in the MAC Configuration register Table 758, this bit indicates that the transmission ended because of excessive deferral of over 24,288 bit times (155,680 when Jumbo packet is enabled).
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: LCOL
        description: Late Collision When the DTXSTS bit is set in the MTL Operation Mode register Table 758, this bit indicates that the packet transmission aborted because a collision occurred after the collision window (64 bytes including Preamble in MII mode).
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: EXCOL
        description: Excessive Collisions When the DTXSTS bit is set in the MTL Operation Mode register Table 758, this bit indicates that the transmission aborted after 16 successive collisions while attempting to transmit the current packet.
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: RWT
        description: Receive Watchdog Timeout This bit is set when a packet with length greater than 2,048 bytes is received (10,240 bytes when Jumbo Packet mode is enabled) and the WD bit is reset in the MAC Configuration register Table 722.
        bitOffset: 8
        bitWidth: 1
        access: read-only
  - name: MAC_PMT_CRTL_STAT
    description: no description available
    addressOffset: 192
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2667578983
    fields:
      - name: PWRDWN
        description: Transmit LPI Entry When this bit is set, it indicates that the MAC Transmitter has entered the LPI state because of the setting of the LPIEN bit.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: MGKPKTEN
        description: Magic Packet Enable.
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: RWKPKTEN
        description: Remote Wake-Up Packet Enable When this bit is set, a power management event is generated when the MAC receives a remote wake-up packet.
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: MGKPRCVD
        description: Magic Packet Received.
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: RWKPRCVD
        description: Remote Wake-Up Packet Received.
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: GLBLUCAST
        description: Global Unicast When this bit set, any unicast packet filtered by the MAC (DAF) address recognition is detected as a remote wake-up packet.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: RWKPFE
        description: Remote Wake-up Packet Forwarding Enable When this bit is set along with RWKPKTEN, the MAC receiver drops all received frames until it receives the expected wake-up frame.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: RWKPTR
        description: Remote Wake-up FIFO Pointer This field gives the current value (0 to 7) of the Remote Wake-up Packet Filter register pointer.
        bitOffset: 24
        bitWidth: 5
        access: read-write
      - name: RWKFILTRST
        description: Remote Wake-Up Packet Filter Register Pointer Reset When this bit is set, the remote wake-up packet filter register pointer is reset to 3'b000.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MAC_RWAKE_FRFLT
    description: Remote wake-up frame filter
    addressOffset: 196
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ADDR
        description: WKUPFMFILTER address.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MAC_LPI_CTRL_STAT
    description: LPI Control and Status Register
    addressOffset: 208
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3867407
    fields:
      - name: TLPIEN
        description: Transmit LPI Entry When this bit is set, it indicates that the MAC Transmitter has entered the LPI state because of the setting of the LPIEN bit.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: TLPIEX
        description: Transmit LPI Exit When this bit is set, it indicates that the MAC transmitter exited the LPI state after the application cleared the LPIEN bit and the LPI TW Timer has expired.
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: RLPIEN
        description: Receive LPI Entry When this bit is set, it indicates that the MAC Receiver has received an LPI pattern and entered the LPI state.
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: RLPIEX
        description: Receive LPI Exit When this bit is set, it indicates that the MAC Receiver has stopped receiving the LPI pattern on the MII interface, exited the LPI state, and resumed the normal reception.
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: TLPIST
        description: Transmit LPI State When this bit is set, it indicates that the MAC is transmitting the LPI pattern on the MII interface.
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: RLPIST
        description: Receive LPI State When this bit is set, it indicates that the MAC is receiving the LPI pattern on the MII interface.
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: LPIEN
        description: LPI Enable When this bit is set, it instructs the MAC Transmitter to enter the LPI state.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PLS
        description: PHY Link Status This bit indicates the link status of the PHY.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: LPITXA
        description: LPI Tx Automate This bit controls the behavior of the MAC when it is entering or coming out of the LPI mode on the Transmit side.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: LPIATE
        description: LPI Timer Enable This bit controls the automatic entry of the MAC Transmitter into and exit out of the LPI state.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: LPITCSE
        description: LPI Tx Clock Stop Enable When this bit is set, the MAC asserts LPI Tx Clock Gating Control signal high after it enters Tx LPI mode to indicate that the Tx clock to MAC can be stopped.
        bitOffset: 21
        bitWidth: 1
        access: read-write
  - name: MAC_LPI_TIMER_CTRL
    description: LPI Timers Control register
    addressOffset: 212
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 67108863
    fields:
      - name: TWT
        description: LPI TW Timer This field specifies the minimum time (in microseconds) for which the MAC waits after it stops transmitting the LPI pattern to the PHY and before it resumes the normal transmission.
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: LST
        description: LPI LS Timer This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY.
        bitOffset: 16
        bitWidth: 10
        access: read-write
  - name: MAC_LPI_ENTR_TIMR
    description: LPI entry Timer register
    addressOffset: 216
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1048568
    fields:
      - name: LPIET
        description: LPI Entry Timer This field specifies the time in microseconds the MAC will wait to enter LPI mode, after it has transmitted all the frames.
        bitOffset: 3
        bitWidth: 17
        access: read-write
  - name: MAC_1US_TIC_COUNTR
    description: no description available
    addressOffset: 220
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4095
    fields:
      - name: TIC_1US_CNTR
        description: 1US TIC Counter The application must program this counter so that the number of clock cycles of CSR clock is 1us.
        bitOffset: 0
        bitWidth: 12
        access: read-write
  - name: MAC_VERSION
    description: MAC version register
    addressOffset: 272
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 8447
    fields:
      - name: SNPVER
        description: NXP defined version.
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: USERVER
        description: User defined version.
        bitOffset: 8
        bitWidth: 8
        access: read-only
  - name: MAC_DBG
    description: MAC debug register
    addressOffset: 276
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 458759
    fields:
      - name: REPESTS
        description: MAC MII Receive Protocol Engine Status When this bit is set, it indicates that the MAC MII receive protocol engine is actively receiving data, and it is not in the Idle state.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: RFCFCSTS
        description: MAC Receive Packet Controller FIFO Status When this bit is set, this field indicates the active state of the small FIFO Read and Write controllers of the MAC Receive Packet Controller module.
        bitOffset: 1
        bitWidth: 2
        access: read-only
      - name: TPESTS
        description: MAC MII Transmit Protocol Engine Status When this bit is set, it indicates that the MAC or MII transmit protocol engine is actively transmitting data, and it is not in the Idle state.
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: TFCSTS
        description: MAC Transmit Packet Controller Status This field indicates the state of the MAC Transmit Packet Controller module.
        bitOffset: 17
        bitWidth: 2
        access: read-only
  - name: MAC_HW_FEAT0
    description: MAC hardware feature register 0x0201
    addressOffset: 284
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MIISEL
        description: 10 or 100 Mbps Support.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: HDSEL
        description: Half-duplex Support.
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: VLHASH
        description: Hash Table Based Filtering option.
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: SMASEL
        description: SMA (MDIO) Interface.
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: RWKSEL
        description: PMT Remote Wake-up Packet Detection.
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: MGKSEL
        description: PMT magic packet detection.
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: MMCSEL
        description: RMON Module Enable.
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: ARPOFFSEL
        description: ARP Offload Enabled.
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: TSSEL
        description: IEEE 1588-2008 Timestamp support .
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: EEESEL
        description: Energy Efficient Ethernet Support .
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: TXCOESEL
        description: Transmit Checksum Offload Support.
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: RXCOESEL
        description: Receive Checksum Offload Support.
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: TSSTSSEL
        description: Timestamp System Time Source.
        bitOffset: 25
        bitWidth: 2
        access: read-only
      - name: ACTPHYSEL
        description: Active PHY Selected.
        bitOffset: 28
        bitWidth: 3
        access: read-only
  - name: MAC_HW_FEAT1
    description: MAC hardware feature register 0x0201
    addressOffset: 288
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXFIFOSIZE
        description: MTL Receive FIFO Size.
        bitOffset: 0
        bitWidth: 5
        access: read-only
      - name: TXFIFOSIZE
        description: MTL Transmit FIFO Size.
        bitOffset: 6
        bitWidth: 5
        access: read-only
      - name: OSTEN
        description: One-Step Timestamping Feature.
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: PTOEN
        description: PTP OffLoad Feature.
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: ADVTHWORD
        description: IEEE 1588 High Word Register Feature.
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: ADDR64
        description: Address width.
        bitOffset: 14
        bitWidth: 2
        access: read-only
      - name: DCBEN
        description: Data Center Bridging feature.
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: SPEN
        description: Split Header Structure feature.
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: TSOEN
        description: TCP Segment Offload Feature.
        bitOffset: 18
        bitWidth: 1
        access: read-only
      - name: DBGMEMA
        description: DMA Debug Register Feature.
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: AVSEL
        description: Audio Video Bridging Feature.
        bitOffset: 20
        bitWidth: 1
        access: read-only
      - name: LPMODEEN
        description: Low Power Mode Feature Support .
        bitOffset: 23
        bitWidth: 1
        access: read-only
      - name: HASHTBLSZ
        description: Hash Table Size.
        bitOffset: 24
        bitWidth: 2
        access: read-only
      - name: L3_L4_FILTER
        description: Total Number of L3 and L4 Filters .
        bitOffset: 27
        bitWidth: 4
        access: read-only
  - name: MAC_HW_FEAT2
    description: MAC hardware feature register 0x0201
    addressOffset: 292
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXQCNT
        description: Number of MTL Receive Queues.
        bitOffset: 0
        bitWidth: 4
        access: read-only
      - name: TXQCNT
        description: Number of MTL Transmit Queues.
        bitOffset: 6
        bitWidth: 4
        access: read-only
      - name: RXCHCNT
        description: Number of DMA Receive Channels.
        bitOffset: 12
        bitWidth: 4
        access: read-only
      - name: TXCHCNT
        description: Number of DMA Transmit Channels.
        bitOffset: 18
        bitWidth: 4
        access: read-only
      - name: PPSOUTNUM
        description: Number of PPS Outputs.
        bitOffset: 24
        bitWidth: 3
        access: read-only
      - name: AUXSNAPNUM
        description: Number of Auxiliary Snapshot Inputs.
        bitOffset: 28
        bitWidth: 3
        access: read-only
  - name: MAC_MDIO_ADDR
    description: MIDO address Register
    addressOffset: 512
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 268402445
    fields:
      - name: MB
        description: MII busy.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: MOC
        description: MII Operation Command.
        bitOffset: 2
        bitWidth: 2
        access: read-write
      - name: CR
        description: CSR Clock Range.
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: NTC
        description: Number of Training Clocks This field controls the number of trailing clock cycles generated on MDC after the end of transmission of MDIO frame.
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: RDA
        description: Register/Device Address These bits select the PHY register in selected PHY device.
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: PA
        description: Physical Layer Address This field indicates which PHY devices (out of 32 devices) the MAC is accessing.
        bitOffset: 21
        bitWidth: 5
        access: read-write
      - name: BTB
        description: Back to Back transactions When this bit is set and the NTC has value greater than 0, then the MAC will inform the completion of a read or write command at the end of frame transfer (before the trailing clocks are transmitted).
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PSE
        description: Preamble Suppression Enable When this bit is set, the SMA will suppress the 32-bit preamble and transmit MDIO frames with only 1 preamble bit.
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - name: MAC_MDIO_DATA
    description: MDIO Data register
    addressOffset: 516
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 65535
    fields:
      - name: MD
        description: MII Data This field contains the 16-bit data value read from the PHY after a Management Read operation or the 16-bit data value to be written to the PHY before a Management Write operation.
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: MAC_ADDR_HIGH
    description: MAC address0 high register
    addressOffset: 768
    size: 32
    access: read-write
    resetValue: 2147549183
    resetMask: 2147614719
    fields:
      - name: A47_32
        description: MAC Address0 [47:32] This field contains the upper 16 bits (47:32) of the 6-byte first MAC address.
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: DCS
        description: DMA Channel Select This field contains the DMA Channel number to which the Rx packet whose DA matches the MAC Address content is routed.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: AE
        description: Address Enable.
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: MAC_ADDR_LOW
    description: MAC address0 low register
    addressOffset: 772
    size: 32
    access: read-write
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: A31_0
        description: MAC Address0 [31:0] This field contains the lower 32 bits of the 6-byte first MAC address.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MAC_TIMESTAMP_CTRL
    description: Time stamp control register
    addressOffset: 2816
    size: 32
    access: read-write
    resetValue: 8192
    resetMask: 285736767
    fields:
      - name: TSENA
        description: Enable Timestamp When this bit is set, the timestamp is added for Transmit and Receive packets.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TSCFUPDT
        description: Fine or Coarse Timestamp Update When this bit is set, the Fine method is used to update system timestamp.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TSINIT
        description: Initialize Timestamp When this bit is set, the system time is initialized (overwritten) with the value specified in the MAC Register 80 (System Time Seconds Update.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: TSUPDT
        description: Update Timestamp When this bit is set, the system time is updated (added or subtracted) with the value specified in MAC System Time Seconds Update Table 753 and MAC System Time Nanoseconds Update Table 754.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: TSTRIG
        description: Enable Timestamp Interrupt Trigger When this bit is set, the timestamp interrupt is generated when the System Time becomes greater than the value written in the Target Time register.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: TADDREG
        description: Update Addend Register When this bit is set, the content of the Timestamp Addend register is updated in the PTP block for fine correction.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: TSENALL
        description: Enable Timestamp for All Packets When this bit is set, the timestamp snapshot is enabled for all packets received by the MAC.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: TSCTRLSSR
        description: Timestamp Digital or Binary Rollover Control When this bit is set, the Timestamp Low register rolls over after 0x3B9AC9FF value (that is, 1 nanosecond accuracy) and increments the timestamp (High) seconds.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: TSVER2ENA
        description: Enable PTP Packet Processing for Version 2 Format When this bit is set, the IEEE 1588 version 2 format is used to process the PTP packets.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: TSIPENA
        description: Enable Processing of PTP over Ethernet Packets When this bit is set, the MAC receiver processes the PTP packets encapsulated directly in the Ethernet packets.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: TSIPV6ENA
        description: Enable Processing of PTP Packets Sent over 1Pv6-UDP When this bit is set, the MAC receiver processes the PTP packets encapsulated in IPv6-UDP packets.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: TSIPV4ENA
        description: Enable Processing of PTP Packets Sent over IPv4-UDP When this bit is set, the MAC receiver processes the PTP packets encapsulated in IPv4-UDP packets.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: TSEVTENA
        description: Enable Timestamp Snapshot for Event Messages When this bit is set, the timestamp snapshot is taken only for event messages (SYNC, Delay_Req, Pdelay_Req, or Pdelay_Resp).
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: TSMSTRENA
        description: Enable Snapshot for Messages Relevant to Master When this bit is set, the snapshot is taken only for the messages that are relevant to the master node.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: SNAPTYPSEL
        description: Select PTP packets for Taking Snapshots These bits, along with Bits 15 and 14, decide the set of PTP packet types for which snapshot needs to be taken.
        bitOffset: 16
        bitWidth: 2
        access: read-write
      - name: TSENMACADDR
        description: Enable MAC Address for PTP Packet Filtering When this bit is set, the DA MAC address (that matches any MAC Address register) is used to filter the PTP packets when PTP is directly sent over Ethernet.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: TXTTSSTSM
        description: Transmit Timestamp Status Mode When this bit is set, the MAC overwrites the earlier transmit timestamp status even if it is not read by the software.
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: AV8021ASMEN
        description: AV 802.
        bitOffset: 28
        bitWidth: 1
        access: read-write
  - name: MAC_SUB_SCND_INCR
    description: Sub-second increment register
    addressOffset: 2820
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 16711680
    fields:
      - name: SSINC
        description: Sub-second increment value.
        bitOffset: 16
        bitWidth: 8
        access: read-write
  - name: MAC_SYS_TIME_SCND
    description: System time seconds register
    addressOffset: 2824
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSS
        description: Time stamp second The value in this field indicates the current value in seconds of the System Time maintained by the MAC.
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: MAC_SYS_TIME_NSCND
    description: System time nanoseconds register
    addressOffset: 2828
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 2147483647
    fields:
      - name: TSSS
        description: Time stamp sub seconds The value in this field has the sub second representation of time, with an accuracy of 0.
        bitOffset: 0
        bitWidth: 31
        access: read-only
  - name: MAC_SYS_TIME_SCND_UPD
    description: no description available
    addressOffset: 2832
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSS
        description: Time stamp second The value in this field indicates the time, in seconds, to be initialized or added to the system time.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MAC_SYS_TIME_NSCND_UPD
    description: no description available
    addressOffset: 2836
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSSS
        description: Time stamp sub seconds The value in this field has the sub second representation of time, with an accuracy of 0.
        bitOffset: 0
        bitWidth: 31
        access: read-write
      - name: ADDSUB
        description: Add or subtract time When this bit is set, the time value is subtracted with the contents of the update register.
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MAC_SYS_TIMESTMP_ADDEND
    description: Time stamp addend register
    addressOffset: 2840
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSAR
        description: Time stamp addend This register indicates the 32-bit time value to be added to the Accumulator register to achieve time synchronization.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MAC_SYS_TIME_HWORD_SCND
    description: no description available
    addressOffset: 2844
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 65535
    fields:
      - name: TSHWR
        description: Time stamp higher word Contains the most significant 16-bits of the Time stamp seconds value.
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: MAC_SYS_TIMESTMP_STAT
    description: Time stamp status register
    addressOffset: 2848
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 1
    fields:
      - name: TSSOVF
        description: Time stamp seconds overflow When set, indicates that the seconds value of the Time stamp has overflowed beyond 0xFFFF_FFFF.
        bitOffset: 0
        bitWidth: 1
        access: read-only
  - name: MAC_Tx_TIMESTAMP_STATUS_NANOSECONDS
    description: Tx timestamp status nanoseconds
    addressOffset: 2864
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXTSSTSLO
        description: Transmit timestamp status low.
        bitOffset: 0
        bitWidth: 31
        access: read-only
      - name: TXTSSTSMIS
        description: Transmit timestamp status missed.
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: MAC_Tx_TIMESTAMP_STATUS_SECONDS
    description: Tx timestamp status seconds
    addressOffset: 2868
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXTSSTSHI
        description: Transmit timestamp status high.
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND
    description: Timestamp ingress correction
    addressOffset: 2904
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSIC
        description: Transmit ingress correction.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND
    description: Timestamp egress correction
    addressOffset: 2908
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSEC
        description: Transmit egress correction.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MTL_OP_MODE
    description: MTL Operation Mode Register
    addressOffset: 3072
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 870
    fields:
      - name: DTXSTS
        description: Drop Transmit Status When this bit is set, the Tx packet status received from the MAC is dropped in the MTL.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: RAA
        description: Receive Arbitration Algorithm This field is used to select the arbitration algorithm for the Rx side.
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: SCHALG
        description: 'Tx Scheduling Algorithm This field indicates the algorithm for Tx scheduling: 0x00: WRR algorithm 0x1: Reserved 0x2: Reserved 0x3: Strict priority algorithm.'
        bitOffset: 5
        bitWidth: 2
        access: read-write
      - name: CNTPRST
        description: Counters Preset When this bit is set, MTL TxQ0 Underflow register (Table 762) and MTL_TxQ1_Underflow (Table 762) registers are initialized/preset to 0x7F0.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: CNTCLR
        description: Counters Reset When this bit is set, all counters are reset.
        bitOffset: 9
        bitWidth: 1
        access: read-write
  - name: MTL_INTR_STAT
    description: MTL Interrupt Status register
    addressOffset: 3104
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 3
    fields:
      - name: Q0IS
        description: Queue 0 Interrupt status This bit indicates that there is an interrupt from Queue 0.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: Q1IS
        description: Queue 1 Interrupt status This bit indicates that there is an interrupt from Queue 1.
        bitOffset: 1
        bitWidth: 1
        access: read-only
  - name: MTL_RXQ_DMA_MAP
    description: MTL Receive Queue and DMA Channel Mapping register
    addressOffset: 3120
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4369
    fields:
      - name: Q0MDMACH
        description: 'Queue 0 Mapped to DMA Channel This field controls the routing of the packet received in Queue 0 to the DMA channel: 0: DMA Channel 0 1: DMA Channel 1 This field is valid when the Q0DDMACH field is reset.'
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: Q0DDMACH
        description: Queue 0 Enabled for DA-based DMA Channel Selection When set, this bit indicates that the packets received in Queue 0 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4 filter registers, or the Ethernet DA address.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: Q1MDMACH
        description: 'Queue 1 Mapped to DMA Channel This field controls the routing of the received packet in Queue 1 to the DMA channel: 0: DMA Channel 0 1: DMA Channel 1 This field is valid when the Q1DDMACH field is reset.'
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: Q1DDMACH
        description: Queue 1 Enabled for DA-based DMA Channel Selection When set, this bit indicates that the packets received in Queue 1 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4 filter registers, or the Ethernet DA address.
        bitOffset: 12
        bitWidth: 1
        access: read-write
  - dim: 2
    dimIncrement: 64
    name: MTL_QUEUE[%s]
    description: no description available
    addressOffset: 3328
    registers:
      - name: MTL_TXQx_OP_MODE
        description: MTL TxQx Operation Mode register
        addressOffset: 0
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 458879
        fields:
          - name: FTQ
            description: Flush Transmit Queue When this bit is set, the Tx queue controller logic is reset to its default values.
            bitOffset: 0
            bitWidth: 1
            access: read-write
          - name: TSF
            description: Transmit Store and Forward When this bit is set, the transmission starts when a full packet resides in the MTL Tx queue.
            bitOffset: 1
            bitWidth: 1
            access: read-write
          - name: TXQEN
            description: Transmit Queue Enable This field is used to enable/disable the transmit queue 0.
            bitOffset: 2
            bitWidth: 2
            access: read-write
          - name: TTC
            description: Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue.
            bitOffset: 4
            bitWidth: 3
            access: read-write
          - name: TQS
            description: Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes.
            bitOffset: 16
            bitWidth: 3
            access: read-write
      - name: MTL_TXQx_UNDRFLW
        description: MTL TxQx Underflow register
        addressOffset: 4
        size: 32
        access: read-only
        resetValue: 0
        resetMask: 4095
        fields:
          - name: UFFRMCNT
            description: Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow.
            bitOffset: 0
            bitWidth: 11
            access: read-only
          - name: UFCNTOVF
            description: Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows, that is, it has crossed the maximum count.
            bitOffset: 11
            bitWidth: 1
            access: read-only
      - name: MTL_TXQx_DBG
        description: MTL TxQx Debug register
        addressOffset: 8
        size: 32
        access: read-only
        resetValue: 0
        resetMask: 7798847
        fields:
          - name: TXQPAUSED
            description: 'Transmit Queue in Pause When this bit is high and the Rx flow control is enabled, it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: - Reception of the PFC packet for the priorities assigned to the Tx Queue when PFC is enabled - Reception of 802.'
            bitOffset: 0
            bitWidth: 1
            access: read-only
          - name: TRCSTS
            description: 'MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller: 00: Idle state 01: Read state (transferring data to the MAC transmitter) 10: Waiting for pending Tx Status from the MAC transmitter 11: Flushing the Tx queue because of the Packet Abort request from the MAC.'
            bitOffset: 1
            bitWidth: 2
            access: read-only
          - name: TWCSTS
            description: MTL Tx Queue Write Controller Status When high, this bit indicates that the MTL Tx Queue Write Controller is active, and it is transferring the data to the Tx Queue.
            bitOffset: 3
            bitWidth: 1
            access: read-only
          - name: TXQSTS
            description: MTL Tx Queue Not Empty Status When this bit is high, it indicates that the MTL Tx Queue is not empty and some data is left for transmission.
            bitOffset: 4
            bitWidth: 1
            access: read-only
          - name: TXSTSFSTS
            description: MTL Tx Status FIFO Full Status When high, this bit indicates that the MTL Tx Status FIFO is full.
            bitOffset: 5
            bitWidth: 1
            access: read-only
          - name: PTXQ
            description: Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue.
            bitOffset: 16
            bitWidth: 3
            access: read-only
          - name: STSXSTSF
            description: Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue.
            bitOffset: 20
            bitWidth: 3
            access: read-only
      - name: MTL_TXQx_ETS_CTRL
        description: MTL TxQx ETS control register, only TxQ1 support
        addressOffset: 16
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 124
        fields:
          - name: AVALG
            description: AV Algorithm.
            bitOffset: 2
            bitWidth: 1
            access: read-write
          - name: CC
            description: Credit Control.
            bitOffset: 3
            bitWidth: 1
            access: read-write
          - name: SLC
            description: Credit Control.
            bitOffset: 4
            bitWidth: 3
            access: read-only
      - name: MTL_TXQx_ETS_STAT
        description: MTL TxQx ETS Status register
        addressOffset: 20
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 16777215
        fields:
          - name: ABS
            description: Average Bits per Slot.
            bitOffset: 0
            bitWidth: 24
            access: read-only
      - name: MTL_TXQx_QNTM_WGHT
        description: no description available
        addressOffset: 24
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 2097151
        fields:
          - name: ISCQW
            description: Average Bits per Slot.
            bitOffset: 0
            bitWidth: 21
            access: read-write
      - name: MTL_TXQx_SNDSLP_CRDT
        description: MTL TxQx SendSlopCredit register, only TxQ1 support
        addressOffset: 28
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 16777215
        fields:
          - name: SSC
            description: sendSlopeCredit.
            bitOffset: 0
            bitWidth: 14
            access: read-write
      - name: MTL_TXQx_HI_CRDT
        description: MTL TxQx hiCredit register, only TxQ1 support
        addressOffset: 32
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 536870911
        fields:
          - name: HC
            description: hiCredit.
            bitOffset: 0
            bitWidth: 29
            access: read-write
      - name: MTL_TXQx_LO_CRDT
        description: MTL TxQx loCredit register, only TxQ1 support
        addressOffset: 36
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 536870911
        fields:
          - name: LC
            description: loCredit.
            bitOffset: 0
            bitWidth: 29
            access: read-write
      - name: MTL_TXQx_INTCTRL_STAT
        description: no description available
        addressOffset: 44
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 16843523
        fields:
          - name: TXUNFIS
            description: Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet.
            bitOffset: 0
            bitWidth: 1
            access: read-write
          - name: ABPSIS
            description: Average Bits Per Slot Interrupt Status When set, this bit indicates that the MAC has updated the ABS value.
            bitOffset: 1
            bitWidth: 1
            access: read-write
          - name: TXUIE
            description: Transmit Queue Underflow Interrupt Enable When this bit is set, the Transmit Queue Underflow interrupt is enabled.
            bitOffset: 8
            bitWidth: 1
            access: read-write
          - name: ABPSIE
            description: Average Bits Per Slot Interrupt Enable When this bit is set, the MAC asserts the interrupt when the average bits per slot status is updated.
            bitOffset: 9
            bitWidth: 1
            access: read-write
          - name: RXOVFIS
            description: Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet.
            bitOffset: 16
            bitWidth: 1
            access: read-write
          - name: RXOIE
            description: Receive Queue Overflow Interrupt Enable When this bit is set, the Receive Queue Overflow interrupt is enabled.
            bitOffset: 24
            bitWidth: 1
            access: read-write
      - name: MTL_RXQx_OP_MODE
        description: MTL RxQx Operation Mode register
        addressOffset: 48
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 7340155
        fields:
          - name: RTC
            description: 'Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): 00: 64 01: 32 10: 96 11: 128 The packet received is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold.'
            bitOffset: 0
            bitWidth: 2
            access: read-write
          - name: FUP
            description: Forward Undersized Good Packets When this bit is set, the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes), including pad-bytes and CRC.
            bitOffset: 3
            bitWidth: 1
            access: read-write
          - name: FEP
            description: Forward Error Packets When this bit is reset, the Rx queue drops packets with error status (CRC error, Mll_ER, watchdog timeout, or overflow).
            bitOffset: 4
            bitWidth: 1
            access: read-write
          - name: RSF
            description: Receive Queue Store and Forward When this bit is set, the ethernet block on this chip reads a packet from the Rx queue only after the complete packet has been written to it, ignoring the RTC field of this register.
            bitOffset: 5
            bitWidth: 1
            access: read-write
          - name: DIS_TCP_EF
            description: Disable Dropping of TCP/IP Checksum Error Packets When this bit is set, the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine.
            bitOffset: 6
            bitWidth: 1
            access: read-write
          - name: RQS
            description: This field indicates the size of the allocated Receive queues in blocks of 256 bytes.
            bitOffset: 20
            bitWidth: 3
            access: read-write
      - name: MTL_RXQx_MISSPKT_OVRFLW_CNT
        description: MTL RxQx Missed Packet Overflow Counter register
        addressOffset: 52
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 4095
        fields:
          - name: OVFPKTCNT
            description: Overflow Packet Counter This field indicates the number of packets discarded by the Ethernet block because of Receive queue overflow.
            bitOffset: 0
            bitWidth: 11
            access: read-only
          - name: OVFCNTOVF
            description: Overflow Counter Overflow Bit When set, this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit.
            bitOffset: 11
            bitWidth: 1
            access: read-only
      - name: MTL_RXQx_DBG
        description: MTL RxQx Debug register
        addressOffset: 56
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 1073676343
        fields:
          - name: RWCSTS
            description: MTL Rx Queue Write Controller Active Status When high, this bit indicates that the MTL Rx queue Write controller is active, and it is transferring a received packet to the Rx Queue.
            bitOffset: 0
            bitWidth: 1
            access: read-only
          - name: RRCSTS
            description: 'MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller: 00: Idle state 01: Reading packet data 10: Reading packet status (or timestamp) 11: Flushing the packet data and status.'
            bitOffset: 1
            bitWidth: 2
            access: read-only
          - name: RXQSTS
            description: 'MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue: 0x0: Rx Queue empty 0x1: Rx Queue fill-level below flow-control deactivate threshold 0x2: Rx Queue fill-level above flow-control activate threshold 0x3: Rx Queue full.'
            bitOffset: 4
            bitWidth: 2
            access: read-only
          - name: PRXQ
            description: Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue.
            bitOffset: 16
            bitWidth: 14
            access: read-only
      - name: MTL_RXQx_CTRL
        description: MTL RxQx Control register
        addressOffset: 60
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 15
        fields:
          - name: RXQ_WEGT
            description: Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0.
            bitOffset: 0
            bitWidth: 3
            access: read-write
          - name: RXQ_FRM_ARBIT
            description: Receive Queue Packet Arbitration When this bit is set, the The ethernet block drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue.
            bitOffset: 3
            bitWidth: 1
            access: read-write
  - name: DMA_MODE
    description: DMA mode register
    addressOffset: 4096
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 30751
    fields:
      - name: SWR
        description: Software Reset When this bit is set, the MAC and the OMA controller reset the logic and all internal registers of the OMA, MTL, and MAC.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: DA
        description: 'DMA Tx or Rx Arbitration Scheme This bit specifies the arbitration scheme between the Transmit and Receive paths of all channels: The Tx path has priority over the Rx path when the TXPR bit is set.'
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TAA
        description: Transmit Arbitration Algorithm This field is used to select the arbitration algorithm for the Transmit side when multiple Tx DMAs are selected.
        bitOffset: 2
        bitWidth: 3
        access: read-write
      - name: TXPR
        description: Transmit Priority When set, this bit indicates that the Tx DMA has higher priority than the Rx DMA during arbitration for the system-side bus.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PR
        description: Priority Ratio These bits control the priority ratio in weighted round-robin arbitration between the Rx DMA and Tx DMA.
        bitOffset: 12
        bitWidth: 3
        access: read-write
  - name: DMA_SYSBUS_MODE
    description: DMA System Bus mode
    addressOffset: 4100
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 53249
    fields:
      - name: FB
        description: Fixed Burst Length When this bit is set to 1, the AHB master will initiate burst transfers of specified length (INCRx or SINGLE).
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: AAL
        description: Address-Aligned Beats When this bit is set to 1, the AHB master performs address-aligned burst transfers on Read and Write channels.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: MB
        description: Mixed Burst When this bit is set high and the FB bit is low, the AHB master performs undefined bursts transfers (INCR) for burst length of 16 or more.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: RB
        description: Rebuild INCRx Burst When this bit is set high and the AHB master gets SPLIT, RETRY, or EarlyBurst Termination (EBT) response, the AHB master interface rebuilds the pending beats of any initiated burst transfer with INCRx and SINGLEtransfers.
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: DMA_INTR_STAT
    description: DMA Interrupt status
    addressOffset: 4104
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 196611
    fields:
      - name: DC0IS
        description: DMA Channel 0 Interrupt Status This bit indicates an interrupt event in DMA Channel 0.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: DC1IS
        description: DMA Channel 1 Interrupt Status This bit indicates an interrupt event in DMA Channel 1.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: MTLIS
        description: MTL Interrupt Status This bit indicates an interrupt event in the MTL.
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: MACIS
        description: MAC Interrupt Status This bit indicates an interrupt event in the MAC.
        bitOffset: 17
        bitWidth: 1
        access: read-only
  - name: DMA_DBG_STAT
    description: DMA Debug Status
    addressOffset: 4108
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 16776961
    fields:
      - name: AHSTS
        description: AHB Master Status When high, this bit indicates that the AHB master FSMs are in the non-idle state.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: RPS0
        description: 'DMA Channel 0 Receive Process State This field indicates the Rx DMA FSM state for Channel 0: 0x0: Stopped (Reset or Stop Receive Command issued) 0x1: Running (Fetching Rx Transfer ) 0x2: Reserved 0x3: Running (Waiting for Rx packet) 0x4: Suspended (Rx Unavailable) 0x5: Running (Closing the Rx) 0x6: Timestamp write state 0x7: Running (Transferring the received packet data from the Rx buffer to the system memory) This field does not generate an interrupt.'
        bitOffset: 8
        bitWidth: 4
        access: read-only
      - name: TPS0
        description: 'DMA Channel 0 Transmit Process State This field indicates the Tx DMA FSM state for Channel 0: 000: Stopped (Reset or Stop Transmit Command issued) 0x1: Running (Fetching Tx Transfer) 0x2: Running (Waiting for status) 0x3: Running (Reading Data from system memory buffer and queuing it to the Tx buffer (Tx FIFO)) 0x4: Timestamp write state 0x5: Reserved for future use 0x6: Suspended (Tx Unavailable or Tx Buffer Underflow) 0x7: Running (Closing Tx ) This field does not generate an interrupt.'
        bitOffset: 12
        bitWidth: 4
        access: read-only
      - name: RPS1
        description: DMA Channel 1 Receive Process State This field indicates the Rx DMA FSM state for Channel 1.
        bitOffset: 16
        bitWidth: 4
        access: read-only
      - name: TPS1
        description: DMA Channel 1 Transmit Process State This field indicates the Tx DMA FSM state for Channel 1.
        bitOffset: 20
        bitWidth: 4
        access: read-only
  - dim: 2
    dimIncrement: 128
    name: DMA_CH[%s]
    description: no description available
    addressOffset: 4352
    registers:
      - name: DMA_CHx_CTRL
        description: DMA Channelx Control
        addressOffset: 0
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 1900544
        fields:
          - name: PBLx8
            description: 8xPBL mode When this bit is set, the PBL value programmed in Bits[21:16] in DMA Channel Transmit Control Table 780 is multiplied eight times.
            bitOffset: 16
            bitWidth: 1
            access: read-write
          - name: DSL
            description: Skip Length This bit specifies the Word, Dword, or Lword number (depending on the 32- bit, 64-bit, or 128-bit bus) to skip between two unchained s.
            bitOffset: 18
            bitWidth: 3
            access: read-write
      - name: DMA_CHx_TX_CTRL
        description: DMA Channelx Transmit Control
        addressOffset: 4
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 4128799
        fields:
          - name: ST
            description: Start or Stop Transmission Command When this bit is set, transmission is placed in the Running state.
            bitOffset: 0
            bitWidth: 1
            access: read-write
          - name: TCW
            description: Transmit Channel Weight This field indicates the weight assigned to the corresponding Transmit channel.
            bitOffset: 1
            bitWidth: 3
            access: read-write
          - name: OSF
            description: Operate on Second Frame When this bit is set, it instructs the DMA to process the second packet of the Transmit data even before the status for the first packet is obtained.
            bitOffset: 4
            bitWidth: 1
            access: read-write
          - name: TxPBL
            description: Transmit Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA data transfer.
            bitOffset: 16
            bitWidth: 6
            access: read-write
      - name: DMA_CHx_RX_CTRL
        description: DMA Channelx Receive Control
        addressOffset: 8
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 2151645177
        fields:
          - name: SR
            description: Start or Stop Receive When this bit is set, the DMA tries to acquire the from the receive list and processes the incoming packets.
            bitOffset: 0
            bitWidth: 1
            access: read-write
          - name: RBSZ
            description: Receive Buffer size This field indicates the size of the Rx buffers specified in bytes.
            bitOffset: 3
            bitWidth: 12
            access: read-write
          - name: RxPBL
            description: Receive Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA data transfer.
            bitOffset: 16
            bitWidth: 6
            access: read-write
          - name: RPF
            description: DMA Rx Channel 0 Packet Flush When this bit is set to 1, the DMA will automatically flush the packet from the Rx Queues destined to DMA Rx Channel 0 when the DMA Rx Channel 0 is stopped after a system bus error has occurred.
            bitOffset: 31
            bitWidth: 1
            access: read-write
      - name: DMA_CHx_TXDESC_LIST_ADDR
        description: no description available
        addressOffset: 20
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 4294967292
        fields:
          - name: STL
            description: Start of transmit list This field contains the base address of the first in the Transmit list.
            bitOffset: 2
            bitWidth: 30
            access: read-write
      - name: DMA_CHx_RXDESC_LIST_ADDR
        description: no description available
        addressOffset: 28
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 4294967292
        fields:
          - name: SRL
            description: Start of receive list This field contains the base address of the First in the Receive list.
            bitOffset: 2
            bitWidth: 30
            access: read-write
      - name: DMA_CHx_TXDESC_TAIL_PTR
        description: no description available
        addressOffset: 32
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 4294967292
        fields:
          - name: TDTP
            description: Transmit Tail Pointer This field contains the tail pointer for the Tx ring.
            bitOffset: 2
            bitWidth: 30
            access: read-write
      - name: DMA_CHx_RXDESC_TAIL_PTR
        description: no description available
        addressOffset: 40
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 4294967292
        fields:
          - name: RDTP
            description: Receive Tail Pointer This field contains the tail pointer for the Rx ring.
            bitOffset: 2
            bitWidth: 30
            access: read-write
      - name: DMA_CHx_TXDESC_RING_LENGTH
        description: no description available
        addressOffset: 44
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 1023
        fields:
          - name: TDRL
            description: Transmit Ring Length This field sets the maximum number of Tx descriptors in the circular ring.
            bitOffset: 0
            bitWidth: 10
            access: read-write
      - name: DMA_CHx_RXDESC_RING_LENGTH
        description: Channelx Rx descriptor Ring Length
        addressOffset: 48
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 1023
        fields:
          - name: RDRL
            description: Receive Ring Length This register sets the maximum number of Rx descriptors in the circular ring.
            bitOffset: 0
            bitWidth: 10
            access: read-write
      - name: DMA_CHx_INT_EN
        description: Channelx Interrupt Enable
        addressOffset: 52
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 57287
        fields:
          - name: TIE
            description: Transmit interrupt enable When this bit is set with Normal Interrupt Summary Enable (bit 16 in this register), Transmit Interrupt is enabled.
            bitOffset: 0
            bitWidth: 1
            access: read-write
          - name: TSE
            description: Transmit stopped enable When this bit is set with Abnormal Interrupt Summary Enable (bit 15 in this register), Transmission Stopped Interrupt is enabled.
            bitOffset: 1
            bitWidth: 1
            access: read-write
          - name: TBUE
            description: Transmit buffer unavailable enable When this bit is set with Normal Interrupt Summary Enable (bit 16 in this register), Transmit Buffer Unavailable Interrupt is enabled.
            bitOffset: 2
            bitWidth: 1
            access: read-write
          - name: RIE
            description: Receive interrupt enable When this bit is set with Normal Interrupt Summary Enable (bit 16 in this register), Receive Interrupt is enabled.
            bitOffset: 6
            bitWidth: 1
            access: read-write
          - name: RBUE
            description: Receive buffer unavailable enable When this bit is set with Abnormal Interrupt Summary Enable (bit 15 in this register), Receive Buffer Unavailable Interrupt is enabled.
            bitOffset: 7
            bitWidth: 1
            access: read-write
          - name: RSE
            description: Received stopped enable When this bit is set with Abnormal Interrupt Summary Enable (bit 15 in this register), Receive Stopped Interrupt is enabled.
            bitOffset: 8
            bitWidth: 1
            access: read-write
          - name: RWTE
            description: Receive watchdog timeout enable When this bit is set with Abnormal Interrupt Summary Enable (bit 15 in this register), the Receive Watchdog Timeout Interrupt is enabled.
            bitOffset: 9
            bitWidth: 1
            access: read-write
          - name: ETIE
            description: Early transmit interrupt enable When this bit is set with an Abnormal Interrupt Summary Enable (bit 15 in this register), Early Transmit Interrupt is enabled.
            bitOffset: 10
            bitWidth: 1
            access: read-write
          - name: ERIE
            description: Early receive interrupt enable When this bit is set with Normal Interrupt Summary Enable (bit 16 in this register), Early Receive Interrupt is enabled.
            bitOffset: 11
            bitWidth: 1
            access: read-write
          - name: FBEE
            description: Fatal bus error enable When this bit is set with Abnormal Interrupt Summary Enable (bit 15 in this register), the Fatal Bus Error Interrupt is enabled.
            bitOffset: 12
            bitWidth: 1
            access: read-write
          - name: AIE
            description: Abnormal interrupt summary enable When this bit is set, an Abnormal Interrupt summary is enabled.
            bitOffset: 14
            bitWidth: 1
            access: read-write
          - name: NIE
            description: Normal interrupt summary enable When this bit is set, a normal interrupt is enabled.
            bitOffset: 15
            bitWidth: 1
            access: read-write
      - name: DMA_CHx_RX_INT_WDTIMER
        description: Receive Interrupt Watchdog Timer
        addressOffset: 56
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 255
        fields:
          - name: RIWT
            description: Receive Interrupt Watchdog Timer Count Indicates the number of system clock cycles multiplied by 256 for which the watchdog timer is set.
            bitOffset: 0
            bitWidth: 8
            access: read-write
      - name: DMA_CHx_SLOT_FUNC_CTRL_STAT
        description: Slot Function Control and Status
        addressOffset: 60
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 983043
        fields:
          - name: ESC
            description: Enable Slot Comparison When set, this bit enables the checking of the slot numbers programmed in the Tx descriptor with the current reference given in the RSN field.
            bitOffset: 0
            bitWidth: 1
            access: read-write
          - name: ASC
            description: Advance Slot Check When set, this bit enables the D MA to fetch the data from the buffer when the slot number (SLOTNUM) programmed in the Tx descriptor is equal to the reference slot number given in the RSN field or, ahead of the reference slot number by up to two slots This bit is applicable only when the ESC bit is set.
            bitOffset: 1
            bitWidth: 1
            access: read-write
          - name: RSN
            description: Reference Slot Number This field gives the current value of the reference slot number in the DMA.
            bitOffset: 16
            bitWidth: 4
            access: read-only
      - name: DMA_CHx_CUR_HST_TXDESC
        description: Channelx Current Host Transmit descriptor
        addressOffset: 68
        size: 32
        access: read-only
        resetValue: 0
        resetMask: 4294967295
        fields:
          - name: HTD
            description: Host Transmit descriptor Address Pointer Cleared on Reset.
            bitOffset: 0
            bitWidth: 32
            access: read-only
      - name: DMA_CHx_CUR_HST_RXDESC
        description: no description available
        addressOffset: 76
        size: 32
        access: read-only
        resetValue: 0
        resetMask: 4294967295
        fields:
          - name: HRD
            description: Host Receive descriptor Address Pointer Cleared on Reset.
            bitOffset: 0
            bitWidth: 32
            access: read-only
      - name: DMA_CHx_CUR_HST_TXBUF
        description: no description available
        addressOffset: 84
        size: 32
        access: read-only
        resetValue: 0
        resetMask: 4294967295
        fields:
          - name: HTB
            description: Host Transmit Buffer Address Pointer Cleared on Reset.
            bitOffset: 0
            bitWidth: 32
            access: read-only
      - name: DMA_CHx_CUR_HST_RXBUF
        description: Channelx Current Application Receive Buffer Address
        addressOffset: 92
        size: 32
        access: read-only
        resetValue: 0
        resetMask: 4294967295
        fields:
          - name: HRB
            description: Host Receive Buffer Address Pointer Cleared on Reset.
            bitOffset: 0
            bitWidth: 32
            access: read-only
      - name: DMA_CHx_STAT
        description: Channelx DMA status register
        addressOffset: 96
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 516039
        fields:
          - name: TI
            description: Transmit Interrupt This bit indicates that the packet transmission is complete.
            bitOffset: 0
            bitWidth: 1
            access: read-write
          - name: TPS
            description: Transmit Process Stopped This bit is set when the transmission is stopped.
            bitOffset: 1
            bitWidth: 1
            access: read-write
          - name: TBU
            description: Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the transmit list, and the DMA cannot acquire it.
            bitOffset: 2
            bitWidth: 1
            access: read-write
          - name: RI
            description: Receive Interrupt This bit indicates that the packet reception is complete.
            bitOffset: 6
            bitWidth: 1
            access: read-write
          - name: RBU
            description: Receive Buffer Unavailable This bit indicates that the application owns the next in the receive list, and the DMA cannot acquire it.
            bitOffset: 7
            bitWidth: 1
            access: read-write
          - name: RPS
            description: Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state.
            bitOffset: 8
            bitWidth: 1
            access: read-write
          - name: RWT
            description: Receive Watchdog time out This bit is asserted when a packet with length greater than 2,048 bytes (10,240 bytes when Jumbo Packet mode is enabled) is received.
            bitOffset: 9
            bitWidth: 1
            access: read-write
          - name: ETI
            description: Early Transmit Interrupt This bit indicates that the packet to be transmitted is fully transferred to the MTL Tx FIFO.
            bitOffset: 10
            bitWidth: 1
            access: read-write
          - name: ERI
            description: Early Receive Interrupt This bit indicates that the DMA filled the first data buffer of the packet.
            bitOffset: 11
            bitWidth: 1
            access: read-write
          - name: FBE
            description: Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field).
            bitOffset: 12
            bitWidth: 1
            access: read-write
          - name: AIS
            description: 'Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the DMA Channel Interrupt Enable register Table 778: Bit 1: Transmit Process Stopped Bit 7: Receive Buffer Unavailable Bit 8: Receive Process Stopped Bit 10: Ear1y Transmit Interrupt Bit 12: Fatal Bus Error Only unmasked bits affect the Abnormal Interrupt Summary bit.'
            bitOffset: 14
            bitWidth: 1
            access: read-write
          - name: NIS
            description: 'Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the DMA Channel Interrupt Enable register Table 778: Bit 0: Transmit Interrupt Bit 2: Transmit Buffer Unavailable Bit 6: Receive Interrupt Bit 11: Early Receive Interrupt Only unmasked bits (interrupts for which interrupt enable is set in DMA Channel Interrupt Enable register Table 778) affect the Normal Interrupt Summary bit.'
            bitOffset: 15
            bitWidth: 1
            access: read-write
          - name: EB
            description: DMA Error Bits This field indicates the type of error that caused a Bus Error.
            bitOffset: 16
            bitWidth: 3
            access: read-write
      - name: DMA_CHx_MISS_FRAME_CNT
        description: Channelx missed frame count.
        addressOffset: 108
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 34815
        fields:
          - name: MFC
            description: Dropped packet counters.
            bitOffset: 0
            bitWidth: 11
            access: read-only
          - name: MFCO
            description: Overflow status of the MFC counter.
            bitOffset: 15
            bitWidth: 1
            access: read-write
addressBlocks:
  - offset: 0
    size: 4592
    usage: registers
interrupts:
  - name: INTR
  - name: PMT
  - name: MACLP
