
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035429                       # Number of seconds simulated
sim_ticks                                 35429235732                       # Number of ticks simulated
final_tick                               564993615669                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284273                       # Simulator instruction rate (inst/s)
host_op_rate                                   365651                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2324533                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931616                       # Number of bytes of host memory used
host_seconds                                 15241.44                       # Real time elapsed on the host
sim_insts                                  4332731055                       # Number of instructions simulated
sim_ops                                    5573043179                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1405184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1599232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1691008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       534784                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5237248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1833344                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1833344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10978                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12494                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13211                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4178                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40916                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14323                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14323                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     39661708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45138767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     47729170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        61418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15094427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147822777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36128                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        61418                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             198706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51746643                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51746643                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51746643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36128                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     39661708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45138767                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     47729170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        61418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15094427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              199569419                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84962197                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30989870                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25420638                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014184                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13108898                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12092833                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163415                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87224                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32009469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170090872                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30989870                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15256248                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36571732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10796937                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6523519                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15664211                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83855121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47283389     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648237      4.35%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199550      3.82%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3436326      4.10%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024311      3.61%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577907      1.88%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026249      1.22%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2700181      3.22%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17958971     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83855121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364749                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001959                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33676286                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6103629                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34787112                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544123                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8743962                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075603                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6575                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201777344                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50946                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8743962                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35340302                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2605993                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       807997                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33637891                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2718968                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194952330                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11306                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1698154                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750398                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           97                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270701145                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909075002                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909075002                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102441886                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34015                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17993                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7233201                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19249774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243834                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3358731                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183861347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147750980                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       278928                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60964184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186306893                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1957                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83855121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761979                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908608                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29653427     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17791592     21.22%     56.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12043523     14.36%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7631029      9.10%     80.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7521400      8.97%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4441224      5.30%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3376554      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       742765      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653607      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83855121                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083991     70.18%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            44      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202895     13.14%     83.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257741     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121563036     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013520      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15735221     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8423181      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147750980                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739020                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544671                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010455                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381180676                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244860598                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143606556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149295651                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264246                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7037645                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          491                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1088                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287157                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          581                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8743962                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1863512                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164472                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183895348                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19249774                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028830                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17979                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8121                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1088                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1229573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359255                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145175097                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14796500                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575879                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22982896                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584405                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8186396                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708702                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143752494                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143606556                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93691737                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261674164                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690241                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358047                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61476695                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039346                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75111159                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629877                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172545                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29806453     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20445841     27.22%     66.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8365046     11.14%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294599      5.72%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3693551      4.92%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1816936      2.42%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1997721      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1011116      1.35%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3679896      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75111159                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3679896                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255329878                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376549277                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1107076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849622                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849622                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176994                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176994                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655455353                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196980114                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189204083                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84962197                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31054418                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27157164                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963369                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15532161                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14934435                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2231611                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61928                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36608513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172831109                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31054418                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17166046                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35574955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9642645                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4057846                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18047488                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83909430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.370701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48334475     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1759450      2.10%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3226821      3.85%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3023317      3.60%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4987656      5.94%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5185979      6.18%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1226364      1.46%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          920561      1.10%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15244807     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83909430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365509                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034212                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37759019                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3921974                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34428408                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137585                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7662443                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3372515                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5653                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193342189                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7662443                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39343769                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1298180                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       453723                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32965151                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2186163                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188246288                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750345                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       875778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249878343                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856826053                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856826053                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162807473                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87070811                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22226                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10842                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5872347                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28996655                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6292471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102596                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2094352                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178195435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21668                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150455758                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199335                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53339927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146522288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83909430                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.793073                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840869                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28897080     34.44%     34.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15681305     18.69%     53.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13687339     16.31%     69.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8389170     10.00%     79.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8780293     10.46%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5175779      6.17%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2274580      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606354      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417530      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83909430                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591463     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189728     21.29%     87.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110078     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117985129     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1184634      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10828      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25928303     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5346864      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150455758                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770855                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891269                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005924                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385911548                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231557498                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145567258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151347027                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367091                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8252224                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          839                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          469                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1537476                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7662443                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         678908                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61990                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178217107                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28996655                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6292471                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10842                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          469                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1047005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2202209                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147657612                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24925504                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2798144                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30142355                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22322046                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5216851                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737921                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145729286                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145567258                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89443499                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218191938                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713318                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409930                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109408124                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124262503                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53955290                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968574                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76246987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322881                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34924770     45.80%     45.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16215745     21.27%     67.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9077170     11.90%     78.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3069661      4.03%     83.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2943036      3.86%     86.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1227036      1.61%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3292568      4.32%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955305      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4541696      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76246987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109408124                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124262503                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25499421                       # Number of memory references committed
system.switch_cpus1.commit.loads             20744426                       # Number of loads committed
system.switch_cpus1.commit.membars              10826                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19461350                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108467458                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1677790                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4541696                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249923084                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364104649                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1052767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109408124                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124262503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109408124                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.776562                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.776562                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.287727                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.287727                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683125411                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190756338                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199359652                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21652                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84962197                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30761725                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25001440                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100705                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12982080                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12002197                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3246017                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89080                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30881684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170622487                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30761725                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15248214                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37522913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11273466                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6162563                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15123203                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       902101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83693488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.518446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46170575     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3302139      3.95%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2657128      3.17%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6478750      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1748001      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2257901      2.70%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1635743      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          917085      1.10%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18526166     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83693488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362064                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.008217                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32305105                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5974524                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36086575                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       242354                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9084921                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5254799                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41715                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203988502                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79678                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9084921                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34666223                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1339060                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1156046                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33911778                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3535452                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196798491                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        29818                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1464395                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1099275                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1367                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275563263                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    918743174                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    918743174                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168869676                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106693546                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40034                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22433                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9696366                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18335861                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9347015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145720                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2736214                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186076116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147823807                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       289446                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64286359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196334567                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5801                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83693488                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766252                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.889192                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28960326     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18119683     21.65%     56.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11671414     13.95%     70.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8760643     10.47%     80.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7585519      9.06%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3895983      4.66%     94.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3357945      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       626094      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       715881      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83693488                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         865561     71.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176474     14.47%     85.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177138     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123154433     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2103091      1.42%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16357      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14672904      9.93%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7877022      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147823807                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.739877                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1219181                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008248                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380849729                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250401614                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144046247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149042988                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       553553                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7222089                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2911                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          625                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2396422                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9084921                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         562008                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81108                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186114635                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       411745                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18335861                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9347015                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22159                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          625                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1257671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178989                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2436660                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145462141                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13766936                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2361666                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21429522                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20521376                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7662586                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.712081                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144142113                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144046247                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93843894                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264967465                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.695416                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354171                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98929912                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121495402                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64619957                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2105382                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74608567                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628438                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.141716                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28870930     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20741191     27.80%     66.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8448664     11.32%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4742997      6.36%     84.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3866891      5.18%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1563874      2.10%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1857075      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       937052      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3579893      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74608567                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98929912                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121495402                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18064365                       # Number of memory references committed
system.switch_cpus2.commit.loads             11113772                       # Number of loads committed
system.switch_cpus2.commit.membars              16358                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17456572                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109471725                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2473436                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3579893                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257144033                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381321488                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1268709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98929912                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121495402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98929912                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858812                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858812                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164399                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164399                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654379830                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199089458                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188233976                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32716                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84962197                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32025345                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26131067                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2138437                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13587379                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12617030                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3313027                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93957                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33191920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173997206                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32025345                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15930057                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37716142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11153147                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4736766                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16161398                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       827464                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84641892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.542080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.340021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46925750     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3099224      3.66%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4618802      5.46%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3216554      3.80%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2243512      2.65%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2193499      2.59%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1337673      1.58%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2842676      3.36%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18164202     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84641892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376936                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.047937                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34129711                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4971776                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36017641                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       525987                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8996771                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5392087                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     208413413                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8996771                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36042299                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         516266                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1691974                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34592001                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2802576                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     202223593                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1169277                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       953398                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    283684551                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    941348079                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    941348079                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174644716                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109039792                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36441                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17413                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8321573                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18541199                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9487816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       113263                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2988015                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188451763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34761                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150564640                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       299446                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62805355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    192180294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84641892                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.778843                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916621                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30122201     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16921218     19.99%     55.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12362606     14.61%     70.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8146470      9.62%     79.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8186561      9.67%     89.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3940063      4.65%     94.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3506288      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       657367      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       799118      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84641892                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         820368     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        162651     14.11%     85.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       169855     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125945853     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1900652      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17349      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14798948      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7901838      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150564640                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.772137                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1152874                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    387223490                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251292263                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146398133                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151717514                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       472522                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7192989                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6428                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          384                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2271392                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8996771                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         274208                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50244                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188486526                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       652136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18541199                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9487816                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17411                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42211                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          384                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1304048                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1162208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2466256                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147796347                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13827529                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2768291                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21537732                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21000855                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7710203                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.739554                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146461139                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146398133                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94854747                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        269527369                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.723097                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351930                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101543088                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125166189                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63320534                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2155566                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75645121                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.654650                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.176121                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28798238     38.07%     38.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21726148     28.72%     66.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8209804     10.85%     77.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4595345      6.07%     83.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3896834      5.15%     88.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1743385      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1667498      2.20%     93.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1137803      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3870066      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75645121                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101543088                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125166189                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18564627                       # Number of memory references committed
system.switch_cpus3.commit.loads             11348208                       # Number of loads committed
system.switch_cpus3.commit.membars              17350                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18160218                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112681845                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2588793                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3870066                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260261778                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          385975959                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 320305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101543088                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125166189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101543088                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.836711                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.836711                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.195156                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.195156                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663787050                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203670222                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191541152                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34700                       # number of misc regfile writes
system.l2.replacements                          40916                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1806225                       # Total number of references to valid blocks.
system.l2.sampled_refs                         106452                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.967506                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3088.250054                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.647254                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5387.090932                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.787306                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6051.952788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.800966                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5914.603710                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     14.806480                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1998.627594                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          13736.539545                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.320240                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12810.977782                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          10090.502514                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           6410.092837                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.047123                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000132                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.082200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.092345                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000165                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.090250                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.030497                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.209603                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000005                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.195480                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.153969                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.097810                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        84607                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41501                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        58753                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        29346                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  214207                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            62675                       # number of Writeback hits
system.l2.Writeback_hits::total                 62675                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        84607                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41501                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        58753                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        29346                       # number of demand (read+write) hits
system.l2.demand_hits::total                   214207                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        84607                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41501                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        58753                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        29346                       # number of overall hits
system.l2.overall_hits::total                  214207                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10978                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12494                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13211                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4178                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 40916                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10978                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12494                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13211                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4178                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40916                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10978                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12494                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13211                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4178                       # number of overall misses
system.l2.overall_misses::total                 40916                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    598619128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       668988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    673632165                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       656698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    685227265                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       766317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    234645777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2194638604                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    598619128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       668988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    673632165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       656698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    685227265                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       766317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    234645777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2194638604                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422266                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    598619128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       668988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    673632165                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       656698                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    685227265                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       766317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    234645777                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2194638604                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95585                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71964                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33524                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              255123                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        62675                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             62675                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95585                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53995                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71964                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33524                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               255123                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95585                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53995                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71964                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33524                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              255123                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.114851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.231392                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.183578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.124627                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.160378                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.114851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.231392                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.183578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.124627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160378                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.114851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.231392                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.183578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.124627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160378                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54528.978685                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44599.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53916.453097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 50515.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51867.933162                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 45077.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 56162.225227                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53637.662626                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54528.978685                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44599.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53916.453097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 50515.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51867.933162                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 45077.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 56162.225227                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53637.662626                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54528.978685                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44599.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53916.453097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 50515.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51867.933162                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 45077.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 56162.225227                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53637.662626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14323                       # number of writebacks
system.l2.writebacks::total                     14323                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10978                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12494                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4178                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40916                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40916                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40916                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    535368932                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       581158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    601189218                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       583386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    608726180                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       669968                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    210516906                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1958000107                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    535368932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       581158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    601189218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       583386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    608726180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       669968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    210516906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1958000107                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    535368932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       581158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    601189218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       583386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    608726180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       669968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    210516906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1958000107                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.114851                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.231392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.183578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124627                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.160378                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.114851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.231392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.183578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.124627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.114851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.231392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.183578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.124627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160378                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36435.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48767.437785                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38743.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48118.234192                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44875.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46077.222012                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39409.882353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 50387.004787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47854.142805                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36435.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48767.437785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38743.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48118.234192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 44875.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46077.222012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39409.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 50387.004787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47854.142805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36435.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48767.437785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38743.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48118.234192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 44875.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46077.222012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39409.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 50387.004787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47854.142805                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015671861                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846676.110909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15664200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15664200                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15664200                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15664200                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15664200                       # number of overall hits
system.cpu0.icache.overall_hits::total       15664200                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       503575                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       503575                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       503575                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       503575                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15664211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15664211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15664211                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15664211                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15664211                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15664211                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95585                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191895333                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95841                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2002.225905                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.477957                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.522043                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915930                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084070                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11630893                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11630893                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709465                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17131                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17131                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19340358                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19340358                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19340358                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19340358                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356975                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356975                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           60                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357035                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357035                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357035                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357035                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9881572791                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9881572791                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1901677                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1901677                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9883474468                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9883474468                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9883474468                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9883474468                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11987868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11987868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19697393                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19697393                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19697393                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19697393                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029778                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018126                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018126                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018126                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018126                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27681.414079                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27681.414079                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31694.616667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31694.616667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27682.088501                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27682.088501                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27682.088501                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27682.088501                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17975                       # number of writebacks
system.cpu0.dcache.writebacks::total            17975                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261390                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261390                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261450                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261450                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261450                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261450                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95585                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95585                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95585                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95585                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95585                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95585                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1470543180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1470543180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1470543180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1470543180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1470543180                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1470543180                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15384.664749                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15384.664749                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15384.664749                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15384.664749                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15384.664749                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15384.664749                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993908                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929513462                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714969.487085                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993908                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18047472                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18047472                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18047472                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18047472                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18047472                       # number of overall hits
system.cpu1.icache.overall_hits::total       18047472                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       776724                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       776724                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       776724                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       776724                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       776724                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       776724                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18047488                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18047488                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18047488                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18047488                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18047488                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18047488                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48545.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48545.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48545.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48545.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48545.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48545.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       693012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       693012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       693012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       693012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       693012                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       693012                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46200.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46200.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46200.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46200.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46200.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46200.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53995                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232367398                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54251                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4283.191056                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.061533                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.938467                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828365                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171635                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22643203                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22643203                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4733323                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4733323                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10842                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10842                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10826                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27376526                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27376526                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27376526                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27376526                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164777                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164777                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       164777                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164777                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       164777                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164777                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6375041933                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6375041933                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6375041933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6375041933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6375041933                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6375041933                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22807980                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22807980                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4733323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4733323                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27541303                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27541303                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27541303                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27541303                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007225                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005983                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005983                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005983                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005983                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38688.906419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38688.906419                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38688.906419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38688.906419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38688.906419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38688.906419                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13571                       # number of writebacks
system.cpu1.dcache.writebacks::total            13571                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110782                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110782                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110782                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110782                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110782                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110782                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53995                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53995                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53995                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53995                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53995                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1046492266                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1046492266                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1046492266                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1046492266                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1046492266                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1046492266                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19381.280970                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19381.280970                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19381.280970                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19381.280970                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19381.280970                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19381.280970                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997098                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020203942                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056862.786290                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997098                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15123187                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15123187                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15123187                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15123187                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15123187                       # number of overall hits
system.cpu2.icache.overall_hits::total       15123187                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       910839                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       910839                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       910839                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       910839                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       910839                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       910839                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15123203                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15123203                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15123203                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15123203                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15123203                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15123203                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56927.437500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56927.437500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56927.437500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56927.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56927.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56927.437500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       706756                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       706756                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       706756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       706756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       706756                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       706756                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54365.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54365.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54365.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54365.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54365.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54365.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71964                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181147554                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72220                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2508.274079                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.715209                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.284791                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901231                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098769                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10457962                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10457962                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6917878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6917878                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21796                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21796                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16358                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16358                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17375840                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17375840                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17375840                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17375840                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154334                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154334                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154334                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154334                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154334                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154334                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4685628159                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4685628159                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4685628159                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4685628159                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4685628159                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4685628159                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10612296                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10612296                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6917878                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6917878                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17530174                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17530174                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17530174                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17530174                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014543                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014543                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008804                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008804                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008804                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008804                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30360.310489                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30360.310489                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30360.310489                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30360.310489                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30360.310489                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30360.310489                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22604                       # number of writebacks
system.cpu2.dcache.writebacks::total            22604                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82370                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82370                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82370                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82370                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82370                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82370                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71964                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71964                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71964                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71964                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71964                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71964                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1253722790                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1253722790                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1253722790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1253722790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1253722790                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1253722790                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17421.527291                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17421.527291                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17421.527291                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17421.527291                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17421.527291                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17421.527291                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.010415                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022511944                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208449.123110                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.010415                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025658                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740401                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16161379                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16161379                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16161379                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16161379                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16161379                       # number of overall hits
system.cpu3.icache.overall_hits::total       16161379                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       945151                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       945151                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       945151                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       945151                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       945151                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       945151                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16161398                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16161398                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16161398                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16161398                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16161398                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16161398                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 49744.789474                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49744.789474                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 49744.789474                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49744.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 49744.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49744.789474                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       819658                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       819658                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       819658                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       819658                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       819658                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       819658                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 48215.176471                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48215.176471                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 48215.176471                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48215.176471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 48215.176471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48215.176471                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33524                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164880236                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33780                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4881.001658                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.008701                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.991299                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902378                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097622                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10523081                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10523081                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7181720                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7181720                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17383                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17383                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17350                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17350                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17704801                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17704801                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17704801                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17704801                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69206                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69206                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69206                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69206                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69206                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69206                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1843747276                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1843747276                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1843747276                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1843747276                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1843747276                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1843747276                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10592287                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10592287                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7181720                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7181720                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17350                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17350                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17774007                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17774007                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17774007                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17774007                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006534                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006534                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003894                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003894                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26641.436812                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26641.436812                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26641.436812                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26641.436812                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26641.436812                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26641.436812                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8525                       # number of writebacks
system.cpu3.dcache.writebacks::total             8525                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35682                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35682                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35682                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35682                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35682                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35682                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33524                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33524                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33524                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33524                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33524                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33524                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    514221029                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    514221029                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    514221029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    514221029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    514221029                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    514221029                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15338.892405                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15338.892405                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15338.892405                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15338.892405                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15338.892405                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15338.892405                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
