## Low Latency Orderbook

This directory is to simulate a low latency orderbook, with hardware CPU clock cycle benchmarks. The goal is to execute at similar speeds to the NASDAQ at peak TPS (100,000+).

The design will be grounded on the principles outlined by David Gross in his 2024 cppcon [video](https://www.youtube.com/watch?v=sX2nF1fW7kI).

Also, s
![alt text](image.png)