
---------- Begin Simulation Statistics ----------
final_tick                                 8916311000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167580                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879352                       # Number of bytes of host memory used
host_op_rate                                   187183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.63                       # Real time elapsed on the host
host_tick_rate                              183333939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008916                       # Number of seconds simulated
sim_ticks                                  8916311000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.727995                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  873700                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               894012                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66654                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1577290                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27742                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           29783                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2041                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2101190                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  204077                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4343790                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4305822                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             61603                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                284540                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          672111                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14769710                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.617316                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.517816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11193632     75.79%     75.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1632309     11.05%     86.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       797587      5.40%     92.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       363008      2.46%     94.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       196490      1.33%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       147952      1.00%     97.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        80306      0.54%     97.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        73886      0.50%     98.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       284540      1.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14769710                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.188027                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.188027                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                211821                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5064                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               868045                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10058816                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 12532879                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2064568                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  61922                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 17828                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 16954                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2101190                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1613712                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2225304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 49677                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9185985                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  133946                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.117828                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12595683                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1105519                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.515122                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14888144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.684721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.918853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12775093     85.81%     85.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   217047      1.46%     87.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   253379      1.70%     88.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   260107      1.75%     90.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   310513      2.09%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   169768      1.14%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   275724      1.85%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    67235      0.45%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   559278      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14888144                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         2944501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                64201                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1931486                       # Number of branches executed
system.cpu.iew.exec_nop                         17789                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.533872                       # Inst execution rate
system.cpu.iew.exec_refs                      2344813                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     864519                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   66481                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1511157                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                145                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             18748                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               876283                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9789890                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1480294                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             64632                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9520356                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    173                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 17602                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  61922                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 17856                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1021                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            11187                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1745                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114076                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        33190                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            154                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        36657                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27544                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9326785                       # num instructions consuming a value
system.cpu.iew.wb_count                       9475135                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533683                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4977545                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.531336                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9485598                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11095426                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6907938                       # number of integer regfile writes
system.cpu.ipc                               0.457033                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.457033                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7178116     74.89%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                25913      0.27%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11172      0.12%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3298      0.03%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1496761     15.62%     90.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              869558      9.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9584988                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       67455                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007038                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22444     33.27%     33.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     966      1.43%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13972     20.71%     55.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 30070     44.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9553574                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33940992                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9389222                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10350332                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9771956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9584988                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 145                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          668590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1546                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       500178                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14888144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.643800                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.353395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11110070     74.62%     74.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1222039      8.21%     82.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              969815      6.51%     89.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              678725      4.56%     93.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              474188      3.19%     97.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              208028      1.40%     98.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              152699      1.03%     99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46582      0.31%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25998      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14888144                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.537497                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  98855                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             186129                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85913                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             90508                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             15794                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28170                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1511157                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              876283                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6245466                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                         17832645                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   88042                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2697                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 12554823                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2007                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   222                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              16570280                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9986322                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11824511                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2056912                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  99177                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  61922                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                109434                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1108929                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         11662557                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          17011                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1120                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     56603                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            147                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            84513                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     24272292                       # The number of ROB reads
system.cpu.rob.rob_writes                    19698754                       # The number of ROB writes
system.cpu.timesIdled                          468033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83118                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3455                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       545782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1092605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4365                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9511                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9511                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4365                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1257                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15133                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18665500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73712500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            535741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       532501                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        532518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3224                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1269                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1269                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1597536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        41891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1639427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     68161152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1619200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               69780352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           546824                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006761                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 546799    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     25      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             546824                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1091067500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20246384                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         798776498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               529701                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1976                       # number of demand (read+write) hits
system.l2.demand_hits::total                   531677                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              529701                       # number of overall hits
system.l2.overall_hits::.cpu.data                1976                       # number of overall hits
system.l2.overall_hits::total                  531677                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11060                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13877                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2817                       # number of overall misses
system.l2.overall_misses::.cpu.data             11060                       # number of overall misses
system.l2.overall_misses::total                 13877                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    222888000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    895981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1118869000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    222888000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    895981000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1118869000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           532518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               545554                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          532518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              545554                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.005290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.848420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025437                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.005290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.848420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025437                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79122.470714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81010.940325                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80627.585213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79122.470714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81010.940325                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80627.585213                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13877                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    194728000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    785381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    980109000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    194728000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    785381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    980109000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.005290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.848420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.005290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.848420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025437                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69126.020589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71010.940325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70628.305830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69126.020589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71010.940325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70628.305830                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12264                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       532477                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           532477                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       532477                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       532477                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   301                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9511                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    763255000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     763255000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80249.710861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80249.710861                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    668145000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    668145000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70249.710861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70249.710861                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         529701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             529701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    222888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    222888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       532518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         532518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.005290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79122.470714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79122.470714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    194728000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    194728000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.005290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69126.020589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69126.020589                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1549                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1549                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    132726000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    132726000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.480459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.480459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85684.958037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85684.958037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    117236000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    117236000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.480459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.480459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75684.958037                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75684.958037                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                12                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1257                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1257                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.990544                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.990544                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1257                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1257                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     23925000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     23925000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.990544                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.990544                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.412888                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.412888                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6326.082261                       # Cycle average of tags in use
system.l2.tags.total_refs                     1091322                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15093                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     72.306500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     419.182015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1451.159742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4455.740504                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.044286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.135978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.193057                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2859                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11519                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.460205                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8755733                       # Number of tag accesses
system.l2.tags.data_accesses                  8755733                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         180224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         707840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             888064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       180224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        180224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13876                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          20212844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79387092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              99599935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     20212844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20212844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         20212844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79387092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99599935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000606750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               29815                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    148881500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               409056500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10729.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29479.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9384                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.648317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.047773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.996996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1945     43.35%     43.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1337     29.80%     73.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          522     11.63%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          222      4.95%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          177      3.94%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           74      1.65%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           65      1.45%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      0.96%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          102      2.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4487                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 888064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  888064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        99.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8916234000                       # Total gap between requests
system.mem_ctrls.avgGap                     642565.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       180224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       707840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 20212843.630061805248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 79387091.814092174172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     78813000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    330243500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27987.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29859.27                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    67.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             15793680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8386950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48530580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     703762800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2407853850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1396197120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4580524980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.724227                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3607582750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    297700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5011028250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16279200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8641215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50544060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     703762800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1985820720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1751593440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4516641435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.559432                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4535270000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    297700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4083341000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1070645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1070645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1070645                       # number of overall hits
system.cpu.icache.overall_hits::total         1070645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       543066                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         543066                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       543066                       # number of overall misses
system.cpu.icache.overall_misses::total        543066                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7983964494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7983964494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7983964494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7983964494                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1613711                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1613711                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1613711                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1613711                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.336532                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.336532                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.336532                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.336532                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14701.646750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14701.646750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14701.646750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14701.646750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2081                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                74                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.121622                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       532501                       # number of writebacks
system.cpu.icache.writebacks::total            532501                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        10548                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10548                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        10548                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10548                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       532518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       532518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       532518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       532518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7327983997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7327983997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7327983997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7327983997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.329996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.329996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.329996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.329996                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13761.007134                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13761.007134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13761.007134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13761.007134                       # average overall mshr miss latency
system.cpu.icache.replacements                 532501                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1070645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1070645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       543066                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        543066                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7983964494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7983964494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1613711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1613711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.336532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.336532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14701.646750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14701.646750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10548                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10548                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       532518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       532518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7327983997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7327983997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.329996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.329996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13761.007134                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13761.007134                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998753                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1603162                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            532517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.010537                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.998753                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3759939                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3759939                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2233152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2233152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2233677                       # number of overall hits
system.cpu.dcache.overall_hits::total         2233677                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        78824                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          78824                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        78827                       # number of overall misses
system.cpu.dcache.overall_misses::total         78827                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5318486229                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5318486229                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5318486229                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5318486229                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2311976                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2311976                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2312504                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2312504                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034094                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034094                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034087                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034087                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67472.929933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67472.929933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67470.362046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67470.362046                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48923                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          516                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.247841                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   103.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12264                       # number of writebacks
system.cpu.dcache.writebacks::total             12264                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64524                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64524                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14303                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    975764932                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    975764932                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    976062432                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    976062432                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006185                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006185                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006185                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006185                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68235.309930                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68235.309930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68241.797665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68241.797665                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13281                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1462714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1462714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    282143500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    282143500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1468820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1468820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46207.582706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46207.582706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    155169500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    155169500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48204.255980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48204.255980                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       770438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         770438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        71979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        71979                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5012558780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5012558780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.085443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.085443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69639.183373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69639.183373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61637                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61637                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    797550483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    797550483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012277                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012277                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77117.625508                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77117.625508                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          528                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          528                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005682                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005682                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23783949                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23783949                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32183.963464                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32183.963464                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23044949                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23044949                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31183.963464                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31183.963464                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          107                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          107                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       193000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027273                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027273                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 64333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        90500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        90500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018182                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018182                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        45250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           999.544453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2248181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14305                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.160503                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   999.544453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4639717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4639717                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8916311000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8916311000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
