{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540705663067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540705663078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 13:47:42 2018 " "Processing started: Sun Oct 28 13:47:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540705663078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540705663078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off three_to_vote -c three_to_vote " "Command: quartus_map --read_settings_files=on --write_settings_files=off three_to_vote -c three_to_vote" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540705663078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540705663526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540705663526 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND2 " "Entity \"NAND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "three_to_vote.v" "" { Text "E:/prime_for_FPGA/Lite/demo/three_to_vote/three_to_vote.v" 29 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1540705673596 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND3 " "Entity \"NAND3\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "three_to_vote.v" "" { Text "E:/prime_for_FPGA/Lite/demo/three_to_vote/three_to_vote.v" 58 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1540705673596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_to_vote.v 5 5 " "Found 5 design units, including 5 entities, in source file three_to_vote.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_to_vote " "Found entity 1: three_to_vote" {  } { { "three_to_vote.v" "" { Text "E:/prime_for_FPGA/Lite/demo/three_to_vote/three_to_vote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540705673596 ""} { "Info" "ISGN_ENTITY_NAME" "2 gate_1 " "Found entity 2: gate_1" {  } { { "three_to_vote.v" "" { Text "E:/prime_for_FPGA/Lite/demo/three_to_vote/three_to_vote.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540705673596 ""} { "Info" "ISGN_ENTITY_NAME" "3 gate_2 " "Found entity 3: gate_2" {  } { { "three_to_vote.v" "" { Text "E:/prime_for_FPGA/Lite/demo/three_to_vote/three_to_vote.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540705673596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540705673596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "three_to_vote " "Elaborating entity \"three_to_vote\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540705673629 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result three_to_vote.v(7) " "Verilog HDL Always Construct warning at three_to_vote.v(7): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "three_to_vote.v" "" { Text "E:/prime_for_FPGA/Lite/demo/three_to_vote/three_to_vote.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540705673818 "|three_to_vote"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate_1 gate_1:u1 " "Elaborating entity \"gate_1\" for hierarchy \"gate_1:u1\"" {  } { { "three_to_vote.v" "u1" { Text "E:/prime_for_FPGA/Lite/demo/three_to_vote/three_to_vote.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540705673819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate_2 gate_2:u4 " "Elaborating entity \"gate_2\" for hierarchy \"gate_2:u4\"" {  } { { "three_to_vote.v" "u4" { Text "E:/prime_for_FPGA/Lite/demo/three_to_vote/three_to_vote.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540705673821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540705674277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540705674730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540705674730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540705674782 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540705674782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540705674782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540705674782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540705674797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 13:47:54 2018 " "Processing ended: Sun Oct 28 13:47:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540705674797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540705674797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540705674797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540705674797 ""}
