// Seed: 3340057795
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7 :
  assert property (@(1) 1);
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3,
    inout supply1 id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    output uwire id_12,
    input supply1 id_13,
    output wor id_14,
    output tri id_15,
    input tri0 id_16,
    input uwire id_17,
    output tri1 id_18,
    output wand id_19,
    output uwire id_20,
    input tri1 id_21,
    output supply1 id_22,
    input wand id_23,
    input wor id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
  assign id_18 = 1;
endmodule
