<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Ashling RiscFree IDE for Altera® FPGAs</title>

    <link rel="stylesheet" href="/css/mv_product/quartus_development_software_tools_ashling_riscFree_IDE_for_altera_FPGAs_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><p class="mb-0">Nios® V Processor</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-12"">
                        <h1>Nios® V Processor</h1>
                        <p>Nios® V processors are the next generation of soft processor IPs, designed to bring the power and flexibility of the open-source RISC-V Architecture to FPGA environments. By leveraging the RISC-V instruction set architecture (ISA), the Nios V processors offer scalable solutions that enable a spectrum of applications ranging from simple embedded systems to complex, high-performance applications.</p>
                        <p>The processors are available in the Quartus® Prime Pro Edition Software starting with version 21.3.</p>
                        <p>Altera has discontinued the Nios® II IP ordering codes. Refer to <a href="">PDN 2312</a> for more information. It is recommended that customers migrate to Nios V.</p>
                        <p><a class="b_special_a" href="">Read the Nios® V Processor reference manual ›</a></p>
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/quartus_development_software_tools_ashling_riscFree_IDE_for_altera_FPGAs_ecosystem.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Ecosystem</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/quartus_development_software_tools_ashling_riscFree_IDE_for_altera_FPGAs_whats_new.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">What's New</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Videos</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/quartus_development_software_tools_ashling_riscFree_IDE_for_altera_FPGAs_embedded_IP_suite.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Embedded IP Suite</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Key Benefits ------------------------------>
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350; text-align: center;">Key Benefits</h1>
                <div class="row justify-content-center">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">Open-Source RISC-V Community</h4>
                        <ul class="mb-0"> 
                            <li>Leverage the power of the community-maintained ecosystem to expedite your path to market.</li> 
                            <li>Select cutting-edge toolchains, debuggers, and real-time operating systems (RTOS) available from the RISC-V ecosystem, for your software development.</li> 
                            <li>Debug your design with the supported Joint Test Action Group (JTAG) debug module, offering on-chip debugging capabilities.</li> 
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">Simple and Standard Flows with Easy System Integration</h4>
                        <ul class="mb-0"> 
                            <li>Utilize traditional hardware tool flows, such as Platform Designer and the Quartus® Prime Pro Edition Software.</li> 
                            <li>Build a design from scratch using the Nios V processor or migrate existing Nios II designs.</li> 
                            <li>Seamlessly integrate with pre-existing IP cores within Platform Designer.</li> 
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">Open-Source RISC-V Community</h4>
                        <ul class="mb-0"> 
                            <li>Meet high-performance levels and unparalleled flexibility for your embedded design with the Nios V processors.</li> 
                            <li>Eliminate the need for excessive expenses on high clock frequencies and power-hungry off-the-shelf processors.</li> 
                            <li>Seamlessly integrate CPUs, peripherals, memory interfaces, and custom peripherals.</li> 
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------------ Three Nios ------------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_coman_padd">
            <div class="container">
                <div style="text-align: center;">
                    <h1 style="font-weight: 350;">Three Nios® V Processors to Meet Your Design Requirements</h1>
                    <a class="mv_coman_btn" href="">Watch the Nios V Processor Portfolio Video</a>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <img class="w-100" src="/img/mv_image/nios-v-g-general-purpose-processor-diagram.png.rendition.intel.web.720.405.png" alt="">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Nios® V/g General Purpose Processor</a></h4>
                        <ul> 
                            <li>RV32IM(F)Zicsr_Zicbom</li> 
                            <li>Highest performance Nios V processor​</li> 
                            <li>Supports RTOS embedded system</li> 
                        </ul>
                        <a class="mv_coman_btn" href="">Learn more</a>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <img class="w-100" src="/img/mv_image/nios-v-m-microcontroller-diagram.png.rendition.intel.web.720.405.png" alt="">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Nios® V/m Microcontroller</a></h4>
                        <ul> 
                            <li>RV32IZicsr (Pipelined) &amp; RV32IZicsr (Non-Pipelined)</li> 
                            <li>Supports RTOS embedded system​</li> 
                            <li>Balanced for performance and size</li> 
                        </ul>
                        <a class="mv_coman_btn" href="">Learn more</a>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <img class="w-100" src="/img/mv_image/nios-v-g-general-purpose-processor-diagram.png.rendition.intel.web.720.405.png" alt="">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Nios® V/c Compact Microcontroller</a></h4>
                        <ul> 
                            <li>RV32I​</li> 
                            <li>No debug​</li> 
                            <li>Smallest Nios V processor for non-interrupt-driven control application</li> 
                        </ul>
                        <a class="mv_coman_btn" href="">Learn more</a>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ----------------------------------------------------------------------------------------- -->

    <!--------------------------------- Get Started ------------------------------------>
    <section id="ds_get_started">
        <div class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;">Get Started Today</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Nios® V Processor Options</a></h4>
                        <p>Compare and learn more about the different soft processor options available in Quartus® Prime Pro Edition Software. The video demonstrates a Hello World design walkthrough using the design software and Ashling* RiscFree IDE for Intel FPGAs.</p>
                        <p class="mb-0"><a class="mv_get_it_btn" href="">Watch the demo video</a></p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-sm-6">
                        <h2 style="font-weight: 350; text-align: center;">Step 1</h2>
                        <p>Download the latest Quartus® Prime Pro Edition Software and the Ashling RiscFree IDE for Intel FPGAs and get started.</p>
                        <p class="mb-0"><a class="mv_get_it_btn" href="">Download Quartus Prime Pro Edition Software</a></p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-sm-6">
                        <h2 style="font-weight: 350; text-align: center;">Step 2</h2>
                        <p>Get the Nios V processor IP license from the Self-Service Licensing Center at no cost with the Quartus® Prime Pro Edition Software.</p>
                        <p>Ordering code: IP-NIOSVG, IP-NIOSVM, IP-NIOSVC</p>
                        <p class="mb-2"><a class="mv_get_it_btn" href="">Go to Self-Service Licensing Center</a></p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-sm-6">
                        <h2 style="font-weight: 350; text-align: center;">Step 3</h2>
                        <p>Nios V example designs are now available on the FPGA Design Store starting with the Quartus® Prime Pro Edition Software v22.4.</p>
                        <a class="mv_get_it_btn" href="">FPGA Design Store</a>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------- The Synergy ----------------------------------->
    <section>
        <div class="row mv_wrapper_row_padd">
            <div class="col-xxl-6 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_ai"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>The Synergy of AI, tinyML, and FPGA Technology</h2>
                            <p>AI and tinyML are transforming industries by enabling machine learning on efficient, low-power devices, with FPGAs providing flexible and cost-effective deployment solutions.</p>
                            <p><span class="b_special_a">Read the white paper</span></p>
                        </div>
                    </a>
                </div>
            </div>
            <div class="col-xxl-6 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_trust"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>Multi-Platform RISC-V Support for Nios V Soft Processor</h2>
                            <p>Read about our partnership with Ashling and how its RiscFree IDE streamlines development and debugging processes for Nios V applications.</p>
                            <p><span class="b_special_a">Read the white paper</span></p>
                        </div>
                    </a>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!---------------------------- Additional Resources ------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_coman_padd">
            <div class="container">
                <h1 class="mb-4" style="font-weight: 350;">Additional Resources</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <H4 style="font-weight: 350;"><a class="b_special_a2" href="">Find IP</a></H4>
                        <p>Find the right Altera® FPGA Intellectual Property core for your needs.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <H4 style="font-weight: 350;"><a class="b_special_a2" href="">Technical Support</a></H4>
                        <p>For technical support on this IP core, please visit <a class="b_special_a1" href="">Support Resources</a> or <a class="b_special_a1" href="">Intel® Premier Support</a>. You may also search for related topics on this function in the <a class="b_special_a1" href="">Knowledge Center</a> and <a class="b_special_a1" href="">Communities</a>.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <H4 style="font-weight: 350;"><a class="b_special_a2" href="">IP Evaluation and Purchase</a></H4>
                        <p>Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <H4 style="font-weight: 350;"><a class="b_special_a2" href="">IP Base Suite</a></H4>
                        <p>Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <H4 style="font-weight: 350;"><a class="b_special_a2" href="">Design Examples</a></H4>
                        <p>Download design examples and reference designs for Altera® FPGA devices.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <H4 style="font-weight: 350;"><a class="b_special_a2" href="">Contact Sales</a></H4>
                        <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>