{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 05 19:21:09 2014 " "Info: Processing started: Wed Nov 05 19:21:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK1 " "Info: Assuming node \"CLK1\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 656 328 496 672 "CLK1" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "S0 " "Info: Assuming node \"S0\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 616 184 352 632 "S0" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "S0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 1096 1160 640 "inst4" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 632 520 584 680 "inst5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK1 register register inst inst 275.03 MHz Internal " "Info: Clock \"CLK1\" Internal fmax is restricted to 275.03 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.277 ns + Longest register register " "Info: + Longest register to register delay is 1.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X1_Y14_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.738 ns) 1.277 ns inst 2 REG LC_X1_Y14_N7 3 " "Info: 2: + IC(0.539 ns) + CELL(0.738 ns) = 1.277 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns ( 57.79 % ) " "Info: Total cell delay = 0.738 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.539 ns ( 42.21 % ) " "Info: Total interconnect delay = 0.539 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.277 ns" { inst {} inst {} } { 0.000ns 0.539ns } { 0.000ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 8.164 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK1\" to destination register is 8.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK1 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 656 328 496 672 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.114 ns) 2.817 ns inst5 2 COMB LC_X1_Y14_N4 5 " "Info: 2: + IC(1.234 ns) + CELL(0.114 ns) = 2.817 ns; Loc. = LC_X1_Y14_N4; Fanout = 5; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { CLK1 inst5 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 632 520 584 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.636 ns) + CELL(0.711 ns) 8.164 ns inst 3 REG LC_X1_Y14_N7 3 " "Info: 3: + IC(4.636 ns) + CELL(0.711 ns) = 8.164 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { inst5 inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 28.10 % ) " "Info: Total cell delay = 2.294 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.870 ns ( 71.90 % ) " "Info: Total interconnect delay = 5.870 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { CLK1 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { CLK1 {} CLK1~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.234ns 4.636ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 source 8.164 ns - Longest register " "Info: - Longest clock path from clock \"CLK1\" to source register is 8.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK1 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 656 328 496 672 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.114 ns) 2.817 ns inst5 2 COMB LC_X1_Y14_N4 5 " "Info: 2: + IC(1.234 ns) + CELL(0.114 ns) = 2.817 ns; Loc. = LC_X1_Y14_N4; Fanout = 5; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { CLK1 inst5 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 632 520 584 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.636 ns) + CELL(0.711 ns) 8.164 ns inst 3 REG LC_X1_Y14_N7 3 " "Info: 3: + IC(4.636 ns) + CELL(0.711 ns) = 8.164 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { inst5 inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 28.10 % ) " "Info: Total cell delay = 2.294 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.870 ns ( 71.90 % ) " "Info: Total interconnect delay = 5.870 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { CLK1 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { CLK1 {} CLK1~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.234ns 4.636ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { CLK1 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { CLK1 {} CLK1~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.234ns 4.636ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.277 ns" { inst {} inst {} } { 0.000ns 0.539ns } { 0.000ns 0.738ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { CLK1 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { CLK1 {} CLK1~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.234ns 4.636ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "S0 register register inst inst 275.03 MHz Internal " "Info: Clock \"S0\" Internal fmax is restricted to 275.03 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.277 ns + Longest register register " "Info: + Longest register to register delay is 1.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X1_Y14_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.738 ns) 1.277 ns inst 2 REG LC_X1_Y14_N7 3 " "Info: 2: + IC(0.539 ns) + CELL(0.738 ns) = 1.277 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns ( 57.79 % ) " "Info: Total cell delay = 0.738 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.539 ns ( 42.21 % ) " "Info: Total interconnect delay = 0.539 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.277 ns" { inst {} inst {} } { 0.000ns 0.539ns } { 0.000ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 destination 8.472 ns + Shortest register " "Info: + Shortest clock path from clock \"S0\" to destination register is 8.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S0 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 616 184 352 632 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.442 ns) 3.125 ns inst5 2 COMB LC_X1_Y14_N4 5 " "Info: 2: + IC(1.214 ns) + CELL(0.442 ns) = 3.125 ns; Loc. = LC_X1_Y14_N4; Fanout = 5; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { S0 inst5 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 632 520 584 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.636 ns) + CELL(0.711 ns) 8.472 ns inst 3 REG LC_X1_Y14_N7 3 " "Info: 3: + IC(4.636 ns) + CELL(0.711 ns) = 8.472 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { inst5 inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 30.95 % ) " "Info: Total cell delay = 2.622 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 69.05 % ) " "Info: Total interconnect delay = 5.850 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { S0 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { S0 {} S0~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.214ns 4.636ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 source 8.472 ns - Longest register " "Info: - Longest clock path from clock \"S0\" to source register is 8.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S0 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 616 184 352 632 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.442 ns) 3.125 ns inst5 2 COMB LC_X1_Y14_N4 5 " "Info: 2: + IC(1.214 ns) + CELL(0.442 ns) = 3.125 ns; Loc. = LC_X1_Y14_N4; Fanout = 5; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { S0 inst5 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 632 520 584 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.636 ns) + CELL(0.711 ns) 8.472 ns inst 3 REG LC_X1_Y14_N7 3 " "Info: 3: + IC(4.636 ns) + CELL(0.711 ns) = 8.472 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { inst5 inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 30.95 % ) " "Info: Total cell delay = 2.622 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 69.05 % ) " "Info: Total interconnect delay = 5.850 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { S0 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { S0 {} S0~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.214ns 4.636ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { S0 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { S0 {} S0~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.214ns 4.636ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.277 ns" { inst {} inst {} } { 0.000ns 0.539ns } { 0.000ns 0.738ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { S0 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { S0 {} S0~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.214ns 4.636ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst S0 CLK1 -1.056 ns register " "Info: tsu for register \"inst\" (data pin = \"S0\", clock pin = \"CLK1\") is -1.056 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.071 ns + Longest pin register " "Info: + Longest pin to register delay is 7.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S0 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 616 184 352 632 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.997 ns) + CELL(0.114 ns) 6.580 ns 21mux:inst6\|5~0 2 COMB LC_X1_Y14_N6 1 " "Info: 2: + IC(4.997 ns) + CELL(0.114 ns) = 6.580 ns; Loc. = LC_X1_Y14_N6; Fanout = 1; COMB Node = '21mux:inst6\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { S0 21mux:inst6|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 7.071 ns inst 3 REG LC_X1_Y14_N7 3 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 7.071 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { 21mux:inst6|5~0 inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.892 ns ( 26.76 % ) " "Info: Total cell delay = 1.892 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.179 ns ( 73.24 % ) " "Info: Total interconnect delay = 5.179 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { S0 21mux:inst6|5~0 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { S0 {} S0~out0 {} 21mux:inst6|5~0 {} inst {} } { 0.000ns 0.000ns 4.997ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 8.164 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK1\" to destination register is 8.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK1 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 656 328 496 672 "CLK1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.114 ns) 2.817 ns inst5 2 COMB LC_X1_Y14_N4 5 " "Info: 2: + IC(1.234 ns) + CELL(0.114 ns) = 2.817 ns; Loc. = LC_X1_Y14_N4; Fanout = 5; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { CLK1 inst5 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 632 520 584 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.636 ns) + CELL(0.711 ns) 8.164 ns inst 3 REG LC_X1_Y14_N7 3 " "Info: 3: + IC(4.636 ns) + CELL(0.711 ns) = 8.164 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { inst5 inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 28.10 % ) " "Info: Total cell delay = 2.294 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.870 ns ( 71.90 % ) " "Info: Total interconnect delay = 5.870 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { CLK1 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { CLK1 {} CLK1~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.234ns 4.636ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { S0 21mux:inst6|5~0 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { S0 {} S0~out0 {} 21mux:inst6|5~0 {} inst {} } { 0.000ns 0.000ns 4.997ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { CLK1 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { CLK1 {} CLK1~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.234ns 4.636ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S0 T3 inst2 14.186 ns register " "Info: tco from clock \"S0\" to destination pin \"T3\" through register \"inst2\" is 14.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 source 8.472 ns + Longest register " "Info: + Longest clock path from clock \"S0\" to source register is 8.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S0 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 616 184 352 632 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.442 ns) 3.125 ns inst5 2 COMB LC_X1_Y14_N4 5 " "Info: 2: + IC(1.214 ns) + CELL(0.442 ns) = 3.125 ns; Loc. = LC_X1_Y14_N4; Fanout = 5; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { S0 inst5 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 632 520 584 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.636 ns) + CELL(0.711 ns) 8.472 ns inst2 3 REG LC_X1_Y14_N2 3 " "Info: 3: + IC(4.636 ns) + CELL(0.711 ns) = 8.472 ns; Loc. = LC_X1_Y14_N2; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { inst5 inst2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 864 928 640 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 30.95 % ) " "Info: Total cell delay = 2.622 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 69.05 % ) " "Info: Total interconnect delay = 5.850 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { S0 inst5 inst2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { S0 {} S0~out0 {} inst5 {} inst2 {} } { 0.000ns 0.000ns 1.214ns 4.636ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 864 928 640 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.490 ns + Longest register pin " "Info: + Longest register to pin delay is 5.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LC_X1_Y14_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y14_N2; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 864 928 640 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.382 ns) + CELL(2.108 ns) 5.490 ns T3 2 PIN PIN_77 0 " "Info: 2: + IC(3.382 ns) + CELL(2.108 ns) = 5.490 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'T3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { inst2 T3 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 192 928 944 368 "T3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 38.40 % ) " "Info: Total cell delay = 2.108 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.382 ns ( 61.60 % ) " "Info: Total interconnect delay = 3.382 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { inst2 T3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.490 ns" { inst2 {} T3 {} } { 0.000ns 3.382ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { S0 inst5 inst2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { S0 {} S0~out0 {} inst5 {} inst2 {} } { 0.000ns 0.000ns 1.214ns 4.636ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { inst2 T3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.490 ns" { inst2 {} T3 {} } { 0.000ns 3.382ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst S0 S0 1.416 ns register " "Info: th for register \"inst\" (data pin = \"S0\", clock pin = \"S0\") is 1.416 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 destination 8.472 ns + Longest register " "Info: + Longest clock path from clock \"S0\" to destination register is 8.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S0 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 616 184 352 632 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.442 ns) 3.125 ns inst5 2 COMB LC_X1_Y14_N4 5 " "Info: 2: + IC(1.214 ns) + CELL(0.442 ns) = 3.125 ns; Loc. = LC_X1_Y14_N4; Fanout = 5; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { S0 inst5 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 632 520 584 680 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.636 ns) + CELL(0.711 ns) 8.472 ns inst 3 REG LC_X1_Y14_N7 3 " "Info: 3: + IC(4.636 ns) + CELL(0.711 ns) = 8.472 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { inst5 inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 30.95 % ) " "Info: Total cell delay = 2.622 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 69.05 % ) " "Info: Total interconnect delay = 5.850 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { S0 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { S0 {} S0~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.214ns 4.636ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.071 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns S0 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 616 184 352 632 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.997 ns) + CELL(0.114 ns) 6.580 ns 21mux:inst6\|5~0 2 COMB LC_X1_Y14_N6 1 " "Info: 2: + IC(4.997 ns) + CELL(0.114 ns) = 6.580 ns; Loc. = LC_X1_Y14_N6; Fanout = 1; COMB Node = '21mux:inst6\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { S0 21mux:inst6|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 7.071 ns inst 3 REG LC_X1_Y14_N7 3 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 7.071 ns; Loc. = LC_X1_Y14_N7; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { 21mux:inst6|5~0 inst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/haha3/Block1.bdf" { { 560 648 712 640 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.892 ns ( 26.76 % ) " "Info: Total cell delay = 1.892 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.179 ns ( 73.24 % ) " "Info: Total interconnect delay = 5.179 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { S0 21mux:inst6|5~0 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { S0 {} S0~out0 {} 21mux:inst6|5~0 {} inst {} } { 0.000ns 0.000ns 4.997ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { S0 inst5 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.472 ns" { S0 {} S0~out0 {} inst5 {} inst {} } { 0.000ns 0.000ns 1.214ns 4.636ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { S0 21mux:inst6|5~0 inst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { S0 {} S0~out0 {} 21mux:inst6|5~0 {} inst {} } { 0.000ns 0.000ns 4.997ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 05 19:21:10 2014 " "Info: Processing ended: Wed Nov 05 19:21:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
