// Seed: 2082570558
module module_0 ();
  wire id_1;
  wire id_2;
  `define pp_3 0
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44
);
  output wire id_44;
  output wire id_43;
  output wire id_42;
  output wire id_41;
  input wire id_40;
  input wire id_39;
  output wire id_38;
  output wire id_37;
  inout wire id_36;
  output wire id_35;
  output wire id_34;
  input wire id_33;
  input wire id_32;
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_45, id_46, id_47, id_48 = id_45;
  wire id_49;
  wor  id_50 = -1'd0;
  module_0 modCall_1 ();
  always_latch id_11 += id_36;
  always if (-1);
  assign (highz1, supply0) id_41 = |id_32[-1^""][-1];
  final #id_51 id_48 = id_28 <-> id_23 && -1;
  wire id_52;
endmodule
