#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec  3 10:30:50 2022
# Process ID: 348886
# Current directory: /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/synth_1
# Command line: vivado -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/synth_1/au_top_0.vds
# Journal file: /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/synth_1/vivado.jou
# Running On: 0x00, OS: Linux, CPU Frequency: 3220.350 MHz, CPU Physical cores: 16, Host memory: 33045 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 348895
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/iommu/Documents/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.895 ; gain = 371.738 ; free physical = 6407 ; free virtual = 18058
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.364; parent = 1156.585; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2883.465; parent = 1929.898; children = 953.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/au_top_0.v:1]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'binary_counter_2' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/binary_counter_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce_4' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/debounce_4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'debounce_4' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/debounce_4.v:2]
WARNING: [Synth 8-7071] port 'button_state' of module 'debounce_4' is unconnected for instance 'debounce' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:6]
WARNING: [Synth 8-7023] instance 'debounce' of module 'debounce_4' has 5 connections declared, but only 4 given [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary_counter_2' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/binary_counter_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/au_top_0.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1995.863 ; gain = 437.707 ; free physical = 6489 ; free virtual = 18141
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.364; parent = 1156.585; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2949.434; parent = 1995.867; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.707 ; gain = 452.551 ; free physical = 6488 ; free virtual = 18140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.364; parent = 1156.585; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2964.277; parent = 2010.711; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.707 ; gain = 452.551 ; free physical = 6488 ; free virtual = 18140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.364; parent = 1156.585; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2964.277; parent = 2010.711; children = 953.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.707 ; gain = 0.000 ; free physical = 6484 ; free virtual = 18136
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
Finished Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.488 ; gain = 0.000 ; free physical = 6305 ; free virtual = 17957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.488 ; gain = 0.000 ; free physical = 6305 ; free virtual = 17957
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/iommu/Documents/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6435 ; free virtual = 18088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6435 ; free virtual = 18088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6435 ; free virtual = 18088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6431 ; free virtual = 18085
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6412 ; free virtual = 18069
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6285 ; free virtual = 17942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1473.118; parent = 1263.401; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6281 ; free virtual = 17938
Synthesis current peak Physical Memory [PSS] (MB): peak = 1473.860; parent = 1264.144; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6279 ; free virtual = 17936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.009; parent = 1264.292; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6283 ; free virtual = 17940
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.126; parent = 1264.409; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6282 ; free virtual = 17940
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.142; parent = 1264.425; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6284 ; free virtual = 17941
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.157; parent = 1264.440; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6284 ; free virtual = 17941
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.235; parent = 1264.519; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6285 ; free virtual = 17942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.235; parent = 1264.519; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6284 ; free virtual = 17942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.251; parent = 1264.534; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |     2|
|6     |LUT4   |     5|
|7     |LUT5   |     1|
|8     |LUT6   |     4|
|9     |FDRE   |    27|
|10    |IBUF   |     3|
|11    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6284 ; free virtual = 17942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.282; parent = 1264.565; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.488 ; gain = 452.551 ; free physical = 6341 ; free virtual = 17998
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6341 ; free virtual = 17998
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.488 ; gain = 0.000 ; free physical = 6327 ; free virtual = 17984
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.488 ; gain = 0.000 ; free physical = 6406 ; free virtual = 18063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 63204019
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2157.488 ; gain = 843.746 ; free physical = 6613 ; free virtual = 18270
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 10:31:20 2022...
