module demux_2x1  (
  input in,
  input sel,
  output reg out0,
  output reg out1
);

  always @(*) begin
    out0 = 0;
    out1 = 0;
    case (sel)
      1'b0: out0 = in;
      1'b1: out1 = in;
    endcase
  end

endmodule
