`begin_keywords "1800-2012"
module ixc_asgn_ecov_rst_pulse ( rstsig );
output wire logic rstsig ;
endmodule
`end_keywords
/**portGenericDumpBegin rstsig portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
