<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p58" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_58{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_58{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_58{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_58{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t5_58{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-1.37px;}
#t6_58{left:69px;bottom:1054px;letter-spacing:-0.12px;}
#t7_58{left:69px;bottom:1033px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_58{left:69px;bottom:1016px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_58{left:69px;bottom:999px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_58{left:69px;bottom:982px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_58{left:69px;bottom:965px;letter-spacing:-0.13px;word-spacing:-0.75px;}
#tc_58{left:69px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_58{left:69px;bottom:932px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#te_58{left:69px;bottom:915px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#tf_58{left:69px;bottom:898px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#tg_58{left:69px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_58{left:69px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ti_58{left:69px;bottom:806px;letter-spacing:0.13px;}
#tj_58{left:151px;bottom:806px;letter-spacing:0.14px;word-spacing:0.01px;}
#tk_58{left:69px;bottom:785px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#tl_58{left:69px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tm_58{left:69px;bottom:752px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tn_58{left:69px;bottom:693px;letter-spacing:0.13px;}
#to_58{left:151px;bottom:693px;letter-spacing:0.15px;word-spacing:0.01px;}
#tp_58{left:69px;bottom:672px;letter-spacing:-0.12px;word-spacing:-1.25px;}
#tq_58{left:119px;bottom:679px;}
#tr_58{left:133px;bottom:672px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#ts_58{left:380px;bottom:679px;}
#tt_58{left:395px;bottom:672px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#tu_58{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_58{left:69px;bottom:639px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tw_58{left:69px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_58{left:69px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_58{left:69px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tz_58{left:69px;bottom:567px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t10_58{left:69px;bottom:540px;}
#t11_58{left:95px;bottom:544px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t12_58{left:69px;bottom:517px;}
#t13_58{left:95px;bottom:521px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t14_58{left:95px;bottom:504px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t15_58{left:69px;bottom:478px;}
#t16_58{left:95px;bottom:481px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t17_58{left:69px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_58{left:69px;bottom:443px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#t19_58{left:69px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_58{left:69px;bottom:409px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t1b_58{left:69px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1c_58{left:69px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_58{left:69px;bottom:354px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1e_58{left:69px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_58{left:69px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.45px;}

.s1_58{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_58{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_58{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_58{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_58{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s6_58{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts58" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg58Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg58" style="-webkit-user-select: none;"><object width="935" height="1210" data="58/58.svg" type="image/svg+xml" id="pdf58" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_58" class="t s1_58">2-20 </span><span id="t2_58" class="t s1_58">Vol. 2A </span>
<span id="t3_58" class="t s2_58">INSTRUCTION FORMAT </span>
<span id="t4_58" class="t s3_58">with VEX.128 and VEX.256 prefixes. In the event that it is not possible or desirable to restrict these instructions, </span>
<span id="t5_58" class="t s3_58">then software must take special care to avoid actions that would, on future processors, zero the upper bits of vector </span>
<span id="t6_58" class="t s3_58">registers. </span>
<span id="t7_58" class="t s3_58">Processors that support further vector-register extensions (defining bits beyond bit 255) will also extend the </span>
<span id="t8_58" class="t s3_58">XSAVE and XRSTOR instructions to save and restore these extensions. To ensure forward compatibility, software </span>
<span id="t9_58" class="t s3_58">that handles involuntary calls and that uses instructions encoded with VEX.128 and VEX.256 prefixes should first </span>
<span id="ta_58" class="t s3_58">save and then restore the vector registers (with any extensions) using the XSAVE and XRSTOR instructions with </span>
<span id="tb_58" class="t s3_58">save/restore masks that set bits that correspond to all vector-register extensions. Ideally, software should rely on </span>
<span id="tc_58" class="t s3_58">a mechanism that is cognizant of which bits to set. (E.g., an OS mechanism that sets the save/restore mask bits </span>
<span id="td_58" class="t s3_58">for all vector-register extensions that are enabled in XCR0.) Saving and restoring state with instructions other than </span>
<span id="te_58" class="t s3_58">XSAVE and XRSTOR will, on future processors with wider vector registers, corrupt the extended state of the vector </span>
<span id="tf_58" class="t s3_58">registers - even if doing so functions correctly on processors supporting 256-bit vector registers. (The same is true </span>
<span id="tg_58" class="t s3_58">if XSAVE and XRSTOR are used with a save/restore mask that does not set bits corresponding to all supported </span>
<span id="th_58" class="t s3_58">extensions to the vector registers.) </span>
<span id="ti_58" class="t s4_58">2.3.11 </span><span id="tj_58" class="t s4_58">Intel® AVX Instruction Length </span>
<span id="tk_58" class="t s3_58">The Intel AVX instructions described in this document (including VEX and ignoring other prefixes) do not exceed 11 </span>
<span id="tl_58" class="t s3_58">bytes in length, but may increase in the future. The maximum length of an Intel 64 and IA-32 instruction remains </span>
<span id="tm_58" class="t s3_58">15 bytes. </span>
<span id="tn_58" class="t s4_58">2.3.12 </span><span id="to_58" class="t s4_58">Vector SIB (VSIB) Memory Addressing </span>
<span id="tp_58" class="t s3_58">In Intel </span>
<span id="tq_58" class="t s5_58">® </span>
<span id="tr_58" class="t s3_58">Advanced Vector Extensions 2 (Intel </span>
<span id="ts_58" class="t s5_58">® </span>
<span id="tt_58" class="t s3_58">AVX2), an SIB byte that follows the ModR/M byte can support VSIB </span>
<span id="tu_58" class="t s3_58">memory addressing to an array of linear addresses. VSIB addressing is only supported in a subset of Intel AVX2 </span>
<span id="tv_58" class="t s3_58">instructions. VSIB memory addressing requires 32-bit or 64-bit effective address. In 32-bit mode, VSIB addressing </span>
<span id="tw_58" class="t s3_58">is not supported when address size attribute is overridden to 16 bits. In 16-bit protected mode, VSIB memory </span>
<span id="tx_58" class="t s3_58">addressing is permitted if address size attribute is overridden to 32 bits. Additionally, VSIB memory addressing is </span>
<span id="ty_58" class="t s3_58">supported only with VEX prefix. </span>
<span id="tz_58" class="t s3_58">In VSIB memory addressing, the SIB byte consists of: </span>
<span id="t10_58" class="t s6_58">• </span><span id="t11_58" class="t s3_58">The scale field (bit 7:6) specifies the scale factor. </span>
<span id="t12_58" class="t s6_58">• </span><span id="t13_58" class="t s3_58">The index field (bits 5:3) specifies the register number of the vector index register, each element in the vector </span>
<span id="t14_58" class="t s3_58">register specifies an index. </span>
<span id="t15_58" class="t s6_58">• </span><span id="t16_58" class="t s3_58">The base field (bits 2:0) specifies the register number of the base register. </span>
<span id="t17_58" class="t s3_58">Table 2-3 shows the 32-bit VSIB addressing form. It is organized to give 256 possible values of the SIB byte (in </span>
<span id="t18_58" class="t s3_58">hexadecimal). General purpose registers used as a base are indicated across the top of the table, along with corre- </span>
<span id="t19_58" class="t s3_58">sponding values for the SIB byte’s base field. The register names also include R8D-R15D applicable only in 64-bit </span>
<span id="t1a_58" class="t s3_58">mode (when address size override prefix is used, but the value of VEX.B is not shown in Table 2-3). In 32-bit mode, </span>
<span id="t1b_58" class="t s3_58">R8D-R15D does not apply. </span>
<span id="t1c_58" class="t s3_58">Table rows in the body of the table indicate the vector index register used as the index field and each supported </span>
<span id="t1d_58" class="t s3_58">scaling factor shown separately. Vector registers used in the index field can be XMM or YMM registers. The left- </span>
<span id="t1e_58" class="t s3_58">most column includes vector registers VR8-VR15 (i.e., XMM8/YMM8-XMM15/YMM15), which are only available in </span>
<span id="t1f_58" class="t s3_58">64-bit mode and does not apply if encoding in 32-bit mode. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
