$date
	Fri Dec 19 15:23:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_ff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ t $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
0!
$end
#5
1!
1$
0#
1"
#10
0"
#15
0!
1"
0$
#20
0"
#25
1!
1"
1$
#30
0"
#35
1"
