<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › setup-usb-phy.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>setup-usb-phy.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2011 Samsung Electronics Co.Ltd</span>
<span class="cm"> * Author: Joonyoung Shim &lt;jy0922.shim@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;mach/regs-pmu.h&gt;</span>
<span class="cp">#include &lt;mach/regs-usb-phy.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/usb-phy.h&gt;</span>

<span class="k">static</span> <span class="n">atomic_t</span> <span class="n">host_usage</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_usb_host_phy_is_on</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_PHYPWR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PHY1_STD_ANALOG_POWERDOWN</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4210_usb_phy_clkset</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">xusbxti_clk</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">phyclk</span><span class="p">;</span>

	<span class="cm">/* set clock frequency for PLL */</span>
	<span class="n">phyclk</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_PHYCLK</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CLKSEL_MASK</span><span class="p">;</span>

	<span class="n">xusbxti_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;xusbxti&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">xusbxti_clk</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">xusbxti_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="n">xusbxti_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">12</span> <span class="o">*</span> <span class="n">MHZ</span>:
			<span class="n">phyclk</span> <span class="o">|=</span> <span class="n">CLKSEL_12M</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">24</span> <span class="o">*</span> <span class="n">MHZ</span>:
			<span class="n">phyclk</span> <span class="o">|=</span> <span class="n">CLKSEL_24M</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
		<span class="k">case</span> <span class="mi">48</span> <span class="o">*</span> <span class="n">MHZ</span>:
			<span class="cm">/* default reference clock */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">xusbxti_clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">phyclk</span><span class="p">,</span> <span class="n">EXYNOS4_PHYCLK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4210_usb_phy0_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rstcon</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">S5P_USBDEVICE_PHY_CONTROL</span><span class="p">)</span> <span class="o">|</span> <span class="n">S5P_USBDEVICE_PHY_ENABLE</span><span class="p">,</span>
			<span class="n">S5P_USBDEVICE_PHY_CONTROL</span><span class="p">);</span>

	<span class="n">exynos4210_usb_phy_clkset</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="cm">/* set to normal PHY0 */</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_PHYPWR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PHY0_NORMAL_MASK</span><span class="p">),</span> <span class="n">EXYNOS4_PHYPWR</span><span class="p">);</span>

	<span class="cm">/* reset PHY0 and Link */</span>
	<span class="n">rstcon</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_RSTCON</span><span class="p">)</span> <span class="o">|</span> <span class="n">PHY0_SWRST_MASK</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rstcon</span><span class="p">,</span> <span class="n">EXYNOS4_RSTCON</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">rstcon</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PHY0_SWRST_MASK</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rstcon</span><span class="p">,</span> <span class="n">EXYNOS4_RSTCON</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4210_usb_phy0_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_PHYPWR</span><span class="p">)</span> <span class="o">|</span> <span class="n">PHY0_ANALOG_POWERDOWN</span> <span class="o">|</span>
				<span class="n">PHY0_OTG_DISABLE</span><span class="p">),</span> <span class="n">EXYNOS4_PHYPWR</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">S5P_USBDEVICE_PHY_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">S5P_USBDEVICE_PHY_ENABLE</span><span class="p">,</span>
			<span class="n">S5P_USBDEVICE_PHY_CONTROL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4210_usb_phy1_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">otg_clk</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rstcon</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host_usage</span><span class="p">);</span>

	<span class="n">otg_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;otg&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to get otg clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">exynos4_usb_host_phy_is_on</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">S5P_USBHOST_PHY_CONTROL</span><span class="p">)</span> <span class="o">|</span> <span class="n">S5P_USBHOST_PHY_ENABLE</span><span class="p">,</span>
			<span class="n">S5P_USBHOST_PHY_CONTROL</span><span class="p">);</span>

	<span class="n">exynos4210_usb_phy_clkset</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="cm">/* floating prevention logic: disable */</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_PHY1CON</span><span class="p">)</span> <span class="o">|</span> <span class="n">FPENABLEN</span><span class="p">),</span> <span class="n">EXYNOS4_PHY1CON</span><span class="p">);</span>

	<span class="cm">/* set to normal HSIC 0 and 1 of PHY1 */</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_PHYPWR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PHY1_HSIC_NORMAL_MASK</span><span class="p">),</span>
			<span class="n">EXYNOS4_PHYPWR</span><span class="p">);</span>

	<span class="cm">/* set to normal standard USB of PHY1 */</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_PHYPWR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PHY1_STD_NORMAL_MASK</span><span class="p">),</span> <span class="n">EXYNOS4_PHYPWR</span><span class="p">);</span>

	<span class="cm">/* reset all ports of both PHY and Link */</span>
	<span class="n">rstcon</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_RSTCON</span><span class="p">)</span> <span class="o">|</span> <span class="n">HOST_LINK_PORT_SWRST_MASK</span> <span class="o">|</span>
		<span class="n">PHY1_SWRST_MASK</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rstcon</span><span class="p">,</span> <span class="n">EXYNOS4_RSTCON</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">rstcon</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">HOST_LINK_PORT_SWRST_MASK</span> <span class="o">|</span> <span class="n">PHY1_SWRST_MASK</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rstcon</span><span class="p">,</span> <span class="n">EXYNOS4_RSTCON</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">80</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4210_usb_phy1_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">otg_clk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">atomic_dec_return</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host_usage</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">otg_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;otg&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to get otg clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">EXYNOS4_PHYPWR</span><span class="p">)</span> <span class="o">|</span> <span class="n">PHY1_STD_ANALOG_POWERDOWN</span><span class="p">),</span>
			<span class="n">EXYNOS4_PHYPWR</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">S5P_USBHOST_PHY_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">S5P_USBHOST_PHY_ENABLE</span><span class="p">,</span>
			<span class="n">S5P_USBHOST_PHY_CONTROL</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">otg_clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s5p_usb_phy_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">S5P_USB_PHY_DEVICE</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">exynos4210_usb_phy0_init</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">S5P_USB_PHY_HOST</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">exynos4210_usb_phy1_init</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s5p_usb_phy_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">S5P_USB_PHY_DEVICE</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">exynos4210_usb_phy0_exit</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">S5P_USB_PHY_HOST</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">exynos4210_usb_phy1_exit</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
