# Schematic Export (Markdown)

**ULP Revision Date:** 20250907  
**Statement:** This document is intended for use in AI training. 

# Circuit Identification

| Field            | Value |
| ---------------- | ----- |
| Part Number      | 04B-358 |
| Revision         | A1-03 |
| Title            | DIFFERENTIAL AMPLIFIER |
| PCB Dimensions   | 50 mm x 50 mm |
| Pieces per Panel | 4 |

# Netlist

| Net | Part | Pad | Pin | Sheet |
|-----|------|-----|-----|-------|
| CURRENT_MIRROR | Q1 | C | C | 1 |
| CURRENT_MIRROR | Q2 | C | C | 1 |
| CURRENT_MIRROR | Q2 | B | B | 1 |
| CURRENT_MIRROR | Q4 | B | B | 1 |
| CURRENT_MIRROR | TP7 | 1 | 1 | 1 |
| EMITTERS_COMBINED | R1 | 2 | 2 | 1 |
| EMITTERS_COMBINED | R2 | 2 | 2 | 1 |
| EMITTERS_COMBINED | R3 | 1 | 1 | 1 |
| EMITTERS_COMBINED | TP8 | 1 | 1 | 1 |
| EMITTER_Q1 | Q1 | E | E | 1 |
| EMITTER_Q1 | R2 | 1 | 1 | 1 |
| EMITTER_Q5 | Q5 | E | E | 1 |
| EMITTER_Q5 | R3 | 2 | 2 | 1 |
| GND | P1 | 1 | GND (1) | 1 |
| GND | C1 | 2 | 2 | 1 |
| GND | C2 | 1 | 1 | 1 |
| GND | TP1 | 1 | 1 | 1 |
| GND | R6 | 1 | 1 | 1 |
| INPUT_INVERTING | P1 | 5 | IN- (5) | 1 |
| INPUT_INVERTING | C4 | 1 | 1 | 1 |
| INPUT_NONINVERTING | P1 | 4 | IN+ (4) | 1 |
| INPUT_NONINVERTING | C3 | 1 | 1 | 1 |
| OUTPUT | P1 | 6 | OUT (6) | 1 |
| OUTPUT | C5 | 2 | 2 | 1 |
| OUTPUT | R6 | 2 | 2 | 1 |
| OUTPUT | TP9 | 1 | 1 | 1 |
| Q1_BASE | Q1 | B | B | 1 |
| Q1_BASE | R4 | 2 | 2 | 1 |
| Q1_BASE | TP4 | 1 | 1 | 1 |
| Q1_BASE | C3 | 2 | 2 | 1 |
| Q1_BIAS_NETWORK_1 | R4 | 3 | 3 | 1 |
| Q1_BIAS_NETWORK_1 | R7 | 1 | 1 | 1 |
| Q1_BIAS_NETWORK_2 | R4 | 1 | 1 | 1 |
| Q1_BIAS_NETWORK_2 | R8 | 2 | 2 | 1 |
| Q5_BASE | Q5 | B | B | 1 |
| Q5_BASE | R5 | 2 | 2 | 1 |
| Q5_BASE | TP5 | 1 | 1 | 1 |
| Q5_BASE | C4 | 2 | 2 | 1 |
| Q5_BIAS_NETWORK_1 | R5 | 3 | 3 | 1 |
| Q5_BIAS_NETWORK_1 | R9 | 1 | 1 | 1 |
| Q5_BIAS_NETWORK_2 | R5 | 1 | 1 | 1 |
| Q5_BIAS_NETWORK_2 | R10 | 2 | 2 | 1 |
| Q5_COLLECTOR | Q5 | C | C | 1 |
| Q5_COLLECTOR | C5 | 1 | 1 | 1 |
| Q5_COLLECTOR | TP6 | 1 | 1 | 1 |
| Q5_COLLECTOR | Q4 | C | C | 1 |
| V+ | P1 | 2 | V+ (2) | 1 |
| V+ | Q2 | E | E | 1 |
| V+ | Q4 | E | E | 1 |
| V+ | C1 | 1 | 1 | 1 |
| V+ | R7 | 2 | 2 | 1 |
| V+ | R9 | 2 | 2 | 1 |
| V+ | TP2 | 1 | 1 | 1 |
| V- | P1 | 3 | V- (3) | 1 |
| V- | R1 | 1 | 1 | 1 |
| V- | C2 | 2 | 2 | 1 |
| V- | R8 | 1 | 1 | 1 |
| V- | R10 | 1 | 1 | 1 |
| V- | TP3 | 1 | 1 | 1 |

# Partlist

| REF DES | PART TYPE | VALUE / DESCRIPTION |
|---------|-----------|---------------------|
| C1 | Capacitor | 47u |
| C2 | Capacitor | 47u |
| C3 | Capacitor | 100n |
| C4 | Capacitor | 100n |
| C5 | Capacitor | 100n |
| P1 | Connector (plug) | MAIN_INTERFACE |
| Q1 | Transistor | NPN |
| Q2 | Transistor | PNP |
| Q4 | Transistor | PNP |
| Q5 | Transistor | NPN |
| R1 | Resistor | 15k |
| R2 | Resistor | 100 |
| R3 | Resistor | 100 |
| R4 | Resistor | 100k |
| R5 | Resistor | 100k |
| R6 | Resistor | 15k |
| R7 | Resistor | 100k |
| R8 | Resistor | 100k |
| R9 | Resistor | 100k |
| R10 | Resistor | 100k |
| TP1 | Test point | GND |
| TP2 | Test point | V+ |
| TP3 | Test point | V- |
| TP4 | Test point | Q1_BASE |
| TP5 | Test point | Q5_BASE |
| TP6 | Test point | Q5_COLLECTOR |
| TP7 | Test point | Q2_Q4_BASE |
| TP8 | Test point | EMITTERS_COMBINED |
| TP9 | Test point | OUTPUT |

# Pinout Description Table, P1  

| Pin | Label | Notes |
|-----|-------|-------|
| 1 | GND |  |
| 2 | V+ |  |
| 3 | V- |  |
| 4 | IN+ |  |
| 5 | IN- |  |
| 6 | OUT |  |

