<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p920" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_920{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_920{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_920{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_920{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_920{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_920{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t7_920{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t8_920{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_920{left:69px;bottom:966px;letter-spacing:0.14px;}
#ta_920{left:151px;bottom:966px;letter-spacing:0.14px;word-spacing:0.05px;}
#tb_920{left:69px;bottom:943px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tc_920{left:69px;bottom:918px;letter-spacing:-0.15px;}
#td_920{left:95px;bottom:918px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#te_920{left:69px;bottom:894px;letter-spacing:-0.13px;}
#tf_920{left:95px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tg_920{left:69px;bottom:869px;letter-spacing:-0.13px;}
#th_920{left:95px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_920{left:69px;bottom:845px;letter-spacing:-0.14px;}
#tj_920{left:95px;bottom:845px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tk_920{left:69px;bottom:820px;letter-spacing:-0.16px;}
#tl_920{left:95px;bottom:820px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tm_920{left:69px;bottom:796px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_920{left:69px;bottom:779px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#to_920{left:69px;bottom:721px;letter-spacing:0.14px;}
#tp_920{left:151px;bottom:721px;letter-spacing:0.15px;}
#tq_920{left:69px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_920{left:69px;bottom:681px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ts_920{left:79px;bottom:638px;letter-spacing:0.11px;word-spacing:0.02px;}
#tt_920{left:165px;bottom:638px;letter-spacing:0.14px;word-spacing:-0.04px;}
#tu_920{left:99px;bottom:576px;letter-spacing:-0.14px;}
#tv_920{left:215px;bottom:573px;letter-spacing:-0.14px;}
#tw_920{left:250.6px;bottom:546.9px;letter-spacing:-0.14px;}
#tx_920{left:281.6px;bottom:542.8px;letter-spacing:-0.12px;word-spacing:-0.77px;}
#ty_920{left:298.4px;bottom:545.8px;letter-spacing:-0.13px;}
#tz_920{left:324.9px;bottom:567.8px;letter-spacing:-0.1px;}
#t10_920{left:531px;bottom:576px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t11_920{left:78px;bottom:475px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_920{left:78px;bottom:458px;letter-spacing:-0.2px;}
#t13_920{left:200px;bottom:512px;}
#t14_920{left:235px;bottom:512px;}
#t15_920{left:274px;bottom:512px;}
#t16_920{left:310px;bottom:512px;}
#t17_920{left:336px;bottom:512px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_920{left:200px;bottom:479px;}
#t19_920{left:235px;bottom:479px;}
#t1a_920{left:274px;bottom:479px;}
#t1b_920{left:310px;bottom:479px;}
#t1c_920{left:336px;bottom:487px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_920{left:336px;bottom:470px;letter-spacing:-0.12px;}
#t1e_920{left:200px;bottom:446px;}
#t1f_920{left:235px;bottom:446px;}
#t1g_920{left:274px;bottom:446px;}
#t1h_920{left:310px;bottom:446px;}
#t1i_920{left:336px;bottom:446px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_920{left:200px;bottom:422px;}
#t1k_920{left:235px;bottom:422px;}
#t1l_920{left:274px;bottom:422px;}
#t1m_920{left:310px;bottom:422px;}
#t1n_920{left:336px;bottom:422px;letter-spacing:-0.11px;}
#t1o_920{left:78px;bottom:397px;letter-spacing:-0.18px;}
#t1p_920{left:200px;bottom:397px;}
#t1q_920{left:236px;bottom:397px;}
#t1r_920{left:274px;bottom:397px;}
#t1s_920{left:310px;bottom:397px;}
#t1t_920{left:336px;bottom:397px;letter-spacing:-0.12px;}
#t1u_920{left:78px;bottom:373px;letter-spacing:-0.19px;}
#t1v_920{left:200px;bottom:373px;}
#t1w_920{left:236px;bottom:373px;}
#t1x_920{left:274px;bottom:373px;}
#t1y_920{left:310px;bottom:373px;}
#t1z_920{left:336px;bottom:373px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_920{left:78px;bottom:336px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_920{left:274px;bottom:348px;}
#t22_920{left:336px;bottom:348px;letter-spacing:-0.11px;}
#t23_920{left:310px;bottom:324px;}
#t24_920{left:336px;bottom:324px;letter-spacing:-0.12px;}
#t25_920{left:78px;bottom:271px;letter-spacing:-0.12px;}
#t26_920{left:78px;bottom:254px;letter-spacing:-0.11px;}
#t27_920{left:200px;bottom:299px;}
#t28_920{left:235px;bottom:299px;}
#t29_920{left:274px;bottom:299px;}
#t2a_920{left:310px;bottom:299px;}
#t2b_920{left:336px;bottom:299px;letter-spacing:-0.12px;}
#t2c_920{left:274px;bottom:275px;}
#t2d_920{left:336px;bottom:275px;letter-spacing:-0.11px;}
#t2e_920{left:310px;bottom:250px;}
#t2f_920{left:336px;bottom:250px;letter-spacing:-0.11px;}
#t2g_920{left:200px;bottom:226px;}
#t2h_920{left:235px;bottom:226px;}
#t2i_920{left:336px;bottom:226px;letter-spacing:-0.11px;}
#t2j_920{left:78px;bottom:202px;letter-spacing:-0.12px;}
#t2k_920{left:236px;bottom:202px;}
#t2l_920{left:274px;bottom:202px;}
#t2m_920{left:310px;bottom:202px;}
#t2n_920{left:337px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2o_920{left:78px;bottom:177px;letter-spacing:-0.15px;}
#t2p_920{left:200px;bottom:177px;}
#t2q_920{left:236px;bottom:177px;}
#t2r_920{left:274px;bottom:177px;}
#t2s_920{left:310px;bottom:177px;}
#t2t_920{left:337px;bottom:177px;letter-spacing:-0.12px;}
#t2u_920{left:78px;bottom:128px;letter-spacing:-0.11px;}
#t2v_920{left:78px;bottom:111px;letter-spacing:-0.11px;}
#t2w_920{left:194px;bottom:128px;letter-spacing:-0.13px;word-spacing:-0.37px;}

.s1_920{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_920{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_920{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_920{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_920{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_920{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_920{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.t.m0_920{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts920" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg920Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg920" style="-webkit-user-select: none;"><object width="935" height="1210" data="920/920.svg" type="image/svg+xml" id="pdf920" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_920" class="t s1_920">23-22 </span><span id="t2_920" class="t s1_920">Vol. 3B </span>
<span id="t3_920" class="t s2_920">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_920" class="t s3_920">23.25.1 </span><span id="t5_920" class="t s3_920">Machine-Check Architecture </span>
<span id="t6_920" class="t s4_920">The Pentium Pro processor introduced a new architecture to the IA-32 for handling and reporting on machine-check </span>
<span id="t7_920" class="t s4_920">exceptions. This machine-check architecture (described in detail in Chapter 16, “Machine-Check Architecture”) </span>
<span id="t8_920" class="t s4_920">greatly expands the ability of the processor to report on internal hardware errors. </span>
<span id="t9_920" class="t s3_920">23.25.2 </span><span id="ta_920" class="t s3_920">Priority of Exceptions </span>
<span id="tb_920" class="t s4_920">The priority of exceptions are broken down into several major categories: </span>
<span id="tc_920" class="t s4_920">1. </span><span id="td_920" class="t s4_920">Traps on the previous instruction </span>
<span id="te_920" class="t s4_920">2. </span><span id="tf_920" class="t s4_920">External interrupts </span>
<span id="tg_920" class="t s4_920">3. </span><span id="th_920" class="t s4_920">Faults on fetching the next instruction </span>
<span id="ti_920" class="t s4_920">4. </span><span id="tj_920" class="t s4_920">Faults in decoding the next instruction </span>
<span id="tk_920" class="t s4_920">5. </span><span id="tl_920" class="t s4_920">Faults on executing an instruction </span>
<span id="tm_920" class="t s4_920">There are no changes in the priority of these major categories between the different processors, however, excep- </span>
<span id="tn_920" class="t s4_920">tions within these categories are implementation dependent and may change from processor to processor. </span>
<span id="to_920" class="t s3_920">23.25.3 </span><span id="tp_920" class="t s3_920">Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers </span>
<span id="tq_920" class="t s4_920">MMX instructions and a subset of SSE, SSE2, SSSE3 instructions operate on MMX registers. The exception condi- </span>
<span id="tr_920" class="t s4_920">tions of these instructions are described in the following tables. </span>
<span id="ts_920" class="t s5_920">Table 23-4. </span><span id="tt_920" class="t s5_920">Exception Conditions for Legacy SIMD/MMX Instructions with FP Exception and 16-Byte Alignment </span>
<span id="tu_920" class="t s6_920">Exception </span>
<span id="tv_920" class="t m0_920 s6_920">Real </span>
<span id="tw_920" class="t m0_920 s6_920">Virtual-8086 </span>
<span id="tx_920" class="t m0_920 s6_920">Protected and </span>
<span id="ty_920" class="t m0_920 s6_920">Compatibility </span>
<span id="tz_920" class="t m0_920 s6_920">64-bit </span>
<span id="t10_920" class="t s6_920">Cause of Exception </span>
<span id="t11_920" class="t s7_920">Invalid Opcode, </span>
<span id="t12_920" class="t s7_920">#UD </span>
<span id="t13_920" class="t s7_920">X </span><span id="t14_920" class="t s7_920">X </span><span id="t15_920" class="t s7_920">X </span><span id="t16_920" class="t s7_920">X </span><span id="t17_920" class="t s7_920">If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 0. </span>
<span id="t18_920" class="t s7_920">X </span><span id="t19_920" class="t s7_920">X </span><span id="t1a_920" class="t s7_920">X </span><span id="t1b_920" class="t s7_920">X </span>
<span id="t1c_920" class="t s7_920">If CR0.EM[bit 2] = 1. </span>
<span id="t1d_920" class="t s7_920">If CR4.OSFXSR[bit 9] = 0. </span>
<span id="t1e_920" class="t s7_920">X </span><span id="t1f_920" class="t s7_920">X </span><span id="t1g_920" class="t s7_920">X </span><span id="t1h_920" class="t s7_920">X </span><span id="t1i_920" class="t s7_920">If preceded by a LOCK prefix (F0H) </span>
<span id="t1j_920" class="t s7_920">X </span><span id="t1k_920" class="t s7_920">X </span><span id="t1l_920" class="t s7_920">X </span><span id="t1m_920" class="t s7_920">X </span><span id="t1n_920" class="t s7_920">If any corresponding CPUID feature flag is ‘0’ </span>
<span id="t1o_920" class="t s7_920">#MF </span><span id="t1p_920" class="t s7_920">X </span><span id="t1q_920" class="t s7_920">X </span><span id="t1r_920" class="t s7_920">X </span><span id="t1s_920" class="t s7_920">X </span><span id="t1t_920" class="t s7_920">If there is a pending X87 FPU exception </span>
<span id="t1u_920" class="t s7_920">#NM </span><span id="t1v_920" class="t s7_920">X </span><span id="t1w_920" class="t s7_920">X </span><span id="t1x_920" class="t s7_920">X </span><span id="t1y_920" class="t s7_920">X </span><span id="t1z_920" class="t s7_920">If CR0.TS[bit 3]=1 </span>
<span id="t20_920" class="t s7_920">Stack, SS(0) </span>
<span id="t21_920" class="t s7_920">X </span><span id="t22_920" class="t s7_920">For an illegal address in the SS segment </span>
<span id="t23_920" class="t s7_920">X </span><span id="t24_920" class="t s7_920">If a memory address referencing the SS segment is in a non-canonical form </span>
<span id="t25_920" class="t s7_920">General Protec- </span>
<span id="t26_920" class="t s7_920">tion, #GP(0) </span>
<span id="t27_920" class="t s7_920">X </span><span id="t28_920" class="t s7_920">X </span><span id="t29_920" class="t s7_920">X </span><span id="t2a_920" class="t s7_920">X </span><span id="t2b_920" class="t s7_920">Legacy SSE: Memory operand is not 16-byte aligned </span>
<span id="t2c_920" class="t s7_920">X </span><span id="t2d_920" class="t s7_920">For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. </span>
<span id="t2e_920" class="t s7_920">X </span><span id="t2f_920" class="t s7_920">If the memory address is in a non-canonical form. </span>
<span id="t2g_920" class="t s7_920">X </span><span id="t2h_920" class="t s7_920">X </span><span id="t2i_920" class="t s7_920">If any part of the operand lies outside the effective address space from 0 to FFFFH </span>
<span id="t2j_920" class="t s7_920">#PF(fault-code) </span><span id="t2k_920" class="t s7_920">X </span><span id="t2l_920" class="t s7_920">X </span><span id="t2m_920" class="t s7_920">X </span><span id="t2n_920" class="t s7_920">For a page fault </span>
<span id="t2o_920" class="t s7_920">#XM </span><span id="t2p_920" class="t s7_920">X </span><span id="t2q_920" class="t s7_920">X </span><span id="t2r_920" class="t s7_920">X </span><span id="t2s_920" class="t s7_920">X </span><span id="t2t_920" class="t s7_920">If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 1 </span>
<span id="t2u_920" class="t s7_920">Applicable </span>
<span id="t2v_920" class="t s7_920">Instructions </span>
<span id="t2w_920" class="t s7_920">CVTPD2PI, CVTTPD2PI </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
