

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Wed Sep 21 00:46:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.098 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.560 us|  0.560 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 8, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 30 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %taskId_c, i16 %p_read" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 31 'write' 'write_ln80' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i16 %p_read" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 32 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 33 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 34 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 35 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 36 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 37 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 38 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 39 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 40 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 41 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 42 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 43 [2/2] (5.43ns)   --->   "%cmp_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 43 'fcmp' 'cmp_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 44 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 45 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 46 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 47 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 48 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 49 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 50 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 51 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 52 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 53 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %taskId_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_0" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 55 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (5.43ns)   --->   "%cmp_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 56 'fcmp' 'cmp_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 57 'bitcast' 'bitcast_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 58 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %bitcast_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 59 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln85 = icmp_ne  i8 %tmp_1, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 60 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.44ns)   --->   "%icmp_ln85_1 = icmp_eq  i23 %trunc_ln85, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 61 'icmp' 'icmp_ln85_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_1)   --->   "%or_ln85 = or i1 %icmp_ln85_1, i1 %icmp_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 62 'or' 'or_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 63 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 64 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_1)   --->   "%or_ln85_2 = or i1 %tmp_2, i1 %tmp_4" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 65 'or' 'or_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_1)   --->   "%and_ln85 = and i1 %or_ln85, i1 %or_ln85_2" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 66 'and' 'and_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_1 = or i1 %and_ln85, i1 %cmp_i_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 67 'or' 'or_ln85_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_1, void %for.inc.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 68 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 69 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load' <Predicate = (!or_ln85_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 70 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 70 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load' <Predicate = (!or_ln85_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 71 [2/2] (5.43ns)   --->   "%cmp_i17_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 71 'fcmp' 'cmp_i17_i' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 72 'fcmp' 'tmp_6' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 73 'fcmp' 'tmp_8' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 74 [1/2] (5.43ns)   --->   "%cmp_i17_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 74 'fcmp' 'cmp_i17_i' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln85_1 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 75 'bitcast' 'bitcast_ln85_1' <Predicate = (!or_ln85_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 76 'partselect' 'tmp_5' <Predicate = (!or_ln85_1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i32 %bitcast_ln85_1" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 77 'trunc' 'trunc_ln85_1' <Predicate = (!or_ln85_1)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.55ns)   --->   "%icmp_ln85_2 = icmp_ne  i8 %tmp_5, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 78 'icmp' 'icmp_ln85_2' <Predicate = (!or_ln85_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.44ns)   --->   "%icmp_ln85_3 = icmp_eq  i23 %trunc_ln85_1, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 79 'icmp' 'icmp_ln85_3' <Predicate = (!or_ln85_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_3)   --->   "%or_ln85_4 = or i1 %icmp_ln85_3, i1 %icmp_ln85_2" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 80 'or' 'or_ln85_4' <Predicate = (!or_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 81 'fcmp' 'tmp_6' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 82 'fcmp' 'tmp_8' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_3)   --->   "%or_ln85_6 = or i1 %tmp_6, i1 %tmp_8" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 83 'or' 'or_ln85_6' <Predicate = (!or_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_3)   --->   "%and_ln85_1 = and i1 %or_ln85_4, i1 %or_ln85_6" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 84 'and' 'and_ln85_1' <Predicate = (!or_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_3 = or i1 %and_ln85_1, i1 %cmp_i17_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 85 'or' 'or_ln85_3' <Predicate = (!or_ln85_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_3, void %for.inc.1.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 86 'br' 'br_ln85' <Predicate = (!or_ln85_1)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 87 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 88 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 88 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 89 [2/2] (5.43ns)   --->   "%cmp_i18_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 89 'fcmp' 'cmp_i18_i' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 90 'fcmp' 'tmp_s' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 91 'fcmp' 'tmp_3' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 92 [1/2] (5.43ns)   --->   "%cmp_i18_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 92 'fcmp' 'cmp_i18_i' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln85_2 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 93 'bitcast' 'bitcast_ln85_2' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 94 'partselect' 'tmp_9' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln85_2 = trunc i32 %bitcast_ln85_2" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 95 'trunc' 'trunc_ln85_2' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln85_4 = icmp_ne  i8 %tmp_9, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 96 'icmp' 'icmp_ln85_4' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (2.44ns)   --->   "%icmp_ln85_5 = icmp_eq  i23 %trunc_ln85_2, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 97 'icmp' 'icmp_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_5)   --->   "%or_ln85_8 = or i1 %icmp_ln85_5, i1 %icmp_ln85_4" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 98 'or' 'or_ln85_8' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 99 'fcmp' 'tmp_s' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 100 'fcmp' 'tmp_3' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_5)   --->   "%or_ln85_10 = or i1 %tmp_s, i1 %tmp_3" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 101 'or' 'or_ln85_10' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_5)   --->   "%and_ln85_2 = and i1 %or_ln85_8, i1 %or_ln85_10" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 102 'and' 'and_ln85_2' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_5 = or i1 %and_ln85_2, i1 %cmp_i18_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 103 'or' 'or_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_5, void %for.inc.2.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 104 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 105 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 106 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 107 [2/2] (5.43ns)   --->   "%cmp_i19_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 107 'fcmp' 'cmp_i19_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 108 'fcmp' 'tmp_10' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 109 'fcmp' 'tmp_11' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 110 [1/2] (5.43ns)   --->   "%cmp_i19_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 110 'fcmp' 'cmp_i19_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln85_3 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 111 'bitcast' 'bitcast_ln85_3' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 112 'partselect' 'tmp_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln85_3 = trunc i32 %bitcast_ln85_3" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 113 'trunc' 'trunc_ln85_3' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (1.55ns)   --->   "%icmp_ln85_6 = icmp_ne  i8 %tmp_7, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 114 'icmp' 'icmp_ln85_6' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (2.44ns)   --->   "%icmp_ln85_7 = icmp_eq  i23 %trunc_ln85_3, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 115 'icmp' 'icmp_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_7)   --->   "%or_ln85_12 = or i1 %icmp_ln85_7, i1 %icmp_ln85_6" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 116 'or' 'or_ln85_12' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 117 'fcmp' 'tmp_10' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 118 'fcmp' 'tmp_11' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_7)   --->   "%or_ln85_14 = or i1 %tmp_10, i1 %tmp_11" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 119 'or' 'or_ln85_14' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_7)   --->   "%and_ln85_3 = and i1 %or_ln85_12, i1 %or_ln85_14" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 120 'and' 'and_ln85_3' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_7 = or i1 %and_ln85_3, i1 %cmp_i19_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 121 'or' 'or_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_7, void %for.inc.3.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 122 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00>
ST_9 : Operation 123 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 123 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 124 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 124 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 125 [2/2] (5.43ns)   --->   "%cmp_i20_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 125 'fcmp' 'cmp_i20_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 126 'fcmp' 'tmp_13' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 127 'fcmp' 'tmp_14' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 128 [1/2] (5.43ns)   --->   "%cmp_i20_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 128 'fcmp' 'cmp_i20_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln85_4 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 129 'bitcast' 'bitcast_ln85_4' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 130 'partselect' 'tmp_12' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln85_4 = trunc i32 %bitcast_ln85_4" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 131 'trunc' 'trunc_ln85_4' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (1.55ns)   --->   "%icmp_ln85_8 = icmp_ne  i8 %tmp_12, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 132 'icmp' 'icmp_ln85_8' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (2.44ns)   --->   "%icmp_ln85_9 = icmp_eq  i23 %trunc_ln85_4, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 133 'icmp' 'icmp_ln85_9' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_9)   --->   "%or_ln85_16 = or i1 %icmp_ln85_9, i1 %icmp_ln85_8" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 134 'or' 'or_ln85_16' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 135 'fcmp' 'tmp_13' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 136 'fcmp' 'tmp_14' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_9)   --->   "%or_ln85_17 = or i1 %tmp_13, i1 %tmp_14" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 137 'or' 'or_ln85_17' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_9)   --->   "%and_ln85_4 = and i1 %or_ln85_16, i1 %or_ln85_17" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 138 'and' 'and_ln85_4' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_9 = or i1 %and_ln85_4, i1 %cmp_i20_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 139 'or' 'or_ln85_9' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_9, void %for.inc.4.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 140 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00>
ST_12 : Operation 141 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 141 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 13 <SV = 12> <Delay = 8.68>
ST_13 : Operation 142 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 142 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 143 [2/2] (5.43ns)   --->   "%cmp_i21_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 143 'fcmp' 'cmp_i21_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 144 'fcmp' 'tmp_16' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 145 'fcmp' 'tmp_17' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.40>
ST_14 : Operation 146 [1/2] (5.43ns)   --->   "%cmp_i21_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 146 'fcmp' 'cmp_i21_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln85_5 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 147 'bitcast' 'bitcast_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 148 'partselect' 'tmp_15' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln85_5 = trunc i32 %bitcast_ln85_5" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 149 'trunc' 'trunc_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (1.55ns)   --->   "%icmp_ln85_10 = icmp_ne  i8 %tmp_15, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 150 'icmp' 'icmp_ln85_10' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (2.44ns)   --->   "%icmp_ln85_11 = icmp_eq  i23 %trunc_ln85_5, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 151 'icmp' 'icmp_ln85_11' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_11)   --->   "%or_ln85_18 = or i1 %icmp_ln85_11, i1 %icmp_ln85_10" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 152 'or' 'or_ln85_18' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 153 'fcmp' 'tmp_16' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 154 'fcmp' 'tmp_17' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_11)   --->   "%or_ln85_19 = or i1 %tmp_16, i1 %tmp_17" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 155 'or' 'or_ln85_19' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_11)   --->   "%and_ln85_5 = and i1 %or_ln85_18, i1 %or_ln85_19" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 156 'and' 'and_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_11 = or i1 %and_ln85_5, i1 %cmp_i21_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 157 'or' 'or_ln85_11' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_11, void %for.inc.5.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 158 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 159 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 15 <SV = 14> <Delay = 8.68>
ST_15 : Operation 160 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 160 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 161 [2/2] (5.43ns)   --->   "%cmp_i22_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 161 'fcmp' 'cmp_i22_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 162 'fcmp' 'tmp_19' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 163 'fcmp' 'tmp_20' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 164 [1/2] (5.43ns)   --->   "%cmp_i22_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 164 'fcmp' 'cmp_i22_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln85_6 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 165 'bitcast' 'bitcast_ln85_6' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 166 'partselect' 'tmp_18' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln85_6 = trunc i32 %bitcast_ln85_6" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 167 'trunc' 'trunc_ln85_6' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln85_12 = icmp_ne  i8 %tmp_18, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 168 'icmp' 'icmp_ln85_12' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (2.44ns)   --->   "%icmp_ln85_13 = icmp_eq  i23 %trunc_ln85_6, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 169 'icmp' 'icmp_ln85_13' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_13)   --->   "%or_ln85_20 = or i1 %icmp_ln85_13, i1 %icmp_ln85_12" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 170 'or' 'or_ln85_20' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 171 'fcmp' 'tmp_19' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 172 'fcmp' 'tmp_20' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_13)   --->   "%or_ln85_21 = or i1 %tmp_19, i1 %tmp_20" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 173 'or' 'or_ln85_21' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_13)   --->   "%and_ln85_6 = and i1 %or_ln85_20, i1 %or_ln85_21" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 174 'and' 'and_ln85_6' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_13 = or i1 %and_ln85_6, i1 %cmp_i22_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 175 'or' 'or_ln85_13' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_13, void %for.inc.6.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 176 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00>
ST_16 : Operation 177 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 177 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 178 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 178 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 179 [2/2] (5.43ns)   --->   "%cmp_i23_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 179 'fcmp' 'cmp_i23_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 180 'fcmp' 'tmp_22' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 181 'fcmp' 'tmp_23' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.40>
ST_18 : Operation 182 [1/2] (5.43ns)   --->   "%cmp_i23_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 182 'fcmp' 'cmp_i23_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln85_7 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 183 'bitcast' 'bitcast_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 184 'partselect' 'tmp_21' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln85_7 = trunc i32 %bitcast_ln85_7" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 185 'trunc' 'trunc_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (1.55ns)   --->   "%icmp_ln85_14 = icmp_ne  i8 %tmp_21, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 186 'icmp' 'icmp_ln85_14' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (2.44ns)   --->   "%icmp_ln85_15 = icmp_eq  i23 %trunc_ln85_7, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 187 'icmp' 'icmp_ln85_15' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_15)   --->   "%or_ln85_22 = or i1 %icmp_ln85_15, i1 %icmp_ln85_14" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 188 'or' 'or_ln85_22' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 189 'fcmp' 'tmp_22' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 190 'fcmp' 'tmp_23' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_15)   --->   "%or_ln85_23 = or i1 %tmp_22, i1 %tmp_23" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 191 'or' 'or_ln85_23' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_15)   --->   "%and_ln85_7 = and i1 %or_ln85_22, i1 %or_ln85_23" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 192 'and' 'and_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_15 = or i1 %and_ln85_7, i1 %cmp_i23_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 193 'or' 'or_ln85_15' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_15, void %lor.rhs, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 194 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.43>
ST_19 : Operation 195 [10/10] (5.43ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 195 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 14.0>
ST_20 : Operation 196 [9/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 196 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 14.0>
ST_21 : Operation 197 [8/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 197 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 14.0>
ST_22 : Operation 198 [7/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 198 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 14.0>
ST_23 : Operation 199 [6/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 199 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 14.0>
ST_24 : Operation 200 [5/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 200 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 14.0>
ST_25 : Operation 201 [4/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 201 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 14.0>
ST_26 : Operation 202 [3/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 202 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 14.0>
ST_27 : Operation 203 [2/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 203 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 14.0>
ST_28 : Operation 204 [1/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 204 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tmp, i32 4" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 205 'bitselect' 'tmp_24' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln0 = br void %lor.end"   --->   Operation 206 'br' 'br_ln0' <Predicate = (or_ln85_15) | (or_ln85_13) | (or_ln85_11) | (or_ln85_9) | (or_ln85_7) | (or_ln85_5) | (or_ln85_3) | (or_ln85_1)> <Delay = 1.58>

State 29 <SV = 28> <Delay = 1.58>
ST_29 : Operation 207 [1/1] (1.58ns)   --->   "%br_ln322 = br void %lor.end" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 207 'br' 'br_ln322' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 1.58>
ST_29 : Operation 208 [1/1] (0.00ns)   --->   "%error_write_assign = phi i1 1, void %_Z8is_validPf.exit, i1 %tmp_24, void %lor.rhs" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 208 'phi' 'error_write_assign' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 209 [1/1] (0.00ns)   --->   "%ret_ln323 = ret i1 %error_write_assign" [detector_solid/abs_solid_detector.cpp:323]   --->   Operation 209 'ret' 'ret_ln323' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	wire read operation ('p_read', detector_solid/abs_solid_detector.cpp:80) on port 'p_read1' (detector_solid/abs_solid_detector.cpp:80) [20]  (3.63 ns)
	fifo write operation ('write_ln80', detector_solid/abs_solid_detector.cpp:80) on port 'taskId_c' (detector_solid/abs_solid_detector.cpp:80) [21]  (3.63 ns)

 <State 2>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:85) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7' [32]  (3.25 ns)
	'fcmp' operation ('cmp_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [33]  (5.43 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [33]  (5.43 ns)
	'or' operation ('or_ln85_1', detector_solid/abs_solid_detector.cpp:85) [44]  (0.978 ns)

 <State 4>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:85) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6' [47]  (3.25 ns)
	'fcmp' operation ('cmp_i17_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [48]  (5.43 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i17_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [48]  (5.43 ns)
	'or' operation ('or_ln85_3', detector_solid/abs_solid_detector.cpp:85) [59]  (0.978 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:85) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5' [62]  (3.25 ns)
	'fcmp' operation ('cmp_i18_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [63]  (5.43 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i18_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [63]  (5.43 ns)
	'or' operation ('or_ln85_5', detector_solid/abs_solid_detector.cpp:85) [74]  (0.978 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:85) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4' [77]  (3.25 ns)
	'fcmp' operation ('cmp_i19_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [78]  (5.43 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i19_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [78]  (5.43 ns)
	'or' operation ('or_ln85_7', detector_solid/abs_solid_detector.cpp:85) [89]  (0.978 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:85) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3' [92]  (3.25 ns)

 <State 11>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i20_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [93]  (5.43 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i20_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [93]  (5.43 ns)
	'or' operation ('or_ln85_9', detector_solid/abs_solid_detector.cpp:85) [104]  (0.978 ns)

 <State 13>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:85) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2' [107]  (3.25 ns)
	'fcmp' operation ('cmp_i21_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [108]  (5.43 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i21_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [108]  (5.43 ns)
	'or' operation ('or_ln85_11', detector_solid/abs_solid_detector.cpp:85) [119]  (0.978 ns)

 <State 15>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:85) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1' [122]  (3.25 ns)
	'fcmp' operation ('cmp_i22_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [123]  (5.43 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i22_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [123]  (5.43 ns)
	'or' operation ('or_ln85_13', detector_solid/abs_solid_detector.cpp:85) [134]  (0.978 ns)

 <State 17>: 8.69ns
The critical path consists of the following:
	'load' operation ('__x', detector_solid/abs_solid_detector.cpp:85) on array 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data' [137]  (3.25 ns)
	'fcmp' operation ('cmp_i23_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [138]  (5.43 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('cmp_i23_i', /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612) [138]  (5.43 ns)
	'or' operation ('or_ln85_15', detector_solid/abs_solid_detector.cpp:85) [149]  (0.978 ns)

 <State 19>: 5.43ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (5.43 ns)

 <State 20>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (14.1 ns)

 <State 21>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (14.1 ns)

 <State 22>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (14.1 ns)

 <State 23>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (14.1 ns)

 <State 24>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (14.1 ns)

 <State 25>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (14.1 ns)

 <State 26>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (14.1 ns)

 <State 27>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (14.1 ns)

 <State 28>: 14.1ns
The critical path consists of the following:
	'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:322) to 'find_region' [152]  (14.1 ns)

 <State 29>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('error', detector_solid/abs_solid_detector.cpp:322) with incoming values : ('tmp_24', detector_solid/abs_solid_detector.cpp:322) [158]  (1.59 ns)
	'phi' operation ('error', detector_solid/abs_solid_detector.cpp:322) with incoming values : ('tmp_24', detector_solid/abs_solid_detector.cpp:322) [158]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
