{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601815408718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601815408744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 04 18:13:27 2020 " "Processing started: Sun Oct 04 18:13:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601815408744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601815408744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601815408744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601815411891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601815411892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_top.v 2 2 " "Found 2 design units, including 2 entities, in source file lab4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_top " "Found entity 1: lab4_top" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601815449088 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFF " "Found entity 2: vDFF" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601815449088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601815449088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_top " "Elaborating entity \"lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601815449291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 lab4_top.v(34) " "Verilog HDL assignment warning at lab4_top.v(34): truncated value with size 11 to match size of target (10)" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601815449310 "|lab4_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 lab4_top.v(38) " "Verilog HDL assignment warning at lab4_top.v(38): truncated value with size 11 to match size of target (10)" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601815449311 "|lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF vDFF:STATE " "Elaborating entity \"vDFF\" for hierarchy \"vDFF:STATE\"" {  } { { "lab4_top.v" "STATE" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601815449455 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601815451674 "|lab4_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601815451674 "|lab4_top|HEX0[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601815451674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601815451976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601815453751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601815453751 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab4_top.v" "" { Text "C:/Users/herei/Desktop/CPEN/CPEN211_2020_Winter_Labs/From_Github/Lab4/CPEN211Lab4/lab4_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601815454723 "|lab4_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601815454723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601815454729 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601815454729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601815454729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601815454729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601815455031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 04 18:14:15 2020 " "Processing ended: Sun Oct 04 18:14:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601815455031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601815455031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601815455031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601815455031 ""}
