#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f96b6b3890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f96b5c2380 .scope module, "descriptors_tb" "descriptors_tb" 3 10;
 .timescale -9 -12;
P_000001f96b6622e0 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001f96b662318 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_000001f96b662350 .param/l "PATCH_SIZE" 0 3 15, +C4<00000000000000000000000000000100>;
P_000001f96b662388 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001f96b6623c0 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v000001f96b74f9e0_0 .net "O1L1_x_address", 11 0, v000001f96b749ac0_0;  1 drivers
v000001f96b74f4e0_0 .net/s "O1L1_x_grad", 7 0, L_000001f96b6d77b0;  1 drivers
v000001f96b74f8a0_0 .net "O1L1_y_address", 11 0, v000001f96b74ad80_0;  1 drivers
v000001f96b74f3a0_0 .net/s "O1L1_y_grad", 7 0, L_000001f96b6d8e00;  1 drivers
v000001f96b74fa80_0 .net "O1L2_x_address", 11 0, v000001f96b7498e0_0;  1 drivers
v000001f96b74ee00_0 .net/s "O1L2_x_grad", 7 0, L_000001f96b6d7ac0;  1 drivers
v000001f96b74e7c0_0 .net "O1L2_y_address", 11 0, v000001f96b74a420_0;  1 drivers
v000001f96b74e900_0 .net/s "O1L2_y_grad", 7 0, L_000001f96b6d83f0;  1 drivers
v000001f96b74e360_0 .net "O2L1_x_address", 9 0, v000001f96b74ace0_0;  1 drivers
v000001f96b74efe0_0 .net/s "O2L1_x_grad", 7 0, L_000001f96b6d8af0;  1 drivers
v000001f96b74f120_0 .net "O2L1_y_address", 9 0, v000001f96b74a6a0_0;  1 drivers
v000001f96b74ecc0_0 .net/s "O2L1_y_grad", 7 0, L_000001f96b6d81c0;  1 drivers
v000001f96b74ea40_0 .net "O2L2_x_address", 9 0, v000001f96b74ae20_0;  1 drivers
v000001f96b74f1c0_0 .net/s "O2L2_x_grad", 7 0, L_000001f96b6d74a0;  1 drivers
v000001f96b74e040_0 .net "O2L2_y_address", 9 0, v000001f96b749020_0;  1 drivers
v000001f96b74e5e0_0 .net/s "O2L2_y_grad", 7 0, L_000001f96b6d7660;  1 drivers
v000001f96b74e860_0 .net "O3L1_x_address", 7 0, v000001f96b74bdf0_0;  1 drivers
v000001f96b74eb80_0 .net/s "O3L1_x_grad", 7 0, L_000001f96b6d7510;  1 drivers
v000001f96b74f260_0 .net "O3L1_y_address", 7 0, v000001f96b74b5d0_0;  1 drivers
v000001f96b74f6c0_0 .net/s "O3L1_y_grad", 7 0, L_000001f96b6d8930;  1 drivers
v000001f96b74f760_0 .net "O3L2_x_address", 7 0, v000001f96b74ccf0_0;  1 drivers
v000001f96b74fb20_0 .net/s "O3L2_x_grad", 7 0, L_000001f96b6d8310;  1 drivers
v000001f96b74eae0_0 .net "O3L2_y_address", 7 0, v000001f96b74b710_0;  1 drivers
v000001f96b74e400_0 .net/s "O3L2_y_grad", 7 0, L_000001f96b6d7f20;  1 drivers
v000001f96b74e720_0 .var "clk_in", 0 0;
v000001f96b74e9a0_0 .net "desc_out", 23 0, v000001f96b74c430_0;  1 drivers
v000001f96b74e4a0_0 .net "desc_wea", 0 0, v000001f96b74c610_0;  1 drivers
v000001f96b74f800_0 .net "desc_write_addr", 11 0, v000001f96b74ca70_0;  1 drivers
v000001f96b74ec20_0 .net "descriptors_done", 0 0, v000001f96b74ce30_0;  1 drivers
v000001f96b74f300_0 .net "key_read_addr", 9 0, v000001f96b74c070_0;  1 drivers
v000001f96b74ed60_0 .net "keypoint_read", 12 0, L_000001f96b6d8a80;  1 drivers
v000001f96b74ef40_0 .net "octave", 1 0, v000001f96b74c4d0_0;  1 drivers
v000001f96b74f940_0 .var "rst_in", 0 0;
v000001f96b74e0e0_0 .var "start_desc", 0 0;
v000001f96b74f080_0 .net "state", 3 0, v000001f96b74cb10_0;  1 drivers
S_000001f96b5d8720 .scope module, "O1L1_x" "xilinx_single_port_ram_read_first" 3 100, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b5d88b0 .param/str "INIT_FILE" 0 4 16, "O1L1_x.mem";
P_000001f96b5d88e8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f96b5d8920 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b5d8958 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b6cbe40 .array "BRAM", 0 4095, 7 0;
v000001f96b6cc980_0 .net "addra", 11 0, v000001f96b749ac0_0;  alias, 1 drivers
v000001f96b6cb1c0_0 .net "clka", 0 0, v000001f96b74e720_0;  1 drivers
L_000001f96b755a68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b6cb300_0 .net "dina", 7 0, L_000001f96b755a68;  1 drivers
v000001f96b6cbc60_0 .net "douta", 7 0, L_000001f96b6d77b0;  alias, 1 drivers
L_000001f96b755af8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b6ccc00_0 .net "ena", 0 0, L_000001f96b755af8;  1 drivers
v000001f96b6cb9e0_0 .var "ram_data", 7 0;
L_000001f96b755b40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b6cb3a0_0 .net "regcea", 0 0, L_000001f96b755b40;  1 drivers
v000001f96b6cbf80_0 .net "rsta", 0 0, v000001f96b74f940_0;  1 drivers
L_000001f96b755ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b6cc5c0_0 .net "wea", 0 0, L_000001f96b755ab0;  1 drivers
S_000001f96b5adff0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b5d8720;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b5adff0
v000001f96b6cc8e0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001f96b6cc8e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001f96b6cc8e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b6cc8e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001f96b5ae180 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b5d8720;
 .timescale -9 -12;
L_000001f96b6d77b0 .functor BUFZ 8, v000001f96b6cb120_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b6cb120_0 .var "douta_reg", 7 0;
E_000001f96b687a70 .event posedge, v000001f96b6cb1c0_0;
S_000001f96b580c20 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b5d8720;
 .timescale -9 -12;
S_000001f96b580db0 .scope module, "O1L1_y" "xilinx_single_port_ram_read_first" 3 116, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b580f40 .param/str "INIT_FILE" 0 4 16, "O1L1_y.mem";
P_000001f96b580f78 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f96b580fb0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b580fe8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b6cc200 .array "BRAM", 0 4095, 7 0;
v000001f96b6cc2a0_0 .net "addra", 11 0, v000001f96b74ad80_0;  alias, 1 drivers
v000001f96b6cc340_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b755b88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b6cca20_0 .net "dina", 7 0, L_000001f96b755b88;  1 drivers
v000001f96b6ccac0_0 .net "douta", 7 0, L_000001f96b6d8e00;  alias, 1 drivers
L_000001f96b755c18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b6cc020_0 .net "ena", 0 0, L_000001f96b755c18;  1 drivers
v000001f96b6cc0c0_0 .var "ram_data", 7 0;
L_000001f96b755c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b6cb800_0 .net "regcea", 0 0, L_000001f96b755c60;  1 drivers
v000001f96b6cb8a0_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b755bd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b6cc3e0_0 .net "wea", 0 0, L_000001f96b755bd0;  1 drivers
S_000001f96b5e0010 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b580db0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b5e0010
v000001f96b6cbbc0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001f96b6cbbc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001f96b6cbbc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b6cbbc0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001f96b5e01a0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b580db0;
 .timescale -9 -12;
L_000001f96b6d8e00 .functor BUFZ 8, v000001f96b6cc660_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b6cc660_0 .var "douta_reg", 7 0;
S_000001f96b512ce0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b580db0;
 .timescale -9 -12;
S_000001f96b512e70 .scope module, "O1L2_x" "xilinx_single_port_ram_read_first" 3 132, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b5e0330 .param/str "INIT_FILE" 0 4 16, "O1L2_x.mem";
P_000001f96b5e0368 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f96b5e03a0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b5e03d8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b6cc7a0 .array "BRAM", 0 4095, 7 0;
v000001f96b6b4470_0 .net "addra", 11 0, v000001f96b7498e0_0;  alias, 1 drivers
v000001f96b6b4010_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b755ca8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b6b54b0_0 .net "dina", 7 0, L_000001f96b755ca8;  1 drivers
v000001f96b6b41f0_0 .net "douta", 7 0, L_000001f96b6d7ac0;  alias, 1 drivers
L_000001f96b755d38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b6b46f0_0 .net "ena", 0 0, L_000001f96b755d38;  1 drivers
v000001f96b6b4330_0 .var "ram_data", 7 0;
L_000001f96b755d80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b6b43d0_0 .net "regcea", 0 0, L_000001f96b755d80;  1 drivers
v000001f96b6b5410_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b755cf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b6b4d30_0 .net "wea", 0 0, L_000001f96b755cf0;  1 drivers
S_000001f96b513000 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b512e70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b513000
v000001f96b6cc520_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001f96b6cc520_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001f96b6cc520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b6cc520_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001f96b73a3b0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b512e70;
 .timescale -9 -12;
L_000001f96b6d7ac0 .functor BUFZ 8, v000001f96b6cc700_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b6cc700_0 .var "douta_reg", 7 0;
S_000001f96b73a540 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b512e70;
 .timescale -9 -12;
S_000001f96b73a720 .scope module, "O1L2_y" "xilinx_single_port_ram_read_first" 3 148, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b5ae310 .param/str "INIT_FILE" 0 4 16, "O1L2_y.mem";
P_000001f96b5ae348 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f96b5ae380 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b5ae3b8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b6b4f10 .array "BRAM", 0 4095, 7 0;
v000001f96b6b4790_0 .net "addra", 11 0, v000001f96b74a420_0;  alias, 1 drivers
v000001f96b6b4830_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b755dc8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b6b4970_0 .net "dina", 7 0, L_000001f96b755dc8;  1 drivers
v000001f96b6b50f0_0 .net "douta", 7 0, L_000001f96b6d83f0;  alias, 1 drivers
L_000001f96b755e58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b674df0_0 .net "ena", 0 0, L_000001f96b755e58;  1 drivers
v000001f96b6754d0_0 .var "ram_data", 7 0;
L_000001f96b755ea0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b674c10_0 .net "regcea", 0 0, L_000001f96b755ea0;  1 drivers
v000001f96b6759d0_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b755e10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b675750_0 .net "wea", 0 0, L_000001f96b755e10;  1 drivers
S_000001f96b73ad60 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b73a720;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b73ad60
v000001f96b6b45b0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001f96b6b45b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001f96b6b45b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b6b45b0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001f96b73aef0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b73a720;
 .timescale -9 -12;
L_000001f96b6d83f0 .functor BUFZ 8, v000001f96b6b4650_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b6b4650_0 .var "douta_reg", 7 0;
S_000001f96b73a8b0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b73a720;
 .timescale -9 -12;
S_000001f96b73b530 .scope module, "O2L1_x" "xilinx_single_port_ram_read_first" 3 180, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b73b6e0 .param/str "INIT_FILE" 0 4 16, "O2L1_x.mem";
P_000001f96b73b718 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001f96b73b750 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b73b788 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b6757f0 .array "BRAM", 0 1023, 7 0;
v000001f96b73bbe0_0 .net "addra", 9 0, v000001f96b74ace0_0;  alias, 1 drivers
v000001f96b73c720_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b756008 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b73cf40_0 .net "dina", 7 0, L_000001f96b756008;  1 drivers
v000001f96b73d1c0_0 .net "douta", 7 0, L_000001f96b6d8af0;  alias, 1 drivers
L_000001f96b756098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b73ce00_0 .net "ena", 0 0, L_000001f96b756098;  1 drivers
v000001f96b73bfa0_0 .var "ram_data", 7 0;
L_000001f96b7560e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b73b820_0 .net "regcea", 0 0, L_000001f96b7560e0;  1 drivers
v000001f96b73c220_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b756050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b73c680_0 .net "wea", 0 0, L_000001f96b756050;  1 drivers
S_000001f96b73b080 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b73b530;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b73b080
v000001f96b675070_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001f96b675070_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001f96b675070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b675070_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001f96b73aa40 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b73b530;
 .timescale -9 -12;
L_000001f96b6d8af0 .functor BUFZ 8, v000001f96b675430_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b675430_0 .var "douta_reg", 7 0;
S_000001f96b73abd0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b73b530;
 .timescale -9 -12;
S_000001f96b73b210 .scope module, "O2L1_y" "xilinx_single_port_ram_read_first" 3 164, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b73d7e0 .param/str "INIT_FILE" 0 4 16, "O2L1_y.mem";
P_000001f96b73d818 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001f96b73d850 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b73d888 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b73c7c0 .array "BRAM", 0 1023, 7 0;
v000001f96b73b8c0_0 .net "addra", 9 0, v000001f96b74a6a0_0;  alias, 1 drivers
v000001f96b73be60_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b755ee8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b73bf00_0 .net "dina", 7 0, L_000001f96b755ee8;  1 drivers
v000001f96b73c5e0_0 .net "douta", 7 0, L_000001f96b6d81c0;  alias, 1 drivers
L_000001f96b755f78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b73bc80_0 .net "ena", 0 0, L_000001f96b755f78;  1 drivers
v000001f96b73d4e0_0 .var "ram_data", 7 0;
L_000001f96b755fc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b73c0e0_0 .net "regcea", 0 0, L_000001f96b755fc0;  1 drivers
v000001f96b73c040_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b755f30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b73d260_0 .net "wea", 0 0, L_000001f96b755f30;  1 drivers
S_000001f96b73b3a0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b73b210;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b73b3a0
v000001f96b73c9a0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001f96b73c9a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001f96b73c9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b73c9a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000001f96b73f540 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b73b210;
 .timescale -9 -12;
L_000001f96b6d81c0 .functor BUFZ 8, v000001f96b73cfe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b73cfe0_0 .var "douta_reg", 7 0;
S_000001f96b73dc40 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b73b210;
 .timescale -9 -12;
S_000001f96b73e8c0 .scope module, "O2L2_x" "xilinx_single_port_ram_read_first" 3 212, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b73f8e0 .param/str "INIT_FILE" 0 4 16, "O2L2_x.mem";
P_000001f96b73f918 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001f96b73f950 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b73f988 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b73cea0 .array "BRAM", 0 1023, 7 0;
v000001f96b73bdc0_0 .net "addra", 9 0, v000001f96b74ae20_0;  alias, 1 drivers
v000001f96b73baa0_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b756248 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b73bb40_0 .net "dina", 7 0, L_000001f96b756248;  1 drivers
v000001f96b73bd20_0 .net "douta", 7 0, L_000001f96b6d74a0;  alias, 1 drivers
L_000001f96b7562d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b73cc20_0 .net "ena", 0 0, L_000001f96b7562d8;  1 drivers
v000001f96b73ca40_0 .var "ram_data", 7 0;
L_000001f96b756320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b73cb80_0 .net "regcea", 0 0, L_000001f96b756320;  1 drivers
v000001f96b73cae0_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b756290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b73c180_0 .net "wea", 0 0, L_000001f96b756290;  1 drivers
S_000001f96b73ef00 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b73e8c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b73ef00
v000001f96b73c860_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000001f96b73c860_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000001f96b73c860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b73c860_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000001f96b73e730 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b73e8c0;
 .timescale -9 -12;
L_000001f96b6d74a0 .functor BUFZ 8, v000001f96b73ba00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b73ba00_0 .var "douta_reg", 7 0;
S_000001f96b73ea50 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b73e8c0;
 .timescale -9 -12;
S_000001f96b73ddd0 .scope module, "O2L2_y" "xilinx_single_port_ram_read_first" 3 196, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b73f9d0 .param/str "INIT_FILE" 0 4 16, "O2L2_y.mem";
P_000001f96b73fa08 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001f96b73fa40 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b73fa78 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b73d300 .array "BRAM", 0 1023, 7 0;
v000001f96b73c4a0_0 .net "addra", 9 0, v000001f96b749020_0;  alias, 1 drivers
v000001f96b73d440_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b756128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b73d3a0_0 .net "dina", 7 0, L_000001f96b756128;  1 drivers
v000001f96b73cd60_0 .net "douta", 7 0, L_000001f96b6d7660;  alias, 1 drivers
L_000001f96b7561b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b73d080_0 .net "ena", 0 0, L_000001f96b7561b8;  1 drivers
v000001f96b73d580_0 .var "ram_data", 7 0;
L_000001f96b756200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b73d620_0 .net "regcea", 0 0, L_000001f96b756200;  1 drivers
v000001f96b73d120_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b756170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b73c540_0 .net "wea", 0 0, L_000001f96b756170;  1 drivers
S_000001f96b73e0f0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b73ddd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b73e0f0
v000001f96b73c360_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v000001f96b73c360_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v000001f96b73c360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b73c360_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_000001f96b73e280 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b73ddd0;
 .timescale -9 -12;
L_000001f96b6d7660 .functor BUFZ 8, v000001f96b73c400_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b73c400_0 .var "douta_reg", 7 0;
S_000001f96b73f090 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b73ddd0;
 .timescale -9 -12;
S_000001f96b73df60 .scope module, "O3L1_x" "xilinx_single_port_ram_read_first" 3 245, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b73fac0 .param/str "INIT_FILE" 0 4 16, "O3L1_x.mem";
P_000001f96b73faf8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001f96b73fb30 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b73fb68 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b7401a0 .array "BRAM", 0 255, 7 0;
v000001f96b740380_0 .net "addra", 7 0, v000001f96b74bdf0_0;  alias, 1 drivers
v000001f96b73ffc0_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b756488 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b740600_0 .net "dina", 7 0, L_000001f96b756488;  1 drivers
v000001f96b741640_0 .net "douta", 7 0, L_000001f96b6d7510;  alias, 1 drivers
L_000001f96b756518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b7406a0_0 .net "ena", 0 0, L_000001f96b756518;  1 drivers
v000001f96b7415a0_0 .var "ram_data", 7 0;
L_000001f96b756560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b73ff20_0 .net "regcea", 0 0, L_000001f96b756560;  1 drivers
v000001f96b741460_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b7564d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b7404c0_0 .net "wea", 0 0, L_000001f96b7564d0;  1 drivers
S_000001f96b73e410 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b73df60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b73e410
v000001f96b73b960_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v000001f96b73b960_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v000001f96b73b960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b73b960_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_000001f96b73f3b0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b73df60;
 .timescale -9 -12;
L_000001f96b6d7510 .functor BUFZ 8, v000001f96b740d80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b740d80_0 .var "douta_reg", 7 0;
S_000001f96b73f220 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b73df60;
 .timescale -9 -12;
S_000001f96b73f6d0 .scope module, "O3L1_y" "xilinx_single_port_ram_read_first" 3 229, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b741bc0 .param/str "INIT_FILE" 0 4 16, "O3L1_y.mem";
P_000001f96b741bf8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001f96b741c30 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b741c68 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b7416e0 .array "BRAM", 0 255, 7 0;
v000001f96b7402e0_0 .net "addra", 7 0, v000001f96b74b5d0_0;  alias, 1 drivers
v000001f96b73fca0_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b756368 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b73fc00_0 .net "dina", 7 0, L_000001f96b756368;  1 drivers
v000001f96b741320_0 .net "douta", 7 0, L_000001f96b6d8930;  alias, 1 drivers
L_000001f96b7563f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b741780_0 .net "ena", 0 0, L_000001f96b7563f8;  1 drivers
v000001f96b73fd40_0 .var "ram_data", 7 0;
L_000001f96b756440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b740420_0 .net "regcea", 0 0, L_000001f96b756440;  1 drivers
v000001f96b7411e0_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b7563b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b741140_0 .net "wea", 0 0, L_000001f96b7563b0;  1 drivers
S_000001f96b73d920 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b73f6d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b73d920
v000001f96b740ba0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v000001f96b740ba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v000001f96b740ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b740ba0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_000001f96b73e5a0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b73f6d0;
 .timescale -9 -12;
L_000001f96b6d8930 .functor BUFZ 8, v000001f96b740f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b740f60_0 .var "douta_reg", 7 0;
S_000001f96b73dab0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b73f6d0;
 .timescale -9 -12;
S_000001f96b73ebe0 .scope module, "O3L2_x" "xilinx_single_port_ram_read_first" 3 277, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b7422a0 .param/str "INIT_FILE" 0 4 16, "O3L2_x.mem";
P_000001f96b7422d8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001f96b742310 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b742348 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b740560 .array "BRAM", 0 255, 7 0;
v000001f96b740240_0 .net "addra", 7 0, v000001f96b74ccf0_0;  alias, 1 drivers
v000001f96b740740_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b7566c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b7407e0_0 .net "dina", 7 0, L_000001f96b7566c8;  1 drivers
v000001f96b7418c0_0 .net "douta", 7 0, L_000001f96b6d8310;  alias, 1 drivers
L_000001f96b756758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b740ec0_0 .net "ena", 0 0, L_000001f96b756758;  1 drivers
v000001f96b73fde0_0 .var "ram_data", 7 0;
L_000001f96b7567a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b741960_0 .net "regcea", 0 0, L_000001f96b7567a0;  1 drivers
v000001f96b741000_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b756710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b7410a0_0 .net "wea", 0 0, L_000001f96b756710;  1 drivers
S_000001f96b73ed70 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b73ebe0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b73ed70
v000001f96b740100_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v000001f96b740100_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v000001f96b740100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b740100_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_000001f96b742d10 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b73ebe0;
 .timescale -9 -12;
L_000001f96b6d8310 .functor BUFZ 8, v000001f96b7413c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b7413c0_0 .var "douta_reg", 7 0;
S_000001f96b7434e0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b73ebe0;
 .timescale -9 -12;
S_000001f96b744930 .scope module, "O3L2_y" "xilinx_single_port_ram_read_first" 3 261, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f96b742750 .param/str "INIT_FILE" 0 4 16, "O3L2_y.mem";
P_000001f96b742788 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001f96b7427c0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b7427f8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001f96b7409c0 .array "BRAM", 0 255, 7 0;
v000001f96b740a60_0 .net "addra", 7 0, v000001f96b74b710_0;  alias, 1 drivers
v000001f96b741280_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b7565a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b740060_0 .net "dina", 7 0, L_000001f96b7565a8;  1 drivers
v000001f96b741500_0 .net "douta", 7 0, L_000001f96b6d7f20;  alias, 1 drivers
L_000001f96b756638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b740b00_0 .net "ena", 0 0, L_000001f96b756638;  1 drivers
v000001f96b741a00_0 .var "ram_data", 7 0;
L_000001f96b756680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b740c40_0 .net "regcea", 0 0, L_000001f96b756680;  1 drivers
v000001f96b741aa0_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b7565f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b740ce0_0 .net "wea", 0 0, L_000001f96b7565f0;  1 drivers
S_000001f96b743350 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b744930;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b743350
v000001f96b73fe80_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v000001f96b73fe80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v000001f96b73fe80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b73fe80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_000001f96b743b20 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b744930;
 .timescale -9 -12;
L_000001f96b6d7f20 .functor BUFZ 8, v000001f96b740920_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f96b740920_0 .var "douta_reg", 7 0;
S_000001f96b7447a0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b744930;
 .timescale -9 -12;
S_000001f96b743670 .scope module, "generator" "generate_descriptors" 3 39, 5 4 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "desc_write_addr";
    .port_info 3 /OUTPUT 1 "desc_wea";
    .port_info 4 /OUTPUT 24 "desc_out";
    .port_info 5 /OUTPUT 10 "key_read_addr";
    .port_info 6 /INPUT 13 "keypoint_read";
    .port_info 7 /INPUT 8 "O1L1_x_grad";
    .port_info 8 /INPUT 8 "O1L1_y_grad";
    .port_info 9 /OUTPUT 12 "O1L1_x_address";
    .port_info 10 /OUTPUT 12 "O1L1_y_address";
    .port_info 11 /INPUT 8 "O1L2_x_grad";
    .port_info 12 /INPUT 8 "O1L2_y_grad";
    .port_info 13 /OUTPUT 12 "O1L2_x_address";
    .port_info 14 /OUTPUT 12 "O1L2_y_address";
    .port_info 15 /INPUT 8 "O2L1_x_grad";
    .port_info 16 /INPUT 8 "O2L1_y_grad";
    .port_info 17 /OUTPUT 10 "O2L1_x_address";
    .port_info 18 /OUTPUT 10 "O2L1_y_address";
    .port_info 19 /INPUT 8 "O2L2_x_grad";
    .port_info 20 /INPUT 8 "O2L2_y_grad";
    .port_info 21 /OUTPUT 10 "O2L2_x_address";
    .port_info 22 /OUTPUT 10 "O2L2_y_address";
    .port_info 23 /INPUT 8 "O3L1_x_grad";
    .port_info 24 /INPUT 8 "O3L1_y_grad";
    .port_info 25 /OUTPUT 8 "O3L1_x_address";
    .port_info 26 /OUTPUT 8 "O3L1_y_address";
    .port_info 27 /INPUT 8 "O3L2_x_grad";
    .port_info 28 /INPUT 8 "O3L2_y_grad";
    .port_info 29 /OUTPUT 8 "O3L2_x_address";
    .port_info 30 /OUTPUT 8 "O3L2_y_address";
    .port_info 31 /OUTPUT 2 "octave_state_num";
    .port_info 32 /OUTPUT 4 "generic_state_num";
    .port_info 33 /INPUT 1 "start";
    .port_info 34 /OUTPUT 1 "descriptors_done";
P_000001f96b743e40 .param/l "BIT_DEPTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_000001f96b743e78 .param/l "DIMENSION" 0 5 5, +C4<00000000000000000000000001000000>;
P_000001f96b743eb0 .param/l "HEIGHT" 0 5 67, +C4<00000000000000000000000001000000>;
P_000001f96b743ee8 .param/l "NUMBER_KEYPOINTS" 0 5 6, +C4<00000000000000000000001111101000>;
P_000001f96b743f20 .param/l "NUMBER_OCTAVES" 0 5 7, +C4<00000000000000000000000000000011>;
P_000001f96b743f58 .param/l "PATCH_SIZE" 0 5 9, +C4<00000000000000000000000000000100>;
P_000001f96b743f90 .param/l "WIDTH" 0 5 68, +C4<00000000000000000000000001000000>;
enum000001f96b5f9c70 .enum2/s (32)
   "O1" 0,
   "O2" 1,
   "O3" 2
 ;
enum000001f96b5f9bd0 .enum2/s (32)
   "IDLE" 0,
   "READ" 1,
   "START_HISTOGRAM" 2,
   "PATCH_ONE" 3,
   "PATCH_TWO" 4,
   "PATCH_THREE" 5,
   "PATCH_FOUR" 6,
   "FINISH" 7
 ;
v000001f96b749ac0_0 .var "O1L1_x_address", 11 0;
v000001f96b74a560_0 .net/s "O1L1_x_grad", 7 0, L_000001f96b6d77b0;  alias, 1 drivers
v000001f96b74ad80_0 .var "O1L1_y_address", 11 0;
v000001f96b74a380_0 .net/s "O1L1_y_grad", 7 0, L_000001f96b6d8e00;  alias, 1 drivers
v000001f96b7498e0_0 .var "O1L2_x_address", 11 0;
v000001f96b74ab00_0 .net/s "O1L2_x_grad", 7 0, L_000001f96b6d7ac0;  alias, 1 drivers
v000001f96b74a420_0 .var "O1L2_y_address", 11 0;
v000001f96b74a920_0 .net/s "O1L2_y_grad", 7 0, L_000001f96b6d83f0;  alias, 1 drivers
v000001f96b749520_0 .net "O1_histogram_done", 0 0, v000001f96b745640_0;  1 drivers
v000001f96b749b60_0 .var "O1_histogram_ea", 0 0;
v000001f96b749c00_0 .net "O1_histogram_out", 23 0, v000001f96b7460e0_0;  1 drivers
v000001f96b74a4c0_0 .net "O1_x_address", 11 0, v000001f96b746040_0;  1 drivers
v000001f96b74aba0_0 .var "O1_x_coord", 5 0;
v000001f96b74a880_0 .var/s "O1_x_grad", 7 0;
v000001f96b74a600_0 .net "O1_y_address", 11 0, v000001f96b745780_0;  1 drivers
v000001f96b74ac40_0 .var "O1_y_coord", 5 0;
v000001f96b749ca0_0 .var/s "O1_y_grad", 7 0;
v000001f96b74ace0_0 .var "O2L1_x_address", 9 0;
v000001f96b749d40_0 .net/s "O2L1_x_grad", 7 0, L_000001f96b6d8af0;  alias, 1 drivers
v000001f96b74a6a0_0 .var "O2L1_y_address", 9 0;
v000001f96b74a740_0 .net/s "O2L1_y_grad", 7 0, L_000001f96b6d81c0;  alias, 1 drivers
v000001f96b74ae20_0 .var "O2L2_x_address", 9 0;
v000001f96b748f80_0 .net/s "O2L2_x_grad", 7 0, L_000001f96b6d74a0;  alias, 1 drivers
v000001f96b749020_0 .var "O2L2_y_address", 9 0;
v000001f96b74bfd0_0 .net/s "O2L2_y_grad", 7 0, L_000001f96b6d7660;  alias, 1 drivers
v000001f96b74c110_0 .net "O2_histogram_done", 0 0, v000001f96b747830_0;  1 drivers
v000001f96b74c2f0_0 .var "O2_histogram_ea", 0 0;
v000001f96b74c570_0 .net "O2_histogram_out", 23 0, v000001f96b747fb0_0;  1 drivers
v000001f96b74b030_0 .net "O2_x_address", 9 0, v000001f96b747bf0_0;  1 drivers
v000001f96b74b850_0 .var "O2_x_coord", 4 0;
v000001f96b74b7b0_0 .var/s "O2_x_grad", 7 0;
v000001f96b74c930_0 .net "O2_y_address", 9 0, v000001f96b747650_0;  1 drivers
v000001f96b74b490_0 .var "O2_y_coord", 4 0;
v000001f96b74c390_0 .var/s "O2_y_grad", 7 0;
v000001f96b74bdf0_0 .var "O3L1_x_address", 7 0;
v000001f96b74cc50_0 .net/s "O3L1_x_grad", 7 0, L_000001f96b6d7510;  alias, 1 drivers
v000001f96b74b5d0_0 .var "O3L1_y_address", 7 0;
v000001f96b74b8f0_0 .net/s "O3L1_y_grad", 7 0, L_000001f96b6d8930;  alias, 1 drivers
v000001f96b74ccf0_0 .var "O3L2_x_address", 7 0;
v000001f96b74be90_0 .net/s "O3L2_x_grad", 7 0, L_000001f96b6d8310;  alias, 1 drivers
v000001f96b74b710_0 .var "O3L2_y_address", 7 0;
v000001f96b74c1b0_0 .net/s "O3L2_y_grad", 7 0, L_000001f96b6d7f20;  alias, 1 drivers
v000001f96b74bb70_0 .net "O3_histogram_done", 0 0, v000001f96b7495c0_0;  1 drivers
v000001f96b74c7f0_0 .var "O3_histogram_ea", 0 0;
v000001f96b74b990_0 .net "O3_histogram_out", 23 0, v000001f96b749840_0;  1 drivers
v000001f96b74b0d0_0 .net "O3_x_address", 7 0, v000001f96b748d70_0;  1 drivers
v000001f96b74cd90_0 .var "O3_x_coord", 3 0;
v000001f96b74bc10_0 .var/s "O3_x_grad", 7 0;
v000001f96b74c9d0_0 .net "O3_y_address", 7 0, v000001f96b749de0_0;  1 drivers
v000001f96b74bf30_0 .var "O3_y_coord", 3 0;
v000001f96b74b170_0 .var/s "O3_y_grad", 7 0;
v000001f96b74bad0_0 .net "clk", 0 0, v000001f96b74e720_0;  alias, 1 drivers
v000001f96b74c430_0 .var "desc_out", 23 0;
v000001f96b74c610_0 .var "desc_wea", 0 0;
v000001f96b74ca70_0 .var "desc_write_addr", 11 0;
v000001f96b74ce30_0 .var "descriptors_done", 0 0;
v000001f96b74cb10_0 .var "generic_state_num", 3 0;
v000001f96b74b210_0 .var "histogram_ea", 0 0;
v000001f96b74c070_0 .var "key_read_addr", 9 0;
v000001f96b74ba30_0 .net "keypoint_read", 12 0, L_000001f96b6d8a80;  alias, 1 drivers
v000001f96b74c250_0 .var "level", 0 0;
v000001f96b74c750_0 .var/2s "octave", 31 0;
v000001f96b74c4d0_0 .var "octave_state_num", 1 0;
v000001f96b74cbb0_0 .var "read_counter", 1 0;
v000001f96b74b2b0_0 .net "rst_in", 0 0, v000001f96b74f940_0;  alias, 1 drivers
v000001f96b74c6b0_0 .net "start", 0 0, v000001f96b74e0e0_0;  1 drivers
v000001f96b74c890_0 .var/2s "state", 31 0;
v000001f96b74af90_0 .var "x", 5 0;
v000001f96b74b350_0 .var "y", 5 0;
E_000001f96b686e30/0 .event anyedge, v000001f96b74c750_0, v000001f96b74b210_0, v000001f96b745640_0, v000001f96b74af90_0;
E_000001f96b686e30/1 .event anyedge, v000001f96b74b350_0, v000001f96b7460e0_0, v000001f96b747830_0, v000001f96b747fb0_0;
E_000001f96b686e30/2 .event anyedge, v000001f96b7495c0_0, v000001f96b749840_0;
E_000001f96b686e30 .event/or E_000001f96b686e30/0, E_000001f96b686e30/1, E_000001f96b686e30/2;
E_000001f96b6878f0/0 .event anyedge, v000001f96b74c750_0, v000001f96b746040_0, v000001f96b745780_0, v000001f96b74c250_0;
E_000001f96b6878f0/1 .event anyedge, v000001f96b6b41f0_0, v000001f96b6cbc60_0, v000001f96b6b50f0_0, v000001f96b6ccac0_0;
E_000001f96b6878f0/2 .event anyedge, v000001f96b747bf0_0, v000001f96b747650_0, v000001f96b73bd20_0, v000001f96b73d1c0_0;
E_000001f96b6878f0/3 .event anyedge, v000001f96b73cd60_0, v000001f96b73c5e0_0, v000001f96b748d70_0, v000001f96b749de0_0;
E_000001f96b6878f0/4 .event anyedge, v000001f96b7418c0_0, v000001f96b741640_0, v000001f96b741500_0, v000001f96b741320_0;
E_000001f96b6878f0 .event/or E_000001f96b6878f0/0, E_000001f96b6878f0/1, E_000001f96b6878f0/2, E_000001f96b6878f0/3, E_000001f96b6878f0/4;
E_000001f96b687670 .event anyedge, v000001f96b74c750_0, v000001f96b74c890_0;
S_000001f96b7442f0 .scope module, "O1_hist" "histogram" 5 151, 6 5 0, S_000001f96b743670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 6 "x";
    .port_info 4 /INPUT 6 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 12 "x_read_addr";
    .port_info 8 /OUTPUT 12 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001f96b742660 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001f96b742698 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000001000000>;
P_000001f96b7426d0 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001f96b742708 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000001000000>;
enum000001f96b5f9d10 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001f96b745140_0 .net "bin_out", 2 0, v000001f96b7455a0_0;  1 drivers
v000001f96b745960_0 .var "center_addr_x", 5 0;
v000001f96b745a00_0 .var "center_addr_y", 5 0;
v000001f96b745500_0 .net "clk_in", 0 0, v000001f96b74e720_0;  alias, 1 drivers
v000001f96b745640_0 .var "histogram_done", 0 0;
v000001f96b7460e0_0 .var "histogram_out", 23 0;
v000001f96b7453c0_0 .var "last_save", 0 0;
v000001f96b746180_0 .var "orientation_valid_in", 0 0;
v000001f96b746c20_0 .net "orientation_valid_out", 0 0, v000001f96b745e60_0;  1 drivers
v000001f96b745c80_0 .net "rst_in", 0 0, v000001f96b74f940_0;  alias, 1 drivers
v000001f96b746cc0_0 .var "save_to_hist", 0 0;
v000001f96b746540_0 .net "start", 0 0, v000001f96b749b60_0;  1 drivers
v000001f96b745aa0_0 .var/2s "state", 31 0;
v000001f96b746220_0 .net "x", 5 0, v000001f96b74aba0_0;  1 drivers
v000001f96b7462c0_0 .net/s "x_grad_in", 7 0, v000001f96b74a880_0;  1 drivers
v000001f96b746680_0 .net "x_read_addr", 11 0, v000001f96b746040_0;  alias, 1 drivers
v000001f96b746d60_0 .net "y", 5 0, v000001f96b74ac40_0;  1 drivers
v000001f96b7464a0_0 .net/s "y_grad_in", 7 0, v000001f96b74a880_0;  alias, 1 drivers
v000001f96b746e00_0 .net "y_read_addr", 11 0, v000001f96b745780_0;  alias, 1 drivers
S_000001f96b743990 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001f96b7442f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 12 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 6 "center_addr_x";
    .port_info 9 /INPUT 6 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001f96b6e9b10 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001f96b6e9b48 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_000001f96b6e9b80 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
enum000001f96b5f9db0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001f96b755798 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b745000_0 .net/2u *"_ivl_0", 7 0, L_000001f96b755798;  1 drivers
L_000001f96b7557e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b745dc0_0 .net/2u *"_ivl_4", 7 0, L_000001f96b7557e0;  1 drivers
v000001f96b7455a0_0 .var "bin_out", 2 0;
v000001f96b745460_0 .net "center_addr_x", 5 0, v000001f96b745960_0;  1 drivers
v000001f96b745be0_0 .net "center_addr_y", 5 0, v000001f96b745a00_0;  1 drivers
v000001f96b745280_0 .net "clk_in", 0 0, v000001f96b74e720_0;  alias, 1 drivers
v000001f96b7467c0_0 .net "rst_in", 0 0, v000001f96b74f940_0;  alias, 1 drivers
v000001f96b746ae0_0 .var/2s "state", 31 0;
v000001f96b7456e0_0 .var "state_num", 1 0;
v000001f96b746860_0 .net "valid_in", 0 0, v000001f96b746180_0;  1 drivers
v000001f96b745e60_0 .var "valid_out", 0 0;
v000001f96b745fa0_0 .var "x_grad", 7 0;
v000001f96b7469a0_0 .net "x_grad_neg", 7 0, L_000001f96b750de0;  1 drivers
v000001f96b745320_0 .net "x_pixel_in", 7 0, v000001f96b74a880_0;  alias, 1 drivers
v000001f96b746040_0 .var "x_read_addr", 11 0;
v000001f96b746360_0 .var "x_read_addr_valid", 0 0;
v000001f96b746400_0 .var "x_read_addr_valid_pipe", 1 0;
v000001f96b746a40_0 .var "y_grad", 7 0;
v000001f96b746b80_0 .net "y_grad_neg", 7 0, L_000001f96b751240;  1 drivers
v000001f96b745f00_0 .net "y_pixel_in", 7 0, v000001f96b74a880_0;  alias, 1 drivers
v000001f96b745780_0 .var "y_read_addr", 11 0;
v000001f96b745b40_0 .var "y_read_addr_valid", 0 0;
v000001f96b7450a0_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001f96b6871b0 .event anyedge, v000001f96b746ae0_0;
L_000001f96b750de0 .arith/sub 8, L_000001f96b755798, v000001f96b745fa0_0;
L_000001f96b751240 .arith/sub 8, L_000001f96b7557e0, v000001f96b746a40_0;
S_000001f96b743cb0 .scope module, "O2_hist" "histogram" 5 176, 6 5 0, S_000001f96b743670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 5 "x";
    .port_info 4 /INPUT 5 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 10 "x_read_addr";
    .port_info 8 /OUTPUT 10 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001f96b742840 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001f96b742878 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000100000>;
P_000001f96b7428b0 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001f96b7428e8 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
enum000001f96b5f9e50 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001f96b747f10_0 .net "bin_out", 2 0, v000001f96b7458c0_0;  1 drivers
v000001f96b748730_0 .var "center_addr_x", 4 0;
v000001f96b747150_0 .var "center_addr_y", 4 0;
v000001f96b747010_0 .net "clk_in", 0 0, v000001f96b74e720_0;  alias, 1 drivers
v000001f96b747830_0 .var "histogram_done", 0 0;
v000001f96b747fb0_0 .var "histogram_out", 23 0;
v000001f96b7484b0_0 .var "last_save", 0 0;
v000001f96b748050_0 .var "orientation_valid_in", 0 0;
v000001f96b748870_0 .net "orientation_valid_out", 0 0, v000001f96b747dd0_0;  1 drivers
v000001f96b7471f0_0 .net "rst_in", 0 0, v000001f96b74f940_0;  alias, 1 drivers
v000001f96b747a10_0 .var "save_to_hist", 0 0;
v000001f96b7475b0_0 .net "start", 0 0, v000001f96b74c2f0_0;  1 drivers
v000001f96b747330_0 .var/2s "state", 31 0;
v000001f96b747ab0_0 .net "x", 4 0, v000001f96b74b850_0;  1 drivers
v000001f96b7480f0_0 .net/s "x_grad_in", 7 0, v000001f96b74b7b0_0;  1 drivers
v000001f96b748230_0 .net "x_read_addr", 9 0, v000001f96b747bf0_0;  alias, 1 drivers
v000001f96b747d30_0 .net "y", 4 0, v000001f96b74b490_0;  1 drivers
v000001f96b7482d0_0 .net/s "y_grad_in", 7 0, v000001f96b74b7b0_0;  alias, 1 drivers
v000001f96b748af0_0 .net "y_read_addr", 9 0, v000001f96b747650_0;  alias, 1 drivers
S_000001f96b743800 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001f96b743cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 10 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 5 "center_addr_x";
    .port_info 9 /INPUT 5 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001f96b6e9fe0 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001f96b6ea018 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_000001f96b6ea050 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
enum000001f96b3dba90 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001f96b755828 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b745820_0 .net/2u *"_ivl_0", 7 0, L_000001f96b755828;  1 drivers
L_000001f96b755870 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b7465e0_0 .net/2u *"_ivl_4", 7 0, L_000001f96b755870;  1 drivers
v000001f96b7458c0_0 .var "bin_out", 2 0;
v000001f96b745d20_0 .net "center_addr_x", 4 0, v000001f96b748730_0;  1 drivers
v000001f96b746720_0 .net "center_addr_y", 4 0, v000001f96b747150_0;  1 drivers
v000001f96b7451e0_0 .net "clk_in", 0 0, v000001f96b74e720_0;  alias, 1 drivers
v000001f96b744f60_0 .net "rst_in", 0 0, v000001f96b74f940_0;  alias, 1 drivers
v000001f96b746900_0 .var/2s "state", 31 0;
v000001f96b747970_0 .var "state_num", 1 0;
v000001f96b7470b0_0 .net "valid_in", 0 0, v000001f96b748050_0;  1 drivers
v000001f96b747dd0_0 .var "valid_out", 0 0;
v000001f96b748410_0 .var "x_grad", 7 0;
v000001f96b748550_0 .net "x_grad_neg", 7 0, L_000001f96b750b60;  1 drivers
v000001f96b747470_0 .net "x_pixel_in", 7 0, v000001f96b74b7b0_0;  alias, 1 drivers
v000001f96b747bf0_0 .var "x_read_addr", 9 0;
v000001f96b7478d0_0 .var "x_read_addr_valid", 0 0;
v000001f96b7487d0_0 .var "x_read_addr_valid_pipe", 1 0;
v000001f96b7476f0_0 .var "y_grad", 7 0;
v000001f96b748190_0 .net "y_grad_neg", 7 0, L_000001f96b750c00;  1 drivers
v000001f96b747e70_0 .net "y_pixel_in", 7 0, v000001f96b74b7b0_0;  alias, 1 drivers
v000001f96b747650_0 .var "y_read_addr", 9 0;
v000001f96b747790_0 .var "y_read_addr_valid", 0 0;
v000001f96b747290_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001f96b687570 .event anyedge, v000001f96b746900_0;
L_000001f96b750b60 .arith/sub 8, L_000001f96b755828, v000001f96b748410_0;
L_000001f96b750c00 .arith/sub 8, L_000001f96b755870, v000001f96b7476f0_0;
S_000001f96b744610 .scope module, "O3_hist" "histogram" 5 201, 6 5 0, S_000001f96b743670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 4 "x";
    .port_info 4 /INPUT 4 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 8 "x_read_addr";
    .port_info 8 /OUTPUT 8 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001f96b7420c0 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001f96b7420f8 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000010000>;
P_000001f96b742130 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001f96b742168 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
enum000001f96b3dbb30 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001f96b74aa60_0 .net "bin_out", 2 0, v000001f96b747b50_0;  1 drivers
v000001f96b749f20_0 .var "center_addr_x", 3 0;
v000001f96b749fc0_0 .var "center_addr_y", 3 0;
v000001f96b74a060_0 .net "clk_in", 0 0, v000001f96b74e720_0;  alias, 1 drivers
v000001f96b7495c0_0 .var "histogram_done", 0 0;
v000001f96b749840_0 .var "histogram_out", 23 0;
v000001f96b74a100_0 .var "last_save", 0 0;
v000001f96b7497a0_0 .var "orientation_valid_in", 0 0;
v000001f96b7492a0_0 .net "orientation_valid_out", 0 0, v000001f96b748a50_0;  1 drivers
v000001f96b74a7e0_0 .net "rst_in", 0 0, v000001f96b74f940_0;  alias, 1 drivers
v000001f96b7493e0_0 .var "save_to_hist", 0 0;
v000001f96b7490c0_0 .net "start", 0 0, v000001f96b74c7f0_0;  1 drivers
v000001f96b749160_0 .var/2s "state", 31 0;
v000001f96b749200_0 .net "x", 3 0, v000001f96b74cd90_0;  1 drivers
v000001f96b749a20_0 .net/s "x_grad_in", 7 0, v000001f96b74bc10_0;  1 drivers
v000001f96b74a240_0 .net "x_read_addr", 7 0, v000001f96b748d70_0;  alias, 1 drivers
v000001f96b74a2e0_0 .net "y", 3 0, v000001f96b74bf30_0;  1 drivers
v000001f96b749340_0 .net/s "y_grad_in", 7 0, v000001f96b74bc10_0;  alias, 1 drivers
v000001f96b749480_0 .net "y_read_addr", 7 0, v000001f96b749de0_0;  alias, 1 drivers
S_000001f96b744160 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001f96b744610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 8 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 4 "center_addr_x";
    .port_info 9 /INPUT 4 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001f96b6ea090 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001f96b6ea0c8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_000001f96b6ea100 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
enum000001f96b3dbbd0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001f96b7558b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b748c30_0 .net/2u *"_ivl_0", 7 0, L_000001f96b7558b8;  1 drivers
L_000001f96b755900 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f96b748690_0 .net/2u *"_ivl_4", 7 0, L_000001f96b755900;  1 drivers
v000001f96b747b50_0 .var "bin_out", 2 0;
v000001f96b747c90_0 .net "center_addr_x", 3 0, v000001f96b749f20_0;  1 drivers
v000001f96b748370_0 .net "center_addr_y", 3 0, v000001f96b749fc0_0;  1 drivers
v000001f96b7473d0_0 .net "clk_in", 0 0, v000001f96b74e720_0;  alias, 1 drivers
v000001f96b747510_0 .net "rst_in", 0 0, v000001f96b74f940_0;  alias, 1 drivers
v000001f96b7485f0_0 .var/2s "state", 31 0;
v000001f96b746f70_0 .var "state_num", 1 0;
v000001f96b748910_0 .net "valid_in", 0 0, v000001f96b7497a0_0;  1 drivers
v000001f96b748a50_0 .var "valid_out", 0 0;
v000001f96b748b90_0 .var "x_grad", 7 0;
v000001f96b7489b0_0 .net "x_grad_neg", 7 0, L_000001f96b750e80;  1 drivers
v000001f96b748cd0_0 .net "x_pixel_in", 7 0, v000001f96b74bc10_0;  alias, 1 drivers
v000001f96b748d70_0 .var "x_read_addr", 7 0;
v000001f96b748e10_0 .var "x_read_addr_valid", 0 0;
v000001f96b749980_0 .var "x_read_addr_valid_pipe", 1 0;
v000001f96b749e80_0 .var "y_grad", 7 0;
v000001f96b749700_0 .net "y_grad_neg", 7 0, L_000001f96b7505c0;  1 drivers
v000001f96b74a1a0_0 .net "y_pixel_in", 7 0, v000001f96b74bc10_0;  alias, 1 drivers
v000001f96b749de0_0 .var "y_read_addr", 7 0;
v000001f96b749660_0 .var "y_read_addr_valid", 0 0;
v000001f96b74a9c0_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001f96b687bb0 .event anyedge, v000001f96b7485f0_0;
L_000001f96b750e80 .arith/sub 8, L_000001f96b7558b8, v000001f96b748b90_0;
L_000001f96b7505c0 .arith/sub 8, L_000001f96b755900, v000001f96b749e80_0;
S_000001f96b743fd0 .scope module, "keypoints" "xilinx_single_port_ram_read_first" 3 84, 4 12 0, S_000001f96b5c2380;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 13 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 13 "douta";
P_000001f96b741ee0 .param/str "INIT_FILE" 0 4 16, "keypoints.mem";
P_000001f96b741f18 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000001111101000>;
P_000001f96b741f50 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001f96b741f88 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001101>;
v000001f96b74bcb0 .array "BRAM", 0 999, 12 0;
v000001f96b74bd50_0 .net "addra", 9 0, v000001f96b74c070_0;  alias, 1 drivers
v000001f96b74eea0_0 .net "clka", 0 0, v000001f96b74e720_0;  alias, 1 drivers
L_000001f96b755948 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000001f96b74e540_0 .net "dina", 12 0, L_000001f96b755948;  1 drivers
v000001f96b74f580_0 .net "douta", 12 0, L_000001f96b6d8a80;  alias, 1 drivers
L_000001f96b7559d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b74f440_0 .net "ena", 0 0, L_000001f96b7559d8;  1 drivers
v000001f96b74e180_0 .var "ram_data", 12 0;
L_000001f96b755a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f96b74f620_0 .net "regcea", 0 0, L_000001f96b755a20;  1 drivers
v000001f96b74d960_0 .net "rsta", 0 0, v000001f96b74f940_0;  alias, 1 drivers
L_000001f96b755990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f96b74dfa0_0 .net "wea", 0 0, L_000001f96b755990;  1 drivers
S_000001f96b744480 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001f96b743fd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b744480
v000001f96b74b530_0 .var/i "depth", 31 0;
TD_descriptors_tb.keypoints.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v000001f96b74b530_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v000001f96b74b530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b74b530_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_000001f96b744ac0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001f96b743fd0;
 .timescale -9 -12;
L_000001f96b6d8a80 .functor BUFZ 13, v000001f96b74b670_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001f96b74b670_0 .var "douta_reg", 12 0;
S_000001f96b742ea0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001f96b743fd0;
 .timescale -9 -12;
S_000001f96b5c2510 .scope module, "gradient_image" "gradient_image" 8 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "x_write_addr";
    .port_info 6 /OUTPUT 1 "x_write_valid";
    .port_info 7 /OUTPUT 8 "x_pixel_out";
    .port_info 8 /OUTPUT 12 "y_write_addr";
    .port_info 9 /OUTPUT 1 "y_write_valid";
    .port_info 10 /OUTPUT 8 "y_pixel_out";
    .port_info 11 /INPUT 1 "start_in";
    .port_info 12 /OUTPUT 1 "gradient_done";
    .port_info 13 /OUTPUT 3 "state_num";
P_000001f96b6ea140 .param/l "BIT_DEPTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_000001f96b6ea178 .param/l "HEIGHT" 0 8 7, +C4<00000000000000000000000001000000>;
P_000001f96b6ea1b0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000001000000>;
enum000001f96b3dbc70 .enum2/s (32)
   "IDLE" 0,
   "READ_X1" 1,
   "READ_X2" 2,
   "WRITE_X" 3,
   "READ_Y1" 4,
   "READ_Y2" 5,
   "WRITE_Y" 6,
   "CONTINUE" 7
 ;
v000001f96b74e680_0 .var "center_addr_x", 5 0;
v000001f96b74d3c0_0 .var "center_addr_y", 5 0;
o000001f96b6ef778 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b74d460_0 .net "clk_in", 0 0, o000001f96b6ef778;  0 drivers
o000001f96b6ef7a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001f96b74ddc0_0 .net "ext_pixel_in", 7 0, o000001f96b6ef7a8;  0 drivers
v000001f96b74d500_0 .var "ext_read_addr", 11 0;
v000001f96b74da00_0 .var "ext_read_addr_valid", 0 0;
v000001f96b74d5a0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001f96b74d820_0 .var "gradient_done", 0 0;
v000001f96b74d640_0 .var/s "pixel1_signed", 8 0;
v000001f96b74d6e0_0 .var/s "pixel2_signed", 8 0;
o000001f96b6ef8f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b74d780_0 .net "rst_in", 0 0, o000001f96b6ef8f8;  0 drivers
o000001f96b6ef928 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b74d8c0_0 .net "start_in", 0 0, o000001f96b6ef928;  0 drivers
v000001f96b74daa0_0 .var/2s "state", 31 0;
v000001f96b74db40_0 .var "state_num", 2 0;
v000001f96b74e220_0 .var "x_pixel_out", 7 0;
v000001f96b74dbe0_0 .var "x_write_addr", 11 0;
v000001f96b74dc80_0 .var "x_write_valid", 0 0;
v000001f96b74dd20_0 .var "y_pixel_out", 7 0;
v000001f96b74e2c0_0 .var "y_write_addr", 11 0;
v000001f96b74de60_0 .var "y_write_valid", 0 0;
E_000001f96b6876f0 .event posedge, v000001f96b74d460_0;
E_000001f96b686eb0 .event anyedge, v000001f96b74daa0_0;
S_000001f96b5d8590 .scope module, "xilinx_true_dual_port_read_first_2_clock_ram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 18 "dina";
    .port_info 3 /INPUT 18 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 18 "douta";
    .port_info 15 /OUTPUT 18 "doutb";
P_000001f96b5c26a0 .param/str "INIT_FILE" 0 9 14, "\000";
P_000001f96b5c26d8 .param/l "RAM_DEPTH" 0 9 12, +C4<00000000000000000000010000000000>;
P_000001f96b5c2710 .param/str "RAM_PERFORMANCE" 0 9 13, "HIGH_PERFORMANCE";
P_000001f96b5c2748 .param/l "RAM_WIDTH" 0 9 11, +C4<00000000000000000000000000010010>;
v000001f96b74fe40 .array "BRAM", 0 1023, 17 0;
o000001f96b6efe68 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001f96b74fee0_0 .net "addra", 9 0, o000001f96b6efe68;  0 drivers
o000001f96b6efe98 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001f96b74ff80_0 .net "addrb", 9 0, o000001f96b6efe98;  0 drivers
o000001f96b6efec8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b74fc60_0 .net "clka", 0 0, o000001f96b6efec8;  0 drivers
o000001f96b6efef8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b7502a0_0 .net "clkb", 0 0, o000001f96b6efef8;  0 drivers
o000001f96b6eff28 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f96b750980_0 .net "dina", 17 0, o000001f96b6eff28;  0 drivers
o000001f96b6eff58 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f96b750d40_0 .net "dinb", 17 0, o000001f96b6eff58;  0 drivers
v000001f96b750020_0 .net "douta", 17 0, L_000001f96b6d7820;  1 drivers
v000001f96b750ac0_0 .net "doutb", 17 0, L_000001f96b6d8d90;  1 drivers
o000001f96b6effe8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b7500c0_0 .net "ena", 0 0, o000001f96b6effe8;  0 drivers
o000001f96b6f0018 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b750160_0 .net "enb", 0 0, o000001f96b6f0018;  0 drivers
v000001f96b750700_0 .var/i "idx", 31 0;
v000001f96b751100_0 .var "ram_data_a", 17 0;
v000001f96b7507a0_0 .var "ram_data_b", 17 0;
o000001f96b6f00d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b750340_0 .net "regcea", 0 0, o000001f96b6f00d8;  0 drivers
o000001f96b6f0108 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b7503e0_0 .net "regceb", 0 0, o000001f96b6f0108;  0 drivers
o000001f96b6f0138 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b750840_0 .net "rsta", 0 0, o000001f96b6f0138;  0 drivers
o000001f96b6f0168 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b751060_0 .net "rstb", 0 0, o000001f96b6f0168;  0 drivers
o000001f96b6f0198 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b750480_0 .net "wea", 0 0, o000001f96b6f0198;  0 drivers
o000001f96b6f01c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f96b750520_0 .net "web", 0 0, o000001f96b6f01c8;  0 drivers
S_000001f96b743030 .scope function.vec4.u32, "clogb2" "clogb2" 9 113, 9 113 0, S_000001f96b5d8590;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f96b743030
v000001f96b750a20_0 .var/i "depth", 31 0;
TD_xilinx_true_dual_port_read_first_2_clock_ram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v000001f96b750a20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v000001f96b750a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f96b750a20_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_000001f96b7431c0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 9 49, 9 49 0, S_000001f96b5d8590;
 .timescale -9 -12;
v000001f96b7508e0_0 .var/i "ram_index", 31 0;
S_000001f96b7545e0 .scope generate, "output_register" "output_register" 9 81, 9 81 0, S_000001f96b5d8590;
 .timescale -9 -12;
L_000001f96b6d7820 .functor BUFZ 18, v000001f96b750660_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_000001f96b6d8d90 .functor BUFZ 18, v000001f96b750200_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001f96b750660_0 .var "douta_reg", 17 0;
v000001f96b750200_0 .var "doutb_reg", 17 0;
E_000001f96b6875f0 .event posedge, v000001f96b7502a0_0;
E_000001f96b687730 .event posedge, v000001f96b74fc60_0;
    .scope S_000001f96b743990;
T_14 ;
Ewait_0 .event/or E_000001f96b6871b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001f96b746ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f96b7456e0_0, 0, 2;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f96b7456e0_0, 0, 2;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f96b7456e0_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f96b7456e0_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001f96b743990;
T_15 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b746360_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b746400_0, 4, 5;
    %load/vec4 v000001f96b746400_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b746400_0, 4, 5;
    %load/vec4 v000001f96b745b40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7450a0_0, 4, 5;
    %load/vec4 v000001f96b7450a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7450a0_0, 4, 5;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f96b743990;
T_16 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b7467c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b746ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b746360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f96b746040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b745b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f96b745780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b745e60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001f96b746360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b746360_0, 0;
T_16.2 ;
    %load/vec4 v000001f96b745b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b745b40_0, 0;
T_16.4 ;
    %load/vec4 v000001f96b745e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b745e60_0, 0;
T_16.6 ;
    %load/vec4 v000001f96b746ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v000001f96b746860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b746ae0_0, 0;
    %load/vec4 v000001f96b745460_0;
    %pad/u 32;
    %load/vec4 v000001f96b745be0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001f96b746040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b746360_0, 0;
T_16.13 ;
    %jmp T_16.12;
T_16.9 ;
    %load/vec4 v000001f96b746400_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v000001f96b745320_0;
    %assign/vec4 v000001f96b745fa0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f96b746ae0_0, 0;
    %load/vec4 v000001f96b745460_0;
    %pad/u 32;
    %load/vec4 v000001f96b745be0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001f96b745780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b745b40_0, 0;
T_16.15 ;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v000001f96b7450a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v000001f96b745f00_0;
    %assign/vec4 v000001f96b746a40_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f96b746ae0_0, 0;
T_16.17 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v000001f96b745fa0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.21, 4;
    %load/vec4 v000001f96b746a40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %load/vec4 v000001f96b745fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.24, 4;
    %load/vec4 v000001f96b746a40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v000001f96b746a40_0;
    %load/vec4 v000001f96b745fa0_0;
    %cmp/u;
    %jmp/0xz  T_16.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
T_16.26 ;
T_16.23 ;
T_16.19 ;
    %load/vec4 v000001f96b745fa0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.29, 4;
    %load/vec4 v000001f96b746a40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.27, 8;
    %load/vec4 v000001f96b745fa0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.32, 4;
    %load/vec4 v000001f96b746a40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
    %jmp T_16.31;
T_16.30 ;
    %load/vec4 v000001f96b7469a0_0;
    %load/vec4 v000001f96b746a40_0;
    %cmp/u;
    %jmp/0xz  T_16.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
    %jmp T_16.34;
T_16.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
T_16.34 ;
T_16.31 ;
T_16.27 ;
    %load/vec4 v000001f96b745fa0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.37, 4;
    %load/vec4 v000001f96b746a40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %load/vec4 v000001f96b745fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.40, 4;
    %load/vec4 v000001f96b746a40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
    %jmp T_16.39;
T_16.38 ;
    %load/vec4 v000001f96b746b80_0;
    %load/vec4 v000001f96b7469a0_0;
    %cmp/u;
    %jmp/0xz  T_16.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
T_16.42 ;
T_16.39 ;
T_16.35 ;
    %load/vec4 v000001f96b745fa0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.45, 4;
    %load/vec4 v000001f96b746a40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.43, 8;
    %load/vec4 v000001f96b745fa0_0;
    %load/vec4 v000001f96b746b80_0;
    %cmp/u;
    %jmp/0xz  T_16.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
    %jmp T_16.47;
T_16.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001f96b7455a0_0, 0;
T_16.47 ;
T_16.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b745e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b746ae0_0, 0;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f96b7442f0;
T_17 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b745c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f96b745960_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f96b745a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b746180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b745640_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f96b7460e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b746cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7453c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001f96b746180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b746180_0, 0;
T_17.2 ;
    %load/vec4 v000001f96b745640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b745640_0, 0;
T_17.4 ;
    %load/vec4 v000001f96b746cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b746cc0_0, 0;
    %load/vec4 v000001f96b745140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.17;
T_17.8 ;
    %load/vec4 v000001f96b7460e0_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7460e0_0, 4, 5;
    %jmp T_17.17;
T_17.9 ;
    %load/vec4 v000001f96b7460e0_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7460e0_0, 4, 5;
    %jmp T_17.17;
T_17.10 ;
    %load/vec4 v000001f96b7460e0_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7460e0_0, 4, 5;
    %jmp T_17.17;
T_17.11 ;
    %load/vec4 v000001f96b7460e0_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7460e0_0, 4, 5;
    %jmp T_17.17;
T_17.12 ;
    %load/vec4 v000001f96b7460e0_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7460e0_0, 4, 5;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v000001f96b7460e0_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7460e0_0, 4, 5;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v000001f96b7460e0_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7460e0_0, 4, 5;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v000001f96b7460e0_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7460e0_0, 4, 5;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
    %load/vec4 v000001f96b7453c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7453c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b745640_0, 0;
T_17.18 ;
T_17.6 ;
    %load/vec4 v000001f96b745aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b745aa0_0, 0;
    %jmp T_17.26;
T_17.20 ;
    %load/vec4 v000001f96b746540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f96b7460e0_0, 0;
    %load/vec4 v000001f96b746220_0;
    %assign/vec4 v000001f96b745960_0, 0;
    %load/vec4 v000001f96b746d60_0;
    %assign/vec4 v000001f96b745a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b746180_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b745aa0_0, 0;
T_17.27 ;
    %jmp T_17.26;
T_17.21 ;
    %load/vec4 v000001f96b746c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b746cc0_0, 0;
    %load/vec4 v000001f96b746220_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f96b745960_0, 0;
    %load/vec4 v000001f96b746d60_0;
    %assign/vec4 v000001f96b745a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b746180_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f96b745aa0_0, 0;
T_17.29 ;
    %jmp T_17.26;
T_17.22 ;
    %load/vec4 v000001f96b746c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b746cc0_0, 0;
    %load/vec4 v000001f96b746220_0;
    %assign/vec4 v000001f96b745960_0, 0;
    %load/vec4 v000001f96b746d60_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f96b745a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b746180_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f96b745aa0_0, 0;
T_17.31 ;
    %jmp T_17.26;
T_17.23 ;
    %load/vec4 v000001f96b746c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b746cc0_0, 0;
    %load/vec4 v000001f96b746220_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f96b745960_0, 0;
    %load/vec4 v000001f96b746d60_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f96b745a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b746180_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f96b745aa0_0, 0;
T_17.33 ;
    %jmp T_17.26;
T_17.24 ;
    %load/vec4 v000001f96b746c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b746cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7453c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b745aa0_0, 0;
T_17.35 ;
    %jmp T_17.26;
T_17.26 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f96b743800;
T_18 ;
Ewait_1 .event/or E_000001f96b687570, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001f96b746900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f96b747970_0, 0, 2;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f96b747970_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f96b747970_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f96b747970_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001f96b743800;
T_19 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b7478d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7487d0_0, 4, 5;
    %load/vec4 v000001f96b7487d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b7487d0_0, 4, 5;
    %load/vec4 v000001f96b747790_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747290_0, 4, 5;
    %load/vec4 v000001f96b747290_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747290_0, 4, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_000001f96b743800;
T_20 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b744f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b746900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7478d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f96b747bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b747790_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f96b747650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b747dd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001f96b7478d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7478d0_0, 0;
T_20.2 ;
    %load/vec4 v000001f96b747790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b747790_0, 0;
T_20.4 ;
    %load/vec4 v000001f96b747dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b747dd0_0, 0;
T_20.6 ;
    %load/vec4 v000001f96b746900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.8 ;
    %load/vec4 v000001f96b7470b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b746900_0, 0;
    %load/vec4 v000001f96b745d20_0;
    %pad/u 32;
    %load/vec4 v000001f96b746720_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001f96b747bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7478d0_0, 0;
T_20.13 ;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v000001f96b7487d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %load/vec4 v000001f96b747470_0;
    %assign/vec4 v000001f96b748410_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f96b746900_0, 0;
    %load/vec4 v000001f96b745d20_0;
    %pad/u 32;
    %load/vec4 v000001f96b746720_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001f96b747650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b747790_0, 0;
T_20.15 ;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v000001f96b747290_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %load/vec4 v000001f96b747e70_0;
    %assign/vec4 v000001f96b7476f0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f96b746900_0, 0;
T_20.17 ;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v000001f96b748410_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.21, 4;
    %load/vec4 v000001f96b7476f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v000001f96b748410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.24, 4;
    %load/vec4 v000001f96b7476f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v000001f96b7476f0_0;
    %load/vec4 v000001f96b748410_0;
    %cmp/u;
    %jmp/0xz  T_20.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
T_20.26 ;
T_20.23 ;
T_20.19 ;
    %load/vec4 v000001f96b748410_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.29, 4;
    %load/vec4 v000001f96b7476f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.27, 8;
    %load/vec4 v000001f96b748410_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.32, 4;
    %load/vec4 v000001f96b7476f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
    %jmp T_20.31;
T_20.30 ;
    %load/vec4 v000001f96b748550_0;
    %load/vec4 v000001f96b7476f0_0;
    %cmp/u;
    %jmp/0xz  T_20.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
T_20.34 ;
T_20.31 ;
T_20.27 ;
    %load/vec4 v000001f96b748410_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.37, 4;
    %load/vec4 v000001f96b7476f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %load/vec4 v000001f96b748410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.40, 4;
    %load/vec4 v000001f96b7476f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
    %jmp T_20.39;
T_20.38 ;
    %load/vec4 v000001f96b748190_0;
    %load/vec4 v000001f96b748550_0;
    %cmp/u;
    %jmp/0xz  T_20.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
    %jmp T_20.42;
T_20.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
T_20.42 ;
T_20.39 ;
T_20.35 ;
    %load/vec4 v000001f96b748410_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.45, 4;
    %load/vec4 v000001f96b7476f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.43, 8;
    %load/vec4 v000001f96b748410_0;
    %load/vec4 v000001f96b748190_0;
    %cmp/u;
    %jmp/0xz  T_20.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
    %jmp T_20.47;
T_20.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001f96b7458c0_0, 0;
T_20.47 ;
T_20.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b747dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b746900_0, 0;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001f96b743cb0;
T_21 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b7471f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f96b748730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f96b747150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b748050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b747830_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f96b747fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b747a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7484b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001f96b748050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b748050_0, 0;
T_21.2 ;
    %load/vec4 v000001f96b747830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b747830_0, 0;
T_21.4 ;
    %load/vec4 v000001f96b747a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b747a10_0, 0;
    %load/vec4 v000001f96b747f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.17;
T_21.8 ;
    %load/vec4 v000001f96b747fb0_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747fb0_0, 4, 5;
    %jmp T_21.17;
T_21.9 ;
    %load/vec4 v000001f96b747fb0_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747fb0_0, 4, 5;
    %jmp T_21.17;
T_21.10 ;
    %load/vec4 v000001f96b747fb0_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747fb0_0, 4, 5;
    %jmp T_21.17;
T_21.11 ;
    %load/vec4 v000001f96b747fb0_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747fb0_0, 4, 5;
    %jmp T_21.17;
T_21.12 ;
    %load/vec4 v000001f96b747fb0_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747fb0_0, 4, 5;
    %jmp T_21.17;
T_21.13 ;
    %load/vec4 v000001f96b747fb0_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747fb0_0, 4, 5;
    %jmp T_21.17;
T_21.14 ;
    %load/vec4 v000001f96b747fb0_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747fb0_0, 4, 5;
    %jmp T_21.17;
T_21.15 ;
    %load/vec4 v000001f96b747fb0_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b747fb0_0, 4, 5;
    %jmp T_21.17;
T_21.17 ;
    %pop/vec4 1;
    %load/vec4 v000001f96b7484b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7484b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b747830_0, 0;
T_21.18 ;
T_21.6 ;
    %load/vec4 v000001f96b747330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b747330_0, 0;
    %jmp T_21.26;
T_21.20 ;
    %load/vec4 v000001f96b7475b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f96b747fb0_0, 0;
    %load/vec4 v000001f96b747ab0_0;
    %assign/vec4 v000001f96b748730_0, 0;
    %load/vec4 v000001f96b747d30_0;
    %assign/vec4 v000001f96b747150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b748050_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b747330_0, 0;
T_21.27 ;
    %jmp T_21.26;
T_21.21 ;
    %load/vec4 v000001f96b748870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b747a10_0, 0;
    %load/vec4 v000001f96b747ab0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001f96b748730_0, 0;
    %load/vec4 v000001f96b747d30_0;
    %assign/vec4 v000001f96b747150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b748050_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f96b747330_0, 0;
T_21.29 ;
    %jmp T_21.26;
T_21.22 ;
    %load/vec4 v000001f96b748870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b747a10_0, 0;
    %load/vec4 v000001f96b747ab0_0;
    %assign/vec4 v000001f96b748730_0, 0;
    %load/vec4 v000001f96b747d30_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001f96b747150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b748050_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f96b747330_0, 0;
T_21.31 ;
    %jmp T_21.26;
T_21.23 ;
    %load/vec4 v000001f96b748870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b747a10_0, 0;
    %load/vec4 v000001f96b747ab0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001f96b748730_0, 0;
    %load/vec4 v000001f96b747d30_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001f96b747150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b748050_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f96b747330_0, 0;
T_21.33 ;
    %jmp T_21.26;
T_21.24 ;
    %load/vec4 v000001f96b748870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b747a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7484b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b747330_0, 0;
T_21.35 ;
    %jmp T_21.26;
T_21.26 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001f96b744160;
T_22 ;
Ewait_2 .event/or E_000001f96b687bb0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001f96b7485f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f96b746f70_0, 0, 2;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f96b746f70_0, 0, 2;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f96b746f70_0, 0, 2;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f96b746f70_0, 0, 2;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001f96b744160;
T_23 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b748e10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749980_0, 4, 5;
    %load/vec4 v000001f96b749980_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749980_0, 4, 5;
    %load/vec4 v000001f96b749660_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b74a9c0_0, 4, 5;
    %load/vec4 v000001f96b74a9c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b74a9c0_0, 4, 5;
    %jmp T_23;
    .thread T_23;
    .scope S_000001f96b744160;
T_24 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b747510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b7485f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b748e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b748d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b749660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b749de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b748a50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001f96b748e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b748e10_0, 0;
T_24.2 ;
    %load/vec4 v000001f96b749660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b749660_0, 0;
T_24.4 ;
    %load/vec4 v000001f96b748a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b748a50_0, 0;
T_24.6 ;
    %load/vec4 v000001f96b7485f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %jmp T_24.12;
T_24.8 ;
    %load/vec4 v000001f96b748910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b7485f0_0, 0;
    %load/vec4 v000001f96b747c90_0;
    %pad/u 32;
    %load/vec4 v000001f96b748370_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001f96b748d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b748e10_0, 0;
T_24.13 ;
    %jmp T_24.12;
T_24.9 ;
    %load/vec4 v000001f96b749980_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.15, 8;
    %load/vec4 v000001f96b748cd0_0;
    %assign/vec4 v000001f96b748b90_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f96b7485f0_0, 0;
    %load/vec4 v000001f96b747c90_0;
    %pad/u 32;
    %load/vec4 v000001f96b748370_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001f96b749de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b749660_0, 0;
T_24.15 ;
    %jmp T_24.12;
T_24.10 ;
    %load/vec4 v000001f96b74a9c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %load/vec4 v000001f96b74a1a0_0;
    %assign/vec4 v000001f96b749e80_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f96b7485f0_0, 0;
T_24.17 ;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v000001f96b748b90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.21, 4;
    %load/vec4 v000001f96b749e80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.19, 8;
    %load/vec4 v000001f96b748b90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.24, 4;
    %load/vec4 v000001f96b749e80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000001f96b749e80_0;
    %load/vec4 v000001f96b748b90_0;
    %cmp/u;
    %jmp/0xz  T_24.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
    %jmp T_24.26;
T_24.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
T_24.26 ;
T_24.23 ;
T_24.19 ;
    %load/vec4 v000001f96b748b90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.29, 4;
    %load/vec4 v000001f96b749e80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v000001f96b748b90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.32, 4;
    %load/vec4 v000001f96b749e80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
    %jmp T_24.31;
T_24.30 ;
    %load/vec4 v000001f96b7489b0_0;
    %load/vec4 v000001f96b749e80_0;
    %cmp/u;
    %jmp/0xz  T_24.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
    %jmp T_24.34;
T_24.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
T_24.34 ;
T_24.31 ;
T_24.27 ;
    %load/vec4 v000001f96b748b90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.37, 4;
    %load/vec4 v000001f96b749e80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.35, 8;
    %load/vec4 v000001f96b748b90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.40, 4;
    %load/vec4 v000001f96b749e80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
    %jmp T_24.39;
T_24.38 ;
    %load/vec4 v000001f96b749700_0;
    %load/vec4 v000001f96b7489b0_0;
    %cmp/u;
    %jmp/0xz  T_24.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
    %jmp T_24.42;
T_24.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
T_24.42 ;
T_24.39 ;
T_24.35 ;
    %load/vec4 v000001f96b748b90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.45, 4;
    %load/vec4 v000001f96b749e80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.43, 8;
    %load/vec4 v000001f96b748b90_0;
    %load/vec4 v000001f96b749700_0;
    %cmp/u;
    %jmp/0xz  T_24.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
    %jmp T_24.47;
T_24.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001f96b747b50_0, 0;
T_24.47 ;
T_24.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b748a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b7485f0_0, 0;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001f96b744610;
T_25 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b74a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f96b749f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f96b749fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7497a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7495c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f96b749840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7493e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74a100_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001f96b7497a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7497a0_0, 0;
T_25.2 ;
    %load/vec4 v000001f96b7495c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7495c0_0, 0;
T_25.4 ;
    %load/vec4 v000001f96b7493e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b7493e0_0, 0;
    %load/vec4 v000001f96b74aa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %jmp T_25.17;
T_25.8 ;
    %load/vec4 v000001f96b749840_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749840_0, 4, 5;
    %jmp T_25.17;
T_25.9 ;
    %load/vec4 v000001f96b749840_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749840_0, 4, 5;
    %jmp T_25.17;
T_25.10 ;
    %load/vec4 v000001f96b749840_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749840_0, 4, 5;
    %jmp T_25.17;
T_25.11 ;
    %load/vec4 v000001f96b749840_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749840_0, 4, 5;
    %jmp T_25.17;
T_25.12 ;
    %load/vec4 v000001f96b749840_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749840_0, 4, 5;
    %jmp T_25.17;
T_25.13 ;
    %load/vec4 v000001f96b749840_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749840_0, 4, 5;
    %jmp T_25.17;
T_25.14 ;
    %load/vec4 v000001f96b749840_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749840_0, 4, 5;
    %jmp T_25.17;
T_25.15 ;
    %load/vec4 v000001f96b749840_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b749840_0, 4, 5;
    %jmp T_25.17;
T_25.17 ;
    %pop/vec4 1;
    %load/vec4 v000001f96b74a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7495c0_0, 0;
T_25.18 ;
T_25.6 ;
    %load/vec4 v000001f96b749160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b749160_0, 0;
    %jmp T_25.26;
T_25.20 ;
    %load/vec4 v000001f96b7490c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001f96b749840_0, 0;
    %load/vec4 v000001f96b749200_0;
    %assign/vec4 v000001f96b749f20_0, 0;
    %load/vec4 v000001f96b74a2e0_0;
    %assign/vec4 v000001f96b749fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7497a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b749160_0, 0;
T_25.27 ;
    %jmp T_25.26;
T_25.21 ;
    %load/vec4 v000001f96b7492a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7493e0_0, 0;
    %load/vec4 v000001f96b749200_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f96b749f20_0, 0;
    %load/vec4 v000001f96b74a2e0_0;
    %assign/vec4 v000001f96b749fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7497a0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f96b749160_0, 0;
T_25.29 ;
    %jmp T_25.26;
T_25.22 ;
    %load/vec4 v000001f96b7492a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7493e0_0, 0;
    %load/vec4 v000001f96b749200_0;
    %assign/vec4 v000001f96b749f20_0, 0;
    %load/vec4 v000001f96b74a2e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f96b749fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7497a0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f96b749160_0, 0;
T_25.31 ;
    %jmp T_25.26;
T_25.23 ;
    %load/vec4 v000001f96b7492a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7493e0_0, 0;
    %load/vec4 v000001f96b749200_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f96b749f20_0, 0;
    %load/vec4 v000001f96b74a2e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f96b749fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7497a0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f96b749160_0, 0;
T_25.33 ;
    %jmp T_25.26;
T_25.24 ;
    %load/vec4 v000001f96b7492a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b7493e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74a100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b749160_0, 0;
T_25.35 ;
    %jmp T_25.26;
T_25.26 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001f96b743670;
T_26 ;
Ewait_3 .event/or E_000001f96b687670, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001f96b74c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %jmp T_26.3;
T_26.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f96b74c4d0_0, 0, 2;
    %jmp T_26.3;
T_26.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f96b74c4d0_0, 0, 2;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f96b74c4d0_0, 0, 2;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %load/vec4 v000001f96b74c890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %jmp T_26.12;
T_26.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f96b74cb10_0, 0, 4;
    %jmp T_26.12;
T_26.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f96b74cb10_0, 0, 4;
    %jmp T_26.12;
T_26.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f96b74cb10_0, 0, 4;
    %jmp T_26.12;
T_26.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001f96b74cb10_0, 0, 4;
    %jmp T_26.12;
T_26.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f96b74cb10_0, 0, 4;
    %jmp T_26.12;
T_26.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001f96b74cb10_0, 0, 4;
    %jmp T_26.12;
T_26.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f96b74cb10_0, 0, 4;
    %jmp T_26.12;
T_26.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f96b74cb10_0, 0, 4;
    %jmp T_26.12;
T_26.12 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001f96b743670;
T_27 ;
Ewait_4 .event/or E_000001f96b6878f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001f96b74c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v000001f96b74a4c0_0;
    %store/vec4 v000001f96b7498e0_0, 0, 12;
    %load/vec4 v000001f96b74a4c0_0;
    %store/vec4 v000001f96b749ac0_0, 0, 12;
    %load/vec4 v000001f96b74a600_0;
    %store/vec4 v000001f96b74a420_0, 0, 12;
    %load/vec4 v000001f96b74a600_0;
    %store/vec4 v000001f96b74ad80_0, 0, 12;
    %load/vec4 v000001f96b74c250_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %load/vec4 v000001f96b74ab00_0;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %load/vec4 v000001f96b74a560_0;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %store/vec4 v000001f96b74a880_0, 0, 8;
    %load/vec4 v000001f96b74c250_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.6, 8;
    %load/vec4 v000001f96b74a920_0;
    %jmp/1 T_27.7, 8;
T_27.6 ; End of true expr.
    %load/vec4 v000001f96b74a380_0;
    %jmp/0 T_27.7, 8;
 ; End of false expr.
    %blend;
T_27.7;
    %store/vec4 v000001f96b749ca0_0, 0, 8;
    %jmp T_27.3;
T_27.1 ;
    %load/vec4 v000001f96b74b030_0;
    %store/vec4 v000001f96b74ae20_0, 0, 10;
    %load/vec4 v000001f96b74b030_0;
    %store/vec4 v000001f96b74ace0_0, 0, 10;
    %load/vec4 v000001f96b74c930_0;
    %store/vec4 v000001f96b749020_0, 0, 10;
    %load/vec4 v000001f96b74c930_0;
    %store/vec4 v000001f96b74a6a0_0, 0, 10;
    %load/vec4 v000001f96b74c250_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.8, 8;
    %load/vec4 v000001f96b748f80_0;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %load/vec4 v000001f96b749d40_0;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %store/vec4 v000001f96b74b7b0_0, 0, 8;
    %load/vec4 v000001f96b74c250_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.10, 8;
    %load/vec4 v000001f96b74bfd0_0;
    %jmp/1 T_27.11, 8;
T_27.10 ; End of true expr.
    %load/vec4 v000001f96b74a740_0;
    %jmp/0 T_27.11, 8;
 ; End of false expr.
    %blend;
T_27.11;
    %store/vec4 v000001f96b74c390_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v000001f96b74b0d0_0;
    %store/vec4 v000001f96b74ccf0_0, 0, 8;
    %load/vec4 v000001f96b74b0d0_0;
    %store/vec4 v000001f96b74bdf0_0, 0, 8;
    %load/vec4 v000001f96b74c9d0_0;
    %store/vec4 v000001f96b74b710_0, 0, 8;
    %load/vec4 v000001f96b74c9d0_0;
    %store/vec4 v000001f96b74b5d0_0, 0, 8;
    %load/vec4 v000001f96b74c250_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.12, 8;
    %load/vec4 v000001f96b74be90_0;
    %jmp/1 T_27.13, 8;
T_27.12 ; End of true expr.
    %load/vec4 v000001f96b74cc50_0;
    %jmp/0 T_27.13, 8;
 ; End of false expr.
    %blend;
T_27.13;
    %store/vec4 v000001f96b74bc10_0, 0, 8;
    %load/vec4 v000001f96b74c250_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.14, 8;
    %load/vec4 v000001f96b74c1b0_0;
    %jmp/1 T_27.15, 8;
T_27.14 ; End of true expr.
    %load/vec4 v000001f96b74b8f0_0;
    %jmp/0 T_27.15, 8;
 ; End of false expr.
    %blend;
T_27.15;
    %store/vec4 v000001f96b74b170_0, 0, 8;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001f96b743670;
T_28 ;
Ewait_5 .event/or E_000001f96b686e30, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001f96b74c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v000001f96b74b210_0;
    %store/vec4 v000001f96b749b60_0, 0, 1;
    %load/vec4 v000001f96b749520_0;
    %store/vec4 v000001f96b74c610_0, 0, 1;
    %load/vec4 v000001f96b74af90_0;
    %store/vec4 v000001f96b74aba0_0, 0, 6;
    %load/vec4 v000001f96b74b350_0;
    %store/vec4 v000001f96b74ac40_0, 0, 6;
    %load/vec4 v000001f96b749c00_0;
    %store/vec4 v000001f96b74c430_0, 0, 24;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v000001f96b74b210_0;
    %store/vec4 v000001f96b74c2f0_0, 0, 1;
    %load/vec4 v000001f96b74c110_0;
    %store/vec4 v000001f96b74c610_0, 0, 1;
    %load/vec4 v000001f96b74af90_0;
    %pad/u 5;
    %store/vec4 v000001f96b74b850_0, 0, 5;
    %load/vec4 v000001f96b74b350_0;
    %pad/u 5;
    %store/vec4 v000001f96b74b490_0, 0, 5;
    %load/vec4 v000001f96b74c570_0;
    %store/vec4 v000001f96b74c430_0, 0, 24;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v000001f96b74b210_0;
    %store/vec4 v000001f96b74c7f0_0, 0, 1;
    %load/vec4 v000001f96b74bb70_0;
    %store/vec4 v000001f96b74c610_0, 0, 1;
    %load/vec4 v000001f96b74af90_0;
    %pad/u 4;
    %store/vec4 v000001f96b74cd90_0, 0, 4;
    %load/vec4 v000001f96b74b350_0;
    %pad/u 4;
    %store/vec4 v000001f96b74bf30_0, 0, 4;
    %load/vec4 v000001f96b74b990_0;
    %store/vec4 v000001f96b74c430_0, 0, 24;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001f96b743670;
T_29 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b74b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b74c750_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f96b74c070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f96b74cbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f96b74ca70_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001f96b74c890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %jmp T_29.10;
T_29.2 ;
    %load/vec4 v000001f96b74c6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f96b74c070_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f96b74cbb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b74c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74ce30_0, 0;
    %jmp T_29.12;
T_29.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74ce30_0, 0;
T_29.12 ;
    %jmp T_29.10;
T_29.3 ;
    %load/vec4 v000001f96b74cbb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.13, 4;
    %load/vec4 v000001f96b74ba30_0;
    %cmpi/e 0, 0, 13;
    %jmp/0xz  T_29.15, 4;
    %load/vec4 v000001f96b74c070_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001f96b74c070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f96b74cbb0_0, 0;
    %load/vec4 v000001f96b74c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %jmp T_29.20;
T_29.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b74c750_0, 0;
    %jmp T_29.20;
T_29.18 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f96b74c750_0, 0;
    %jmp T_29.20;
T_29.19 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
    %jmp T_29.20;
T_29.20 ;
    %pop/vec4 1;
    %jmp T_29.16;
T_29.15 ;
    %load/vec4 v000001f96b74ba30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001f96b74c250_0, 0;
    %load/vec4 v000001f96b74c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %jmp T_29.24;
T_29.21 ;
    %load/vec4 v000001f96b74ba30_0;
    %parti/s 6, 7, 4;
    %assign/vec4 v000001f96b74af90_0, 0;
    %load/vec4 v000001f96b74ba30_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v000001f96b74b350_0, 0;
    %jmp T_29.24;
T_29.22 ;
    %load/vec4 v000001f96b74ba30_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %assign/vec4 v000001f96b74af90_0, 0;
    %load/vec4 v000001f96b74ba30_0;
    %parti/s 5, 1, 2;
    %pad/u 6;
    %assign/vec4 v000001f96b74b350_0, 0;
    %jmp T_29.24;
T_29.23 ;
    %load/vec4 v000001f96b74ba30_0;
    %parti/s 4, 5, 4;
    %pad/u 6;
    %assign/vec4 v000001f96b74af90_0, 0;
    %load/vec4 v000001f96b74ba30_0;
    %parti/s 4, 1, 2;
    %pad/u 6;
    %assign/vec4 v000001f96b74b350_0, 0;
    %jmp T_29.24;
T_29.24 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
T_29.16 ;
    %jmp T_29.14;
T_29.13 ;
    %load/vec4 v000001f96b74cbb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f96b74cbb0_0, 0;
T_29.14 ;
    %jmp T_29.10;
T_29.4 ;
    %load/vec4 v000001f96b74af90_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.25, 5;
    %load/vec4 v000001f96b74af90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001f96b74af90_0, 0;
    %jmp T_29.26;
T_29.25 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f96b74af90_0, 0;
T_29.26 ;
    %load/vec4 v000001f96b74b350_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.27, 5;
    %load/vec4 v000001f96b74b350_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001f96b74b350_0, 0;
    %jmp T_29.28;
T_29.27 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f96b74b350_0, 0;
T_29.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
    %jmp T_29.10;
T_29.5 ;
    %load/vec4 v000001f96b74c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.29, 8;
    %load/vec4 v000001f96b74af90_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001f96b74af90_0, 0;
    %load/vec4 v000001f96b74ca70_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001f96b74ca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
    %jmp T_29.30;
T_29.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
T_29.30 ;
    %jmp T_29.10;
T_29.6 ;
    %load/vec4 v000001f96b74c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.31, 8;
    %load/vec4 v000001f96b74b350_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001f96b74b350_0, 0;
    %load/vec4 v000001f96b74ca70_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001f96b74ca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
    %jmp T_29.32;
T_29.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
T_29.32 ;
    %jmp T_29.10;
T_29.7 ;
    %load/vec4 v000001f96b74c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.33, 8;
    %load/vec4 v000001f96b74af90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001f96b74af90_0, 0;
    %load/vec4 v000001f96b74ca70_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001f96b74ca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
    %jmp T_29.34;
T_29.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
T_29.34 ;
    %jmp T_29.10;
T_29.8 ;
    %load/vec4 v000001f96b74c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.35, 8;
    %load/vec4 v000001f96b74ca70_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001f96b74ca70_0, 0;
    %load/vec4 v000001f96b74c070_0;
    %pad/u 32;
    %cmpi/u 4095, 0, 32;
    %jmp/0xz  T_29.37, 5;
    %load/vec4 v000001f96b74c070_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001f96b74c070_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f96b74cbb0_0, 0;
    %jmp T_29.38;
T_29.37 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
T_29.38 ;
    %jmp T_29.36;
T_29.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74b210_0, 0;
T_29.36 ;
    %jmp T_29.10;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74ce30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b74c890_0, 0;
    %jmp T_29.10;
T_29.10 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001f96b742ea0;
T_30 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b741ee0, v000001f96b74bcb0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_30;
    .scope S_000001f96b744ac0;
T_31 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001f96b74b670_0, 0, 13;
    %end;
    .thread T_31, $init;
    .scope S_000001f96b744ac0;
T_32 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b74d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001f96b74b670_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001f96b74f620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000001f96b74e180_0;
    %assign/vec4 v000001f96b74b670_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001f96b743fd0;
T_33 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001f96b74e180_0, 0, 13;
    %end;
    .thread T_33, $init;
    .scope S_000001f96b743fd0;
T_34 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b74f440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000001f96b74dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001f96b74e540_0;
    %load/vec4 v000001f96b74bd50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b74bcb0, 0, 4;
T_34.2 ;
    %load/vec4 v000001f96b74bd50_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001f96b74bcb0, 4;
    %assign/vec4 v000001f96b74e180_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001f96b580c20;
T_35 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b5d88b0, v000001f96b6cbe40, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_35;
    .scope S_000001f96b5ae180;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b6cb120_0, 0, 8;
    %end;
    .thread T_36, $init;
    .scope S_000001f96b5ae180;
T_37 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b6cbf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b6cb120_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001f96b6cb3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000001f96b6cb9e0_0;
    %assign/vec4 v000001f96b6cb120_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001f96b5d8720;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b6cb9e0_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_000001f96b5d8720;
T_39 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b6ccc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v000001f96b6cc5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001f96b6cb300_0;
    %load/vec4 v000001f96b6cc980_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b6cbe40, 0, 4;
T_39.2 ;
    %load/vec4 v000001f96b6cc980_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f96b6cbe40, 4;
    %assign/vec4 v000001f96b6cb9e0_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001f96b512ce0;
T_40 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b580f40, v000001f96b6cc200, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_40;
    .scope S_000001f96b5e01a0;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b6cc660_0, 0, 8;
    %end;
    .thread T_41, $init;
    .scope S_000001f96b5e01a0;
T_42 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b6cb8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b6cc660_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001f96b6cb800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000001f96b6cc0c0_0;
    %assign/vec4 v000001f96b6cc660_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001f96b580db0;
T_43 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b6cc0c0_0, 0, 8;
    %end;
    .thread T_43, $init;
    .scope S_000001f96b580db0;
T_44 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b6cc020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v000001f96b6cc3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v000001f96b6cca20_0;
    %load/vec4 v000001f96b6cc2a0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b6cc200, 0, 4;
T_44.2 ;
    %load/vec4 v000001f96b6cc2a0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f96b6cc200, 4;
    %assign/vec4 v000001f96b6cc0c0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001f96b73a540;
T_45 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b5e0330, v000001f96b6cc7a0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_45;
    .scope S_000001f96b73a3b0;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b6cc700_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_000001f96b73a3b0;
T_47 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b6b5410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b6cc700_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001f96b6b43d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001f96b6b4330_0;
    %assign/vec4 v000001f96b6cc700_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001f96b512e70;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b6b4330_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_000001f96b512e70;
T_49 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b6b46f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v000001f96b6b4d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000001f96b6b54b0_0;
    %load/vec4 v000001f96b6b4470_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b6cc7a0, 0, 4;
T_49.2 ;
    %load/vec4 v000001f96b6b4470_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f96b6cc7a0, 4;
    %assign/vec4 v000001f96b6b4330_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001f96b73a8b0;
T_50 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b5ae310, v000001f96b6b4f10, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_50;
    .scope S_000001f96b73aef0;
T_51 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b6b4650_0, 0, 8;
    %end;
    .thread T_51, $init;
    .scope S_000001f96b73aef0;
T_52 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b6759d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b6b4650_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001f96b674c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v000001f96b6754d0_0;
    %assign/vec4 v000001f96b6b4650_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001f96b73a720;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b6754d0_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_000001f96b73a720;
T_54 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b674df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v000001f96b675750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001f96b6b4970_0;
    %load/vec4 v000001f96b6b4790_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b6b4f10, 0, 4;
T_54.2 ;
    %load/vec4 v000001f96b6b4790_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f96b6b4f10, 4;
    %assign/vec4 v000001f96b6754d0_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001f96b73dc40;
T_55 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b73d7e0, v000001f96b73c7c0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_55;
    .scope S_000001f96b73f540;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b73cfe0_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_000001f96b73f540;
T_57 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b73c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b73cfe0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000001f96b73c0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000001f96b73d4e0_0;
    %assign/vec4 v000001f96b73cfe0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000001f96b73b210;
T_58 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b73d4e0_0, 0, 8;
    %end;
    .thread T_58, $init;
    .scope S_000001f96b73b210;
T_59 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b73bc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000001f96b73d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000001f96b73bf00_0;
    %load/vec4 v000001f96b73b8c0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b73c7c0, 0, 4;
T_59.2 ;
    %load/vec4 v000001f96b73b8c0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f96b73c7c0, 4;
    %assign/vec4 v000001f96b73d4e0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001f96b73abd0;
T_60 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b73b6e0, v000001f96b6757f0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_60;
    .scope S_000001f96b73aa40;
T_61 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b675430_0, 0, 8;
    %end;
    .thread T_61, $init;
    .scope S_000001f96b73aa40;
T_62 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b73c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b675430_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001f96b73b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v000001f96b73bfa0_0;
    %assign/vec4 v000001f96b675430_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001f96b73b530;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b73bfa0_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_000001f96b73b530;
T_64 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b73ce00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v000001f96b73c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v000001f96b73cf40_0;
    %load/vec4 v000001f96b73bbe0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b6757f0, 0, 4;
T_64.2 ;
    %load/vec4 v000001f96b73bbe0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f96b6757f0, 4;
    %assign/vec4 v000001f96b73bfa0_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001f96b73f090;
T_65 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b73f9d0, v000001f96b73d300, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_65;
    .scope S_000001f96b73e280;
T_66 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b73c400_0, 0, 8;
    %end;
    .thread T_66, $init;
    .scope S_000001f96b73e280;
T_67 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b73d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b73c400_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000001f96b73d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v000001f96b73d580_0;
    %assign/vec4 v000001f96b73c400_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000001f96b73ddd0;
T_68 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b73d580_0, 0, 8;
    %end;
    .thread T_68, $init;
    .scope S_000001f96b73ddd0;
T_69 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b73d080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v000001f96b73c540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v000001f96b73d3a0_0;
    %load/vec4 v000001f96b73c4a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b73d300, 0, 4;
T_69.2 ;
    %load/vec4 v000001f96b73c4a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f96b73d300, 4;
    %assign/vec4 v000001f96b73d580_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000001f96b73ea50;
T_70 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b73f8e0, v000001f96b73cea0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_70;
    .scope S_000001f96b73e730;
T_71 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b73ba00_0, 0, 8;
    %end;
    .thread T_71, $init;
    .scope S_000001f96b73e730;
T_72 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b73cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b73ba00_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v000001f96b73cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v000001f96b73ca40_0;
    %assign/vec4 v000001f96b73ba00_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_000001f96b73e8c0;
T_73 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b73ca40_0, 0, 8;
    %end;
    .thread T_73, $init;
    .scope S_000001f96b73e8c0;
T_74 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b73cc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v000001f96b73c180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v000001f96b73bb40_0;
    %load/vec4 v000001f96b73bdc0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b73cea0, 0, 4;
T_74.2 ;
    %load/vec4 v000001f96b73bdc0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f96b73cea0, 4;
    %assign/vec4 v000001f96b73ca40_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000001f96b73dab0;
T_75 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b741bc0, v000001f96b7416e0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_75;
    .scope S_000001f96b73e5a0;
T_76 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b740f60_0, 0, 8;
    %end;
    .thread T_76, $init;
    .scope S_000001f96b73e5a0;
T_77 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b7411e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b740f60_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000001f96b740420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v000001f96b73fd40_0;
    %assign/vec4 v000001f96b740f60_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001f96b73f6d0;
T_78 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b73fd40_0, 0, 8;
    %end;
    .thread T_78, $init;
    .scope S_000001f96b73f6d0;
T_79 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b741780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v000001f96b741140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v000001f96b73fc00_0;
    %load/vec4 v000001f96b7402e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b7416e0, 0, 4;
T_79.2 ;
    %load/vec4 v000001f96b7402e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f96b7416e0, 4;
    %assign/vec4 v000001f96b73fd40_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000001f96b73f220;
T_80 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b73fac0, v000001f96b7401a0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_80;
    .scope S_000001f96b73f3b0;
T_81 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b740d80_0, 0, 8;
    %end;
    .thread T_81, $init;
    .scope S_000001f96b73f3b0;
T_82 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b741460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b740d80_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000001f96b73ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v000001f96b7415a0_0;
    %assign/vec4 v000001f96b740d80_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000001f96b73df60;
T_83 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b7415a0_0, 0, 8;
    %end;
    .thread T_83, $init;
    .scope S_000001f96b73df60;
T_84 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b7406a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v000001f96b7404c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v000001f96b740600_0;
    %load/vec4 v000001f96b740380_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b7401a0, 0, 4;
T_84.2 ;
    %load/vec4 v000001f96b740380_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f96b7401a0, 4;
    %assign/vec4 v000001f96b7415a0_0, 0;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000001f96b7447a0;
T_85 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b742750, v000001f96b7409c0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_85;
    .scope S_000001f96b743b20;
T_86 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b740920_0, 0, 8;
    %end;
    .thread T_86, $init;
    .scope S_000001f96b743b20;
T_87 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b741aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b740920_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000001f96b740c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000001f96b741a00_0;
    %assign/vec4 v000001f96b740920_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001f96b744930;
T_88 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b741a00_0, 0, 8;
    %end;
    .thread T_88, $init;
    .scope S_000001f96b744930;
T_89 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b740b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v000001f96b740ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v000001f96b740060_0;
    %load/vec4 v000001f96b740a60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b7409c0, 0, 4;
T_89.2 ;
    %load/vec4 v000001f96b740a60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f96b7409c0, 4;
    %assign/vec4 v000001f96b741a00_0, 0;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_000001f96b7434e0;
T_90 ;
    %vpi_call/w 4 35 "$readmemb", P_000001f96b7422a0, v000001f96b740560, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_90;
    .scope S_000001f96b742d10;
T_91 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b7413c0_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_000001f96b742d10;
T_92 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b741000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f96b7413c0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v000001f96b741960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v000001f96b73fde0_0;
    %assign/vec4 v000001f96b7413c0_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_000001f96b73ebe0;
T_93 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f96b73fde0_0, 0, 8;
    %end;
    .thread T_93, $init;
    .scope S_000001f96b73ebe0;
T_94 ;
    %wait E_000001f96b687a70;
    %load/vec4 v000001f96b740ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v000001f96b7410a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v000001f96b7407e0_0;
    %load/vec4 v000001f96b740240_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b740560, 0, 4;
T_94.2 ;
    %load/vec4 v000001f96b740240_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f96b740560, 4;
    %assign/vec4 v000001f96b73fde0_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000001f96b5c2380;
T_95 ;
    %delay 5000, 0;
    %load/vec4 v000001f96b74e720_0;
    %nor/r;
    %store/vec4 v000001f96b74e720_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_000001f96b5c2380;
T_96 ;
    %vpi_call/w 3 294 "$dumpfile", "descriptors.vcd" {0 0 0};
    %vpi_call/w 3 295 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f96b5c2380 {0 0 0};
    %vpi_call/w 3 296 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f96b74e720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f96b74f940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f96b74f940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f96b74f940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f96b74e0e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f96b74e0e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f96b74e0e0_0, 0, 1;
T_96.0 ;
    %load/vec4 v000001f96b74ec20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_96.1, 8;
    %load/vec4 v000001f96b74e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %vpi_call/w 3 314 "$display", "Writing  (", v000001f96b74e9a0_0, " at ", v000001f96b74f800_0 {0 0 0};
T_96.2 ;
    %delay 10000, 0;
    %jmp T_96.0;
T_96.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 321 "$finish" {0 0 0};
    %end;
    .thread T_96;
    .scope S_000001f96b5c2510;
T_97 ;
Ewait_6 .event/or E_000001f96b686eb0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v000001f96b74daa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f96b74db40_0, 0, 3;
    %jmp T_97.9;
T_97.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f96b74db40_0, 0, 3;
    %jmp T_97.9;
T_97.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f96b74db40_0, 0, 3;
    %jmp T_97.9;
T_97.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f96b74db40_0, 0, 3;
    %jmp T_97.9;
T_97.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f96b74db40_0, 0, 3;
    %jmp T_97.9;
T_97.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f96b74db40_0, 0, 3;
    %jmp T_97.9;
T_97.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f96b74db40_0, 0, 3;
    %jmp T_97.9;
T_97.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f96b74db40_0, 0, 3;
    %jmp T_97.9;
T_97.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001f96b74db40_0, 0, 3;
    %jmp T_97.9;
T_97.9 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_000001f96b5c2510;
T_98 ;
    %wait E_000001f96b6876f0;
    %load/vec4 v000001f96b74da00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b74d5a0_0, 4, 5;
    %load/vec4 v000001f96b74d5a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f96b74d5a0_0, 4, 5;
    %jmp T_98;
    .thread T_98;
    .scope S_000001f96b5c2510;
T_99 ;
    %wait E_000001f96b6876f0;
    %load/vec4 v000001f96b74d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f96b74e680_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f96b74d3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74d820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74da00_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v000001f96b74da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74da00_0, 0;
T_99.2 ;
    %load/vec4 v000001f96b74dc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74dc80_0, 0;
T_99.4 ;
    %load/vec4 v000001f96b74de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74de60_0, 0;
T_99.6 ;
    %load/vec4 v000001f96b74d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f96b74d820_0, 0;
T_99.8 ;
    %load/vec4 v000001f96b74daa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_99.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_99.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_99.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_99.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_99.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_99.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_99.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_99.17, 6;
    %jmp T_99.18;
T_99.10 ;
    %load/vec4 v000001f96b74d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.21, 8;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.22, 8;
T_99.21 ; End of true expr.
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %jmp/0 T_99.22, 8;
 ; End of false expr.
    %blend;
T_99.22;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001f96b74d500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74da00_0, 0;
T_99.19 ;
    %jmp T_99.18;
T_99.11 ;
    %load/vec4 v000001f96b74d5a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.23, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f96b74ddc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f96b74d640_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.25, 8;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.26, 8;
T_99.25 ; End of true expr.
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %jmp/0 T_99.26, 8;
 ; End of false expr.
    %blend;
T_99.26;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001f96b74d500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74da00_0, 0;
T_99.23 ;
    %jmp T_99.18;
T_99.12 ;
    %load/vec4 v000001f96b74d5a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.27, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f96b74ddc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f96b74d6e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
T_99.27 ;
    %jmp T_99.18;
T_99.13 ;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001f96b74dbe0_0, 0;
    %load/vec4 v000001f96b74d6e0_0;
    %load/vec4 v000001f96b74d640_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000001f96b74e220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74dc80_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.29, 8;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.30, 8;
T_99.29 ; End of true expr.
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %jmp/0 T_99.30, 8;
 ; End of false expr.
    %blend;
T_99.30;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001f96b74d500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74da00_0, 0;
    %jmp T_99.18;
T_99.14 ;
    %load/vec4 v000001f96b74d5a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.31, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f96b74ddc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f96b74d640_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.33, 8;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.34, 8;
T_99.33 ; End of true expr.
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %jmp/0 T_99.34, 8;
 ; End of false expr.
    %blend;
T_99.34;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001f96b74d500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74da00_0, 0;
T_99.31 ;
    %jmp T_99.18;
T_99.15 ;
    %load/vec4 v000001f96b74d5a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.35, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f96b74ddc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f96b74d6e0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
T_99.35 ;
    %jmp T_99.18;
T_99.16 ;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001f96b74e2c0_0, 0;
    %load/vec4 v000001f96b74d6e0_0;
    %load/vec4 v000001f96b74d640_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000001f96b74dd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74de60_0, 0;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.37, 4;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f96b74e680_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f96b74d3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74d820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
    %jmp T_99.40;
T_99.39 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f96b74e680_0, 0;
    %load/vec4 v000001f96b74d3c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f96b74d3c0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
T_99.40 ;
    %jmp T_99.38;
T_99.37 ;
    %load/vec4 v000001f96b74e680_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001f96b74e680_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
T_99.38 ;
    %jmp T_99.18;
T_99.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001f96b74daa0_0, 0;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.41, 8;
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.42, 8;
T_99.41 ; End of true expr.
    %load/vec4 v000001f96b74e680_0;
    %pad/u 32;
    %jmp/0 T_99.42, 8;
 ; End of false expr.
    %blend;
T_99.42;
    %load/vec4 v000001f96b74d3c0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001f96b74d500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f96b74da00_0, 0;
    %jmp T_99.18;
T_99.18 ;
    %pop/vec4 1;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_000001f96b7431c0;
T_100 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f96b7508e0_0, 0, 32;
T_100.0 ;
    %load/vec4 v000001f96b7508e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_100.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v000001f96b7508e0_0;
    %store/vec4a v000001f96b74fe40, 4, 0;
    %load/vec4 v000001f96b7508e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f96b7508e0_0, 0, 32;
    %jmp T_100.0;
T_100.1 ;
    %end;
    .thread T_100;
    .scope S_000001f96b7545e0;
T_101 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001f96b750660_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001f96b750200_0, 0, 18;
    %end;
    .thread T_101, $init;
    .scope S_000001f96b7545e0;
T_102 ;
    %wait E_000001f96b687730;
    %load/vec4 v000001f96b750840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001f96b750660_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v000001f96b750340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v000001f96b751100_0;
    %assign/vec4 v000001f96b750660_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_000001f96b7545e0;
T_103 ;
    %wait E_000001f96b6875f0;
    %load/vec4 v000001f96b751060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001f96b750200_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v000001f96b7503e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v000001f96b7507a0_0;
    %assign/vec4 v000001f96b750200_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_000001f96b5d8590;
T_104 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001f96b751100_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001f96b7507a0_0, 0, 18;
    %end;
    .thread T_104, $init;
    .scope S_000001f96b5d8590;
T_105 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f96b750700_0, 0, 32;
T_105.0 ;
    %load/vec4 v000001f96b750700_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_105.1, 5;
    %vpi_call/w 9 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001f96b74fe40, v000001f96b750700_0 > {0 0 0};
    %load/vec4 v000001f96b750700_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f96b750700_0, 0, 32;
    %jmp T_105.0;
T_105.1 ;
    %end;
    .thread T_105;
    .scope S_000001f96b5d8590;
T_106 ;
    %wait E_000001f96b687730;
    %load/vec4 v000001f96b7500c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v000001f96b750480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v000001f96b750980_0;
    %load/vec4 v000001f96b74fee0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b74fe40, 0, 4;
T_106.2 ;
    %load/vec4 v000001f96b74fee0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f96b74fe40, 4;
    %assign/vec4 v000001f96b751100_0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_000001f96b5d8590;
T_107 ;
    %wait E_000001f96b6875f0;
    %load/vec4 v000001f96b750160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v000001f96b750520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v000001f96b750d40_0;
    %load/vec4 v000001f96b74ff80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f96b74fe40, 0, 4;
T_107.2 ;
    %load/vec4 v000001f96b74ff80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f96b74fe40, 4;
    %assign/vec4 v000001f96b7507a0_0, 0;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim\descriptors_tb.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
    "hdl\generate_descriptors.sv";
    "hdl\histogram.sv";
    "hdl\gradient_orientation.sv";
    "hdl\gradient.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
