INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 05:24:07 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 tehb4/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller1/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.204ns (23.868%)  route 3.840ns (76.132%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 7.084 - 6.000 ) 
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=874, unset)          1.222     1.222    tehb4/clk
    SLICE_X55Y111        FDCE                                         r  tehb4/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDCE (Prop_fdce_C_Q)         0.223     1.445 r  tehb4/full_reg_reg/Q
                         net (fo=49, routed)          0.612     2.057    tehb4/full_reg
    SLICE_X64Y108        LUT3 (Prop_lut3_I2_O)        0.043     2.100 r  tehb4/x_address1[5]_INST_0_i_2/O
                         net (fo=2, routed)           0.618     2.718    tehb4/data_reg_reg[5]_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I0_O)        0.043     2.761 f  tehb4/end_valid_INST_0_i_9/O
                         net (fo=17, routed)          0.577     3.338    control_merge2/fork_C1/generateBlocks[1].regblock/cmpi1_dataOutArray_0
    SLICE_X53Y111        LUT6 (Prop_lut6_I3_O)        0.043     3.381 f  control_merge2/fork_C1/generateBlocks[1].regblock/full_reg_i_2__8/O
                         net (fo=24, routed)          0.501     3.882    control_merge2/fork_C1/generateBlocks[1].regblock/reg_value_reg_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.043     3.925 f  control_merge2/fork_C1/generateBlocks[1].regblock/x_address1[10]_INST_0_i_4/O
                         net (fo=30, routed)          0.399     4.324    control_merge2/oehb1/data_reg_reg[1]
    SLICE_X58Y109        LUT6 (Prop_lut6_I3_O)        0.043     4.367 f  control_merge2/oehb1/y_we0_INST_0_i_1/O
                         net (fo=9, routed)           0.433     4.799    control_merge2/oehb1/mc_store0_pValidArray_1
    SLICE_X52Y115        LUT6 (Prop_lut6_I3_O)        0.043     4.842 r  control_merge2/oehb1/minusOp__0_carry_i_1/O
                         net (fo=1, routed)           0.352     5.194    mem_controller1/DI[0]
    SLICE_X53Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.444 r  mem_controller1/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.444    mem_controller1/minusOp__0_carry_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.497 r  mem_controller1/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.497    mem_controller1/minusOp__0_carry__0_n_0
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.550 r  mem_controller1/minusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.550    mem_controller1/minusOp__0_carry__1_n_0
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.603 r  mem_controller1/minusOp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.603    mem_controller1/minusOp__0_carry__2_n_0
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.656 r  mem_controller1/minusOp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.656    mem_controller1/minusOp__0_carry__3_n_0
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.709 r  mem_controller1/minusOp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.709    mem_controller1/minusOp__0_carry__4_n_0
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.762 r  mem_controller1/minusOp__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.762    mem_controller1/minusOp__0_carry__5_n_0
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     5.917 r  mem_controller1/minusOp__0_carry__6/O[3]
                         net (fo=2, routed)           0.349     6.266    mem_controller1/minusOp__0_carry__6_n_4
    SLICE_X52Y122        FDCE                                         r  mem_controller1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=874, unset)          1.084     7.084    mem_controller1/clk
    SLICE_X52Y122        FDCE                                         r  mem_controller1/counter_reg[31]/C
                         clock pessimism              0.085     7.169    
                         clock uncertainty           -0.035     7.134    
    SLICE_X52Y122        FDCE (Setup_fdce_C_D)       -0.096     7.038    mem_controller1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  0.771    




