#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 31 15:39:11 2018
# Process ID: 27813
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/vivado.log
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Fri Aug 31 15:39:20 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 15:39:20 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log operator_double_div10.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_double_div10.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_double_div10.tcl -notrace
Command: synth_design -top operator_double_div10 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27915 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1266.355 ; gain = 80.895 ; free physical = 1619 ; free virtual = 8996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_double_div10' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:166]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:168]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:170]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:182]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:214]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:222]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:285]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:291]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:297]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:313]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:317]
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'grp_lut_div5_chunk_fu_146' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:400]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:62]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r0.vhd:76' bound to instance 'r0_U' of component 'lut_div5_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:156]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r0.vhd:12' bound to instance 'lut_div5_chunk_r0_rom_U' of component 'lut_div5_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r1.vhd:72' bound to instance 'r1_U' of component 'lut_div5_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:168]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r1.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r1.vhd:12' bound to instance 'lut_div5_chunk_r1_rom_U' of component 'lut_div5_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r1.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r2.vhd:72' bound to instance 'r2_U' of component 'lut_div5_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:180]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r2.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_r2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r2.vhd:12' bound to instance 'lut_div5_chunk_r2_rom_U' of component 'lut_div5_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r2.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_r2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_r2.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q0.vhd:70' bound to instance 'q0_U' of component 'lut_div5_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:192]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q0.vhd:12' bound to instance 'lut_div5_chunk_q0_rom_U' of component 'lut_div5_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q0_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q0' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q1.vhd:69' bound to instance 'q1_U' of component 'lut_div5_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:204]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q1.vhd:12' bound to instance 'lut_div5_chunk_q1_rom_U' of component 'lut_div5_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q1_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q1' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q2.vhd:69' bound to instance 'q2_U' of component 'lut_div5_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:216]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div5_chunk_q2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q2.vhd:12' bound to instance 'lut_div5_chunk_q2_rom_U' of component 'lut_div5_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q2.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q2_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk_q2' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk_q2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/lut_div5_chunk.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dbkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_dbkb.vhd:13' bound to instance 'operator_double_dbkb_U9' of component 'operator_double_dbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:413]
INFO: [Synth 8-638] synthesizing module 'operator_double_dbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_dbkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dbkb' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_dbkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 57 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 57 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dcud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_dcud.vhd:13' bound to instance 'operator_double_dcud_U10' of component 'operator_double_dcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:429]
INFO: [Synth 8-638] synthesizing module 'operator_double_dcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_dcud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 57 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 57 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dcud' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_dcud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_double_div10' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:25]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[56]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[55]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[54]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[53]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[52]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[51]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[50]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[49]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[48]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[47]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[46]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[45]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[44]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[43]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[42]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[41]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[40]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[39]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[38]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[37]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[36]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[35]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[34]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[33]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[32]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[31]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[30]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[29]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[28]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[27]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[26]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[25]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[24]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[23]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[51]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[50]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[49]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[48]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[47]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[46]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[45]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[44]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[43]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[42]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[41]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[40]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[39]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[38]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[37]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[36]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[35]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[34]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[33]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[32]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[31]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[30]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[29]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[28]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[27]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[26]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[25]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[24]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[23]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[11]
WARNING: [Synth 8-3331] design lut_div5_chunk_q2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_q1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_q0 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_r2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_r1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div5_chunk_r0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1630 ; free virtual = 9006
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1629 ; free virtual = 9006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1629 ; free virtual = 9006
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1662.465 ; gain = 0.000 ; free physical = 1329 ; free virtual = 8706
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.465 ; gain = 477.004 ; free physical = 1409 ; free virtual = 8791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.465 ; gain = 477.004 ; free physical = 1409 ; free virtual = 8791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.465 ; gain = 477.004 ; free physical = 1411 ; free virtual = 8793
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'call_ret2_i_i_reg_891_0_reg' and it is trimmed from '3' to '1' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.vhd:552]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_fu_210_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_5_fu_311_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_210_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_5_fu_311_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_cast_cast_fu_246_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_cast_cast_fu_246_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_cast_cast_fu_216_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xf_V_7_fu_361_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.465 ; gain = 477.004 ; free physical = 1402 ; free virtual = 8783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     57 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               57 Bit    Registers := 8     
	               52 Bit    Registers := 8     
	               50 Bit    Registers := 1     
	               11 Bit    Registers := 17    
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     57 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_double_div10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     57 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               57 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               50 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                3 Bit    Registers := 36    
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     57 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module lut_div5_chunk_r0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_r1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_r2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_q0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_q1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk_q2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div5_chunk 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
Module operator_double_dbkb 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 6     
	               11 Bit    Registers := 6     
Module operator_double_dcud 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 6     
	               11 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_5_fu_311_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_223_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[56]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[55]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[54]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[53]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[52]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[51]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[50]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_reg[0][0]' (FDRE) to 'operator_double_dcud_U10/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][55]' (FDRE) to 'operator_double_dcud_U10/dout_array_reg[0][56]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][54]' (FDRE) to 'operator_double_dcud_U10/dout_array_reg[0][56]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][56]' (FDRE) to 'operator_double_dcud_U10/dout_array_reg[0][53]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][52]' (FDRE) to 'operator_double_dcud_U10/dout_array_reg[0][53]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][51]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\operator_double_dcud_U10/dout_array_reg[0][53] )
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][49]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][49]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][48]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][50]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][46]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][45]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][47]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][43]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][42]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][44]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][40]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][39]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][41]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][37]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][36]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][38]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][34]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][33]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][35]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][31]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][30]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][32]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][28]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][27]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][29]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][25]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][24]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][26]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][22]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][21]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][23]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][19]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][18]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][20]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][16]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][15]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][17]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][13]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][12]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][14]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][10]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][9]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][11]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][7]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][6]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][8]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][4]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][3]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_reg[0][5]' (FDRE) to 'operator_double_dbkb_U9/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_reg[0][1]' (FDRE) to 'operator_double_dcud_U10/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][7]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][6]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][9]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][8]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][10]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_reg[0][2]' (FDRE) to 'operator_double_dcud_U10/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][5]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][4]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][3]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][2]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][1]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/din1_cast_array_reg[0][0]' (FDRE) to 'operator_double_dcud_U10/din1_cast_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][7]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][6]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][9]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][8]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][0]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][6]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][5]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][4]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][1]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][0]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][5]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][4]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][3]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][2]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][3]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][2]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][1]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][0]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][1]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][0]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'p_cast_cast_reg_719_reg[0]' (FDE) to 'p_cast_cast_reg_719_reg[1]'
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][9]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][8]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][7]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][6]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][5]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][4]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][9]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][8]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][7]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][6]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][5]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][4]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][3]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][2]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][9]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][8]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][7]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][6]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][5]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][4]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][10]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][9]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][8]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][7]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][6]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][5]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][4]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][3]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][2]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_reg[0][53]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][56]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][55]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][54]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][53]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][52]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][56]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][55]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][54]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][53]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][52]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].dout_array_reg[3][56]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].dout_array_reg[3][55]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].dout_array_reg[3][54]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].dout_array_reg[3][53]) is unused and will be removed from module operator_double_div10.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].dout_array_reg[3][52]) is unused and will be removed from module operator_double_div10.
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][0]' (FDRE) to 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][51]' (FDRE) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][51]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.465 ; gain = 477.004 ; free physical = 1381 ; free virtual = 8767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|lut_div5_chunk_r0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_r1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_r2_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_q0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_q1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div5_chunk_q2_rom | p_0_out    | 64x1          | LUT            | 
|operator_double_div10 | p_0_out    | 64x1          | LUT            | 
|operator_double_div10 | p_0_out    | 64x1          | LUT            | 
|operator_double_div10 | p_0_out    | 64x1          | LUT            | 
|operator_double_div10 | p_0_out    | 64x1          | LUT            | 
|operator_double_div10 | p_0_out    | 64x1          | LUT            | 
|operator_double_div10 | p_0_out    | 64x1          | LUT            | 
+----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.465 ; gain = 477.004 ; free physical = 1273 ; free virtual = 8650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1678.480 ; gain = 493.020 ; free physical = 1259 ; free virtual = 8641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1678.480 ; gain = 493.020 ; free physical = 1258 ; free virtual = 8641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1678.480 ; gain = 493.020 ; free physical = 1256 ; free virtual = 8640
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1678.480 ; gain = 493.020 ; free physical = 1256 ; free virtual = 8640
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1678.480 ; gain = 493.020 ; free physical = 1256 ; free virtual = 8640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1678.480 ; gain = 493.020 ; free physical = 1256 ; free virtual = 8640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1678.480 ; gain = 493.020 ; free physical = 1257 ; free virtual = 8640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1678.480 ; gain = 493.020 ; free physical = 1257 ; free virtual = 8640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|operator_double_div10 | operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][5] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|operator_double_div10 | operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][3] | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|operator_double_div10 | operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][1] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+----------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |    13|
|3     |LUT2   |    96|
|4     |LUT3   |   281|
|5     |LUT4   |    84|
|6     |LUT5   |    93|
|7     |LUT6   |   286|
|8     |SRL16E |     6|
|9     |FDRE   |   896|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+----------------------+------+
|      |Instance                      |Module                |Cells |
+------+------------------------------+----------------------+------+
|1     |top                           |                      |  1779|
|2     |  grp_lut_div5_chunk_fu_146   |lut_div5_chunk        |   167|
|3     |    q0_U                      |lut_div5_chunk_q0     |    31|
|4     |      lut_div5_chunk_q0_rom_U |lut_div5_chunk_q0_rom |    31|
|5     |    q1_U                      |lut_div5_chunk_q1     |    30|
|6     |      lut_div5_chunk_q1_rom_U |lut_div5_chunk_q1_rom |    30|
|7     |    q2_U                      |lut_div5_chunk_q2     |    42|
|8     |      lut_div5_chunk_q2_rom_U |lut_div5_chunk_q2_rom |    42|
|9     |    r0_U                      |lut_div5_chunk_r0     |     4|
|10    |      lut_div5_chunk_r0_rom_U |lut_div5_chunk_r0_rom |     4|
|11    |    r1_U                      |lut_div5_chunk_r1     |     4|
|12    |      lut_div5_chunk_r1_rom_U |lut_div5_chunk_r1_rom |     4|
|13    |    r2_U                      |lut_div5_chunk_r2     |     4|
|14    |      lut_div5_chunk_r2_rom_U |lut_div5_chunk_r2_rom |     4|
|15    |  operator_double_dbkb_U9     |operator_double_dbkb  |   484|
|16    |  operator_double_dcud_U10    |operator_double_dcud  |   465|
+------+------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1678.480 ; gain = 493.020 ; free physical = 1257 ; free virtual = 8640
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 154 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1678.480 ; gain = 143.535 ; free physical = 1311 ; free virtual = 8695
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1678.488 ; gain = 493.020 ; free physical = 1311 ; free virtual = 8694
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
263 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1678.488 ; gain = 493.133 ; free physical = 1306 ; free virtual = 8693
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/synth_1/operator_double_div10.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_double_div10_utilization_synth.rpt -pb operator_double_div10_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1702.492 ; gain = 0.000 ; free physical = 1305 ; free virtual = 8692
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:40:14 2018...
[Fri Aug 31 15:40:14 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1185.465 ; gain = 0.000 ; free physical = 1878 ; free virtual = 9261
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/operator_double_div10.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1488.809 ; gain = 303.344 ; free physical = 1580 ; free virtual = 8960
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1488.809 ; gain = 0.000 ; free physical = 1578 ; free virtual = 8959
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2013.391 ; gain = 524.582 ; free physical = 1186 ; free virtual = 8555
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 15:41:00 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 15:41:00 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log operator_double_div10.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source operator_double_div10.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_double_div10.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/impl_1/operator_double_div10.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 1045 ; free virtual = 8422
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1981.988 ; gain = 798.648 ; free physical = 284 ; free virtual = 7653
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2028.004 ; gain = 46.016 ; free physical = 278 ; free virtual = 7645

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 38596b54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 280 ; free virtual = 7647

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 38596b54

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ba2bd130

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8fcd18cf

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8fcd18cf

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11dd98c67

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11dd98c67

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714
Ending Logic Optimization Task | Checksum: 11dd98c67

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11dd98c67

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11dd98c67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 347 ; free virtual = 7714
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/impl_1/operator_double_div10_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_double_div10_drc_opted.rpt -pb operator_double_div10_drc_opted.pb -rpx operator_double_div10_drc_opted.rpx
Command: report_drc -file operator_double_div10_drc_opted.rpt -pb operator_double_div10_drc_opted.pb -rpx operator_double_div10_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/impl_1/operator_double_div10_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 315 ; free virtual = 7682
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6859f0c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 315 ; free virtual = 7682
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 315 ; free virtual = 7682

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c11b8057

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2028.004 ; gain = 0.000 ; free physical = 308 ; free virtual = 7675

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 149cafb31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2055.027 ; gain = 27.023 ; free physical = 304 ; free virtual = 7671

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 149cafb31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2055.027 ; gain = 27.023 ; free physical = 304 ; free virtual = 7671
Phase 1 Placer Initialization | Checksum: 149cafb31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2055.027 ; gain = 27.023 ; free physical = 304 ; free virtual = 7671

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d5bc6e7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2079.039 ; gain = 51.035 ; free physical = 301 ; free virtual = 7668

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 286 ; free virtual = 7654

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b5c06e1f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 286 ; free virtual = 7654
Phase 2 Global Placement | Checksum: d509547d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 286 ; free virtual = 7653

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d509547d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 286 ; free virtual = 7653

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a61b3bf3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 285 ; free virtual = 7652

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1edc31a08

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 285 ; free virtual = 7652

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2535e92df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 285 ; free virtual = 7652

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2535e92df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 285 ; free virtual = 7652

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2925c6c2a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 285 ; free virtual = 7652

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 27037a15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 282 ; free virtual = 7649

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f897161a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 282 ; free virtual = 7649

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1f897161a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 282 ; free virtual = 7649

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f897161a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 282 ; free virtual = 7649
Phase 3 Detail Placement | Checksum: 1f897161a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 282 ; free virtual = 7649

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b84a02bf

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b84a02bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 283 ; free virtual = 7651
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.075. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25e566fb1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 280 ; free virtual = 7648
Phase 4.1 Post Commit Optimization | Checksum: 25e566fb1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 280 ; free virtual = 7648

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25e566fb1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 282 ; free virtual = 7649

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25e566fb1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 282 ; free virtual = 7649

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 27a588e52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 282 ; free virtual = 7649
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27a588e52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 282 ; free virtual = 7649
Ending Placer Task | Checksum: 1abb066cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 299 ; free virtual = 7666
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2087.043 ; gain = 59.039 ; free physical = 299 ; free virtual = 7666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 296 ; free virtual = 7666
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/impl_1/operator_double_div10_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file operator_double_div10_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 284 ; free virtual = 7652
INFO: [runtcl-4] Executing : report_utilization -file operator_double_div10_utilization_placed.rpt -pb operator_double_div10_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 296 ; free virtual = 7664
INFO: [runtcl-4] Executing : report_control_sets -verbose -file operator_double_div10_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 296 ; free virtual = 7664
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 296 ; free virtual = 7664

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-0.418 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d9b7a303

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-0.418 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1d9b7a303

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 38 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net d_chunk_V_reg_796[2].  Re-placed instance d_chunk_V_reg_796_reg[2]
INFO: [Physopt 32-663] Processed net xf_V_7_reg_790_reg_n_0_[8].  Re-placed instance xf_V_7_reg_790_reg[8]
INFO: [Physopt 32-663] Processed net xf_V_7_reg_790_reg_n_0_[9].  Re-placed instance xf_V_7_reg_790_reg[9]
INFO: [Physopt 32-663] Processed net ap_CS_fsm_state42.  Re-placed instance ap_CS_fsm_reg[41]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_2.  Did not re-place instance grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_7
INFO: [Physopt 32-663] Processed net grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/sel[0].  Re-placed instance grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_1
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_18_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_18
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/p_0_out.  Did not re-place instance grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/g0_b0
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/q0.  Did not re-place instance grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]_0[0].  Did not re-place instance grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_2
INFO: [Physopt 32-662] Processed net d_chunk_V_12_reg_856[1].  Did not re-place instance d_chunk_V_12_reg_856_reg[1]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_13_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_13
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_30_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_30
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/r1_q0.  Did not re-place instance grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/r2_q0.  Did not re-place instance grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_0[0].  Did not re-place instance grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3
INFO: [Physopt 32-662] Processed net ap_CS_fsm_state20.  Did not re-place instance ap_CS_fsm_reg[19]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/q1_q0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]
INFO: [Physopt 32-663] Processed net ap_CS_fsm_state36.  Re-placed instance ap_CS_fsm_reg[35]
INFO: [Physopt 32-663] Processed net ap_CS_fsm_state18.  Re-placed instance ap_CS_fsm_reg[17]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_35_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_35
INFO: [Physopt 32-662] Processed net d_chunk_V_13_reg_861[0].  Did not re-place instance d_chunk_V_13_reg_861_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_10_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_10
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_22_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_22
INFO: [Physopt 32-662] Processed net d_chunk_V_5_reg_821[0].  Did not re-place instance d_chunk_V_5_reg_821_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_19_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_19
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_9_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_9
INFO: [Physopt 32-663] Processed net xf_V_7_reg_790_reg_n_0_[12].  Re-placed instance xf_V_7_reg_790_reg[12]
INFO: [Physopt 32-663] Processed net ap_CS_fsm_state44.  Re-placed instance ap_CS_fsm_reg[43]
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_29_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_29
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2_n_0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2
INFO: [Physopt 32-662] Processed net grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_q0.  Did not re-place instance grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net d_chunk_V_12_reg_856[0].  Did not re-place instance d_chunk_V_12_reg_856_reg[0]
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 9 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 9 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-0.289 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659
Phase 3 Placement Based Optimization | Checksum: 268a53762

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659
Phase 4 Rewire | Checksum: 268a53762

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ap_CS_fsm_state20 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/sel[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net ap_CS_fsm_state18 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state24 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[1] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state44 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_2 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state32 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[1]_1 was not replicated.
INFO: [Physopt 32-571] Net xf_V_7_reg_790_reg_n_0_[1] was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_3 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state26 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state30 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/reg_169_reg[2] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state38 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_1 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state40 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state22 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state42 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state16 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state34 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state36 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/r_in_V[0] was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[1]_0 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state46 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state43 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div5_chunk_fu_146_ap_start_reg_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state48 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659
Phase 5 Critical Cell Optimization | Checksum: 1e850ea50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1e850ea50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1e850ea50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1e850ea50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1e850ea50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 18 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 7 nets.  Swapped 165 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 165 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.038 | TNS=-0.044 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659
Phase 10 Critical Pin Optimization | Checksum: 1e850ea50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1e850ea50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1e850ea50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 291 ; free virtual = 7659
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 292 ; free virtual = 7660
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.038 | TNS=-0.044 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.021  |          0.129  |            0  |              0  |                     9  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.037  |          0.245  |            0  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.058  |          0.374  |            0  |              0  |                    16  |           0  |          11  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 2206b4616

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 292 ; free virtual = 7660
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2087.043 ; gain = 0.000 ; free physical = 288 ; free virtual = 7658
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/impl_1/operator_double_div10_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ac553620 ConstDB: 0 ShapeSum: be967456 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 553af913

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2256.867 ; gain = 169.824 ; free physical = 156 ; free virtual = 7450
Post Restoration Checksum: NetGraph: 51556cbd NumContArr: 3e58c56 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 553af913

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2256.867 ; gain = 169.824 ; free physical = 156 ; free virtual = 7450

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 553af913

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.867 ; gain = 185.824 ; free physical = 138 ; free virtual = 7432

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 553af913

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2272.867 ; gain = 185.824 ; free physical = 138 ; free virtual = 7432
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11591a37b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 136 ; free virtual = 7431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.007  | TNS=0.000  | WHS=0.066  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 6f3a9e0e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 135 ; free virtual = 7430

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 100423906

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 130 ; free virtual = 7425

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.128 | TNS=-0.674 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2059c3dd3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7428

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.253 | TNS=-0.671 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c78aa669

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7427
Phase 4 Rip-up And Reroute | Checksum: 1c78aa669

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7427

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c78aa669

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7427
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.128 | TNS=-0.674 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: bf0e0e0c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7427

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bf0e0e0c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7427
Phase 5 Delay and Skew Optimization | Checksum: bf0e0e0c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7427

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 161384bfc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7427
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.128 | TNS=-0.648 | WHS=0.074  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 161384bfc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7427
Phase 6 Post Hold Fix | Checksum: 161384bfc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7427

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0825173 %
  Global Horizontal Routing Utilization  = 0.0970588 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 90805927

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7428

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 90805927

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 132 ; free virtual = 7427

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ed25a257

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 132 ; free virtual = 7427

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.128 | TNS=-0.648 | WHS=0.074  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ed25a257

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 133 ; free virtual = 7428
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 154 ; free virtual = 7448

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.688 ; gain = 196.645 ; free physical = 154 ; free virtual = 7448
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2283.688 ; gain = 0.000 ; free physical = 149 ; free virtual = 7446
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/impl_1/operator_double_div10_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_double_div10_drc_routed.rpt -pb operator_double_div10_drc_routed.pb -rpx operator_double_div10_drc_routed.rpx
Command: report_drc -file operator_double_div10_drc_routed.rpt -pb operator_double_div10_drc_routed.pb -rpx operator_double_div10_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/impl_1/operator_double_div10_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file operator_double_div10_methodology_drc_routed.rpt -pb operator_double_div10_methodology_drc_routed.pb -rpx operator_double_div10_methodology_drc_routed.rpx
Command: report_methodology -file operator_double_div10_methodology_drc_routed.rpt -pb operator_double_div10_methodology_drc_routed.pb -rpx operator_double_div10_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div10/impl/vhdl/project.runs/impl_1/operator_double_div10_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file operator_double_div10_power_routed.rpt -pb operator_double_div10_power_summary_routed.pb -rpx operator_double_div10_power_routed.rpx
Command: report_power -file operator_double_div10_power_routed.rpt -pb operator_double_div10_power_summary_routed.pb -rpx operator_double_div10_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
185 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file operator_double_div10_route_status.rpt -pb operator_double_div10_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file operator_double_div10_timing_summary_routed.rpt -pb operator_double_div10_timing_summary_routed.pb -rpx operator_double_div10_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file operator_double_div10_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file operator_double_div10_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file operator_double_div10_bus_skew_routed.rpt -pb operator_double_div10_bus_skew_routed.pb -rpx operator_double_div10_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:42:50 2018...
[Fri Aug 31 15:42:50 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:53 ; elapsed = 00:01:50 . Memory (MB): peak = 2062.555 ; gain = 4.000 ; free physical = 1301 ; free virtual = 8563
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2189.883 ; gain = 0.000 ; free physical = 1200 ; free virtual = 8462
Restored from archive | CPU: 0.080000 secs | Memory: 1.450432 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2189.883 ; gain = 0.000 ; free physical = 1200 ; free virtual = 8462
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2245.910 ; gain = 56.027 ; free physical = 1194 ; free virtual = 8456


Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            div10
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 15:42:52 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          278
LUT:            808
FF:             898
DSP:              0
BRAM:             0
SRL:              6
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.967
CP achieved post-implementation:    2.625
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:42:52 2018...
