[project]
name=regs
netlist=regs
contents=
date=10/21/03
time=22:11:52
version=3.1.6.00.18c
Type=F21i
FndType=F4.1i
FndTypeE=F4.1i
top_level=VHDL
HDL netlist format=Auto
generics=MAX
synthesize_only=Off
lib_order=1101 133 171
[libraries]
1101=
133=c:\xilinx\active\syslib\simprims
171=c:\xilinx\active\syslib\virtex
[xilinx]
libraries=unified
family=2
xfam=Virtex
xact9=On
[APP_95]



lid=0
oid=0
format=19
source=c:\cop2000\xcv200\regs\regs.vhd
server_hwnd=1769884






















[OpenDoc]
hde/REGS=0,0,88,116,856,643,regs.vhd
[Top Doc]
REGS.vhd=21
[hdl_sheets]
REGS.vhd= 
[OPEN32]
nMaxFile=10000
lpstrFile=
lpstrFilter=HDL (*.VHD;*.VER;*.VE;*.V)|*.vhd;*.ver;*.ve;*.v|Schematic (*.SCH)|*.sch|FSM (*.ASF)|*.asf|Xnf Sources (*.XNF)|*.xnf|Edif Sources (*.EDF;*.EDN;*.EDO)|*.edf;*.edn;*.edo|All Files (*.*)|*.*||
lpstrInitialDir=C:\COP2000\XCV200\REGS
lpstrTitle=Add Document
nFilterIndex=0
Flags=530964
HelpID=10380
HelpFileName=C:\XILINX\ACTIVE\EXE\PCM.HLP
cmdLine=-h 676 -hp 668 -m PCM_OPEN_32_MESSAGE -f C:\XILINX\ACTIVE\PROJECTS\current.pdf
[ext_sheets]
regs.ucf= 
[device]
part=V200PQ240-6
xilinx=V200PQ240-6
[implement_HDL]
family=2
xfam=Virtex
part=V200PQ240-6
xilinx=V200PQ240-6
