Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

<<<<<<< HEAD
Wed Sep 24 17:22:14 2025
=======
Wed Nov  5 12:22:38 2025
>>>>>>> dbeb4a048e918ce986d5e0e33f6ca7665b4bcc82

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 66.9955%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_92__i29/SR   clocker/counter_92__i30/SR}                           
                                        |           No arrival time
{clocker/counter_92__i27/SR   clocker/counter_92__i28/SR}                           
                                        |           No arrival time
{clocker/counter_92__i25/SR   clocker/counter_92__i26/SR}                           
                                        |           No arrival time
{clocker/counter_92__i23/SR   clocker/counter_92__i24/SR}                           
                                        |           No arrival time
{clocker/counter_92__i21/SR   clocker/counter_92__i22/SR}                           
                                        |           No arrival time
{clocker/counter_92__i19/SR   clocker/counter_92__i20/SR}                           
                                        |           No arrival time
{clocker/counter_92__i17/SR   clocker/counter_92__i18/SR}                           
                                        |           No arrival time
{clocker/counter_92__i15/SR   clocker/counter_92__i16/SR}                           
                                        |           No arrival time
{clocker/counter_92__i13/SR   clocker/counter_92__i14/SR}                           
                                        |           No arrival time
{clocker/counter_92__i11/SR   clocker/counter_92__i12/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        30
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
counter[0]                              |  clocker/counter_92__i0/Q
counter[13]                             | clocker/counter_92__i13/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          31.968 ns |         31.281 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
cycleflag__i0/D                          |    9.699 ns 
{pressedcountstart_i0_i11/SP   pressedcountstart_i0_i10/SP}              
                                         |   10.003 ns 
{pressedcountstart_i0_i13/SP   pressedcountstart_i0_i12/SP}              
                                         |   10.003 ns 
{pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}              
                                         |   10.003 ns 
{pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}              
                                         |   10.003 ns 
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}              
                                         |   10.003 ns 
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}              
                                         |   10.003 ns 
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}              
                                         |   10.003 ns 
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}              
                                         |   10.003 ns 
{pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}              
                                         |   10.003 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : cycleflag__i0/D  (SLICE_R12C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.698 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.449                 32.008  2       
timepassed                                                   NET DELAY               2.168                 34.176  2       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R11C6B       D0_TO_F0_DELAY          0.449                 34.625  1       
n22_adj_254                                                  NET DELAY               2.168                 36.793  1       
i1_4_lut/D->i1_4_lut/Z                    SLICE_R12C6A       D1_TO_F1_DELAY          0.476                 37.269  1       
n1644                                                        NET DELAY               0.000                 37.269  1       
cycleflag__i0/D                                              ENDPOINT                0.000                 37.269  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{cycleflag__i1/CK   cycleflag__i0/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.268)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.698  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : {pressedcountstart_i0_i11/SP   pressedcountstart_i0_i10/SP}  (SLICE_R13C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.002 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.476                 32.035  2       
timepassed                                                   NET DELAY               0.304                 32.339  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R10C6C       C0_TO_F0_DELAY          0.476                 32.815  2       
n148                                                         NET DELAY               0.304                 33.119  2       
i62_3_lut_4_lut/D->i62_3_lut_4_lut/Z      SLICE_R10C6C       C1_TO_F1_DELAY          0.449                 33.568  16      
n538                                                         NET DELAY               3.397                 36.965  16      
{pressedcountstart_i0_i11/SP   pressedcountstart_i0_i10/SP}
                                                             ENDPOINT                0.000                 36.965  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i11/CK   pressedcountstart_i0_i10/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.964)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.002  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : {pressedcountstart_i0_i13/SP   pressedcountstart_i0_i12/SP}  (SLICE_R12C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.002 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.476                 32.035  2       
timepassed                                                   NET DELAY               0.304                 32.339  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R10C6C       C0_TO_F0_DELAY          0.476                 32.815  2       
n148                                                         NET DELAY               0.304                 33.119  2       
i62_3_lut_4_lut/D->i62_3_lut_4_lut/Z      SLICE_R10C6C       C1_TO_F1_DELAY          0.449                 33.568  16      
n538                                                         NET DELAY               3.397                 36.965  16      
{pressedcountstart_i0_i13/SP   pressedcountstart_i0_i12/SP}
                                                             ENDPOINT                0.000                 36.965  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i13/CK   pressedcountstart_i0_i12/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.964)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.002  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : {pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}  (SLICE_R12C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.002 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.476                 32.035  2       
timepassed                                                   NET DELAY               0.304                 32.339  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R10C6C       C0_TO_F0_DELAY          0.476                 32.815  2       
n148                                                         NET DELAY               0.304                 33.119  2       
i62_3_lut_4_lut/D->i62_3_lut_4_lut/Z      SLICE_R10C6C       C1_TO_F1_DELAY          0.449                 33.568  16      
n538                                                         NET DELAY               3.397                 36.965  16      
{pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}
                                                             ENDPOINT                0.000                 36.965  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i21/CK   pressedcountstart_i0_i20/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.964)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.002  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : {pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}  (SLICE_R12C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.002 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.476                 32.035  2       
timepassed                                                   NET DELAY               0.304                 32.339  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R10C6C       C0_TO_F0_DELAY          0.476                 32.815  2       
n148                                                         NET DELAY               0.304                 33.119  2       
i62_3_lut_4_lut/D->i62_3_lut_4_lut/Z      SLICE_R10C6C       C1_TO_F1_DELAY          0.449                 33.568  16      
n538                                                         NET DELAY               3.397                 36.965  16      
{pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}
                                                             ENDPOINT                0.000                 36.965  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i23/CK   pressedcountstart_i0_i22/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.964)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.002  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : {pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}  (SLICE_R12C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.002 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.476                 32.035  2       
timepassed                                                   NET DELAY               0.304                 32.339  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R10C6C       C0_TO_F0_DELAY          0.476                 32.815  2       
n148                                                         NET DELAY               0.304                 33.119  2       
i62_3_lut_4_lut/D->i62_3_lut_4_lut/Z      SLICE_R10C6C       C1_TO_F1_DELAY          0.449                 33.568  16      
n538                                                         NET DELAY               3.397                 36.965  16      
{pressedcountstart_i0_i25/SP   pressedcountstart_i0_i24/SP}
                                                             ENDPOINT                0.000                 36.965  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i25/CK   pressedcountstart_i0_i24/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.964)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.002  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : {pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}  (SLICE_R11C10B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.002 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.476                 32.035  2       
timepassed                                                   NET DELAY               0.304                 32.339  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R10C6C       C0_TO_F0_DELAY          0.476                 32.815  2       
n148                                                         NET DELAY               0.304                 33.119  2       
i62_3_lut_4_lut/D->i62_3_lut_4_lut/Z      SLICE_R10C6C       C1_TO_F1_DELAY          0.449                 33.568  16      
n538                                                         NET DELAY               3.397                 36.965  16      
{pressedcountstart_i0_i27/SP   pressedcountstart_i0_i26/SP}
                                                             ENDPOINT                0.000                 36.965  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i27/CK   pressedcountstart_i0_i26/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.964)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.002  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : {pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}  (SLICE_R12C10B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.002 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.476                 32.035  2       
timepassed                                                   NET DELAY               0.304                 32.339  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R10C6C       C0_TO_F0_DELAY          0.476                 32.815  2       
n148                                                         NET DELAY               0.304                 33.119  2       
i62_3_lut_4_lut/D->i62_3_lut_4_lut/Z      SLICE_R10C6C       C1_TO_F1_DELAY          0.449                 33.568  16      
n538                                                         NET DELAY               3.397                 36.965  16      
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}
                                                             ENDPOINT                0.000                 36.965  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i29/CK   pressedcountstart_i0_i28/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.964)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.002  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : {pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}  (SLICE_R9C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.002 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.476                 32.035  2       
timepassed                                                   NET DELAY               0.304                 32.339  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R10C6C       C0_TO_F0_DELAY          0.476                 32.815  2       
n148                                                         NET DELAY               0.304                 33.119  2       
i62_3_lut_4_lut/D->i62_3_lut_4_lut/Z      SLICE_R10C6C       C1_TO_F1_DELAY          0.449                 33.568  16      
n538                                                         NET DELAY               3.397                 36.965  16      
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}
                                                             ENDPOINT                0.000                 36.965  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i31/CK   pressedcountstart_i0_i30/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.964)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.002  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R10C3A)
Path End         : {pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}  (SLICE_R11C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.002 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
clocker/int_osc                                              NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R10C3A       CLK_TO_Q0_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.829                  9.716  1       
sub_4_inv_0_i1_1_lut/A->sub_4_inv_0_i1_1_lut/Z
                                          SLICE_R10C6A       D1_TO_F1_DELAY          0.449                 10.165  1       
n1_adj_260[0]                                                NET DELAY               3.542                 13.707  1       
add_145_2/C0->add_145_2/CO0               SLICE_R8C3A        C0_TO_COUT0_DELAY       0.343                 14.050  2       
n2950                                                        NET DELAY               0.000                 14.050  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R8C3A        CIN1_TO_COUT1_DELAY     0.277                 14.327  2       
n1201                                                        NET DELAY               0.000                 14.327  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                 14.604  2       
n2953                                                        NET DELAY               0.000                 14.604  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                 14.881  2       
n1203                                                        NET DELAY               0.000                 14.881  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 15.158  2       
n2956                                                        NET DELAY               0.000                 15.158  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 15.435  2       
n1205                                                        NET DELAY               0.000                 15.435  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 15.712  2       
n2959                                                        NET DELAY               0.000                 15.712  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 15.989  2       
n1207                                                        NET DELAY               0.555                 16.544  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 16.821  2       
n2962                                                        NET DELAY               0.000                 16.821  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 17.098  2       
n1209                                                        NET DELAY               0.000                 17.098  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R8C4B        CIN0_TO_COUT0_DELAY     0.277                 17.375  2       
n2965                                                        NET DELAY               0.000                 17.375  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R8C4B        CIN1_TO_COUT1_DELAY     0.277                 17.652  2       
n1211                                                        NET DELAY               0.000                 17.652  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R8C4C        CIN0_TO_COUT0_DELAY     0.277                 17.929  2       
n2968                                                        NET DELAY               0.000                 17.929  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R8C4C        CIN1_TO_COUT1_DELAY     0.277                 18.206  2       
n1213                                                        NET DELAY               0.000                 18.206  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R8C4D        CIN0_TO_COUT0_DELAY     0.277                 18.483  2       
n2971                                                        NET DELAY               0.000                 18.483  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R8C4D        CIN1_TO_COUT1_DELAY     0.277                 18.760  2       
n1215                                                        NET DELAY               0.555                 19.315  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R8C5A        CIN0_TO_COUT0_DELAY     0.277                 19.592  2       
n2974                                                        NET DELAY               0.000                 19.592  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R8C5A        CIN1_TO_COUT1_DELAY     0.277                 19.869  2       
n1217                                                        NET DELAY               0.000                 19.869  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R8C5B        CIN0_TO_COUT0_DELAY     0.277                 20.146  2       
n2977                                                        NET DELAY               0.000                 20.146  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R8C5B        CIN1_TO_COUT1_DELAY     0.277                 20.423  2       
n1219                                                        NET DELAY               0.000                 20.423  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R8C5C        CIN0_TO_COUT0_DELAY     0.277                 20.700  2       
n2980                                                        NET DELAY               0.000                 20.700  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R8C5C        CIN1_TO_COUT1_DELAY     0.277                 20.977  2       
n1221                                                        NET DELAY               0.000                 20.977  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R8C5D        CIN0_TO_COUT0_DELAY     0.277                 21.254  2       
n2983                                                        NET DELAY               0.000                 21.254  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R8C5D        CIN1_TO_COUT1_DELAY     0.277                 21.531  2       
n1223                                                        NET DELAY               0.555                 22.086  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R8C6A        CIN0_TO_COUT0_DELAY     0.277                 22.363  2       
n2986                                                        NET DELAY               0.000                 22.363  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R8C6A        CIN1_TO_COUT1_DELAY     0.277                 22.640  2       
n1225                                                        NET DELAY               0.000                 22.640  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R8C6B        CIN0_TO_COUT0_DELAY     0.277                 22.917  2       
n2989                                                        NET DELAY               0.000                 22.917  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R8C6B        CIN1_TO_COUT1_DELAY     0.277                 23.194  2       
n1227                                                        NET DELAY               0.000                 23.194  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R8C6C        CIN0_TO_COUT0_DELAY     0.277                 23.471  2       
n2992                                                        NET DELAY               0.000                 23.471  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R8C6C        CIN1_TO_COUT1_DELAY     0.277                 23.748  2       
n1229                                                        NET DELAY               0.000                 23.748  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R8C6D        CIN0_TO_COUT0_DELAY     0.277                 24.025  2       
n2995                                                        NET DELAY               0.661                 24.686  2       
add_145_32/D1->add_145_32/S1              SLICE_R8C6D        D1_TO_F1_DELAY          0.449                 25.135  1       
timepassed_N_162[32]                                         NET DELAY               2.763                 27.898  1       
i6_4_lut_adj_17/C->i6_4_lut_adj_17/Z      SLICE_R10C6A       D0_TO_F0_DELAY          0.449                 28.347  1       
n16_adj_259                                                  NET DELAY               2.432                 30.779  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R10C6B       C0_TO_F0_DELAY          0.476                 31.255  1       
n18_adj_256                                                  NET DELAY               0.304                 31.559  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE_R10C6B       C1_TO_F1_DELAY          0.476                 32.035  2       
timepassed                                                   NET DELAY               0.304                 32.339  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R10C6C       C0_TO_F0_DELAY          0.476                 32.815  2       
n148                                                         NET DELAY               0.304                 33.119  2       
i62_3_lut_4_lut/D->i62_3_lut_4_lut/Z      SLICE_R10C6C       C1_TO_F1_DELAY          0.449                 33.568  16      
n538                                                         NET DELAY               3.397                 36.965  16      
{pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}
                                                             ENDPOINT                0.000                 36.965  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
clocker/int_osc                                              NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i0/CK   pressedcountstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.964)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.002  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
iActive__i3/D                            |    1.743 ns 
i1__i0/D                                 |    1.743 ns 
i1__i1/D                                 |    1.743 ns 
iActive__i0/D                            |    1.743 ns 
iActive__i1/D                            |    1.743 ns 
clocker/counter_92__i28/D                |    1.913 ns 
clocker/counter_92__i29/D                |    1.913 ns 
clocker/counter_92__i30/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : i0__i3/Q  (SLICE_R18C4A)
Path End         : i1__i3/D  (SLICE_R18C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R18C4A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_111/D0->SLICE_111/F0                SLICE_R18C4B       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_053.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R18C4A)
Path End         : i1__i2/D  (SLICE_R18C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_111/D1->SLICE_111/F1                SLICE_R18C4B       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_054.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i3/Q  (SLICE_R18C4B)
Path End         : iActive__i3/D  (SLICE_R18C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i3/CK->i1__i3/Q                       SLICE_R18C4B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[3]                                                        NET DELAY        0.712                  4.575  1       
mux_10_i4_3_lut/A->mux_10_i4_3_lut/Z      SLICE_R18C3B       D0_TO_F0_DELAY   0.252                  4.827  1       
n126[3]                                                      NET DELAY        0.000                  4.827  1       
iActive__i3/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R18C4D)
Path End         : i1__i0/D  (SLICE_R18C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R18C4D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
SLICE_52/D0->SLICE_52/F0                  SLICE_R18C4C       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[0].sig_002.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i0/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (SLICE_R18C4D)
Path End         : i1__i1/D  (SLICE_R18C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R18C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
SLICE_52/D1->SLICE_52/F1                  SLICE_R18C4C       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[1].sig_055.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i1/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i0/Q  (SLICE_R18C4C)
Path End         : iActive__i0/D  (SLICE_R18C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i0/CK->i1__i0/Q                       SLICE_R18C4C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[0]                                                        NET DELAY        0.712                  4.575  1       
mux_10_i1_3_lut/A->mux_10_i1_3_lut/Z      SLICE_R18C3D       D0_TO_F0_DELAY   0.252                  4.827  1       
n126[0]                                                      NET DELAY        0.000                  4.827  1       
iActive__i0/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i1/Q  (SLICE_R18C4C)
Path End         : iActive__i1/D  (SLICE_R18C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i1/CK->i1__i1/Q                       SLICE_R18C4C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
i1[1]                                                        NET DELAY        0.712                  4.575  1       
mux_10_i2_3_lut/A->mux_10_i2_3_lut/Z      SLICE_R18C3D       D1_TO_F1_DELAY   0.252                  4.827  1       
n126[1]                                                      NET DELAY        0.000                  4.827  1       
iActive__i1/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_92__i28/Q  (SLICE_R13C6C)
Path End         : clocker/counter_92__i28/D  (SLICE_R13C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{clocker/counter_92__i27/CK   clocker/counter_92__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_92__i28/CK->clocker/counter_92__i28/Q
                                          SLICE_R13C6C       CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[28]                                          NET DELAY        0.882                  4.745  5       
clocker/counter_92_add_4_29/C1->clocker/counter_92_add_4_29/S1
                                          SLICE_R13C6C       C1_TO_F1_DELAY   0.252                  4.997  1       
clocker/n133[28]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_92__i28/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{clocker/counter_92__i27/CK   clocker/counter_92__i28/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_92__i29/Q  (SLICE_R13C6D)
Path End         : clocker/counter_92__i29/D  (SLICE_R13C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{clocker/counter_92__i29/CK   clocker/counter_92__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_92__i29/CK->clocker/counter_92__i29/Q
                                          SLICE_R13C6D       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[29]                                          NET DELAY        0.882                  4.745  5       
clocker/counter_92_add_4_31/C0->clocker/counter_92_add_4_31/S0
                                          SLICE_R13C6D       C0_TO_F0_DELAY   0.252                  4.997  1       
clocker/n133[29]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_92__i29/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{clocker/counter_92__i29/CK   clocker/counter_92__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_92__i30/Q  (SLICE_R13C6D)
Path End         : clocker/counter_92__i30/D  (SLICE_R13C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{clocker/counter_92__i29/CK   clocker/counter_92__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_92__i30/CK->clocker/counter_92__i30/Q
                                          SLICE_R13C6D       CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[30]                                          NET DELAY        0.882                  4.745  5       
clocker/counter_92_add_4_31/C1->clocker/counter_92_add_4_31/S1
                                          SLICE_R13C6D       C1_TO_F1_DELAY   0.252                  4.997  1       
clocker/n133[30]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_92__i30/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
clocker/int_osc                                              NET DELAY        3.084                  3.084  62      
{clocker/counter_92__i29/CK   clocker/counter_92__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



