#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 10 20:55:11 2022
# Process ID: 9212
# Current directory: C:/Users/lab419_oh/Desktop/traffic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21232 C:\Users\lab419_oh\Desktop\traffic\traffic.xpr
# Log file: C:/Users/lab419_oh/Desktop/traffic/vivado.log
# Journal file: C:/Users/lab419_oh/Desktop/traffic\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 10 20:55:32 2022...
rces...
Finished scanning sources
INFO: [Project 1-230] Project 'traffic.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 767.777 ; gain = 151.297
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lab419_oh/Desktop/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lab419_oh/Desktop/traffic/traffic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/fnd_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div1000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frq_div1000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div125.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frq_div125
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frq_div4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_state_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor_state_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sig_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sig_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab419_oh/Desktop/traffic/traffic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 78b0b316c8cd47d783aee4b88e99e031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/lab419_oh/Desktop/traffic/traffic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frq_div125
Compiling module xil_defaultlib.frq_div1000
Compiling module xil_defaultlib.frq_div4
Compiling module xil_defaultlib.sig_counter
Compiling module xil_defaultlib.sig_led
Compiling module xil_defaultlib.fnd_decoder
Compiling module xil_defaultlib.motor_counter
Compiling module xil_defaultlib.motor_control
Compiling module xil_defaultlib.motor_state_led
Compiling module xil_defaultlib.signal
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/lab419_oh/Desktop/traffic/traffic.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 10 20:55:40 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab419_oh/Desktop/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 847.555 ; gain = 22.855
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 847.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 10 20:56:00 2022...
