<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mips19-7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BINtoCDU_BCD.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BINtoCDU_BCD.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BINtoCDU_BCD.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MIPs2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_MIPs2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_MIPs2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MIPs2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_RAM_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_bintocdu_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_divisor_frecuencia_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_latch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="aluDecoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="controlador_io.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisor_frecuecia.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="divisor_frecuecia.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="divisor_frecuecia.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="latch.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mips.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mips.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mips.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mips.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IBS" xil_pn:name="mips.ibs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mips.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mips.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mips.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mips.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mips.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mips.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mips.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mips.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mips.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mips.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mips.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mips.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mips.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mips_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mips_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mips_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mips_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mips_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="mips_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mips_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mips_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mips_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mips_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/mips_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/mips_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545181816" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1545181816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554820990" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1554820990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BIN2CDU_BCD.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="TB-ALU.vhd"/>
      <outfile xil_pn:name="TB_MIPs2.vhd"/>
      <outfile xil_pn:name="TB_PC.vhd"/>
      <outfile xil_pn:name="TB_RAM.vhd"/>
      <outfile xil_pn:name="TB_ROM.vhd"/>
      <outfile xil_pn:name="TB_Registros.vhd"/>
      <outfile xil_pn:name="TB_UnidadControl.vhd"/>
      <outfile xil_pn:name="TB_bintocdu.vhd"/>
      <outfile xil_pn:name="TB_divisor_frecuencia.vhd"/>
      <outfile xil_pn:name="TB_latch.vhd"/>
      <outfile xil_pn:name="Tb_datapath.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="aluDecoder.vhd"/>
      <outfile xil_pn:name="aluPlus4.vhd"/>
      <outfile xil_pn:name="anti_rebote.vhd"/>
      <outfile xil_pn:name="controladorio.vhd"/>
      <outfile xil_pn:name="display_mux.vhd"/>
      <outfile xil_pn:name="divisor_frecuecia.vhd"/>
      <outfile xil_pn:name="hex2led.vhd"/>
      <outfile xil_pn:name="latch.vhd"/>
      <outfile xil_pn:name="mainDecoder.vhd"/>
      <outfile xil_pn:name="mips.vhd"/>
      <outfile xil_pn:name="mux_2_1_32bits.vhd"/>
      <outfile xil_pn:name="mux_2_1_4bits.vhd"/>
      <outfile xil_pn:name="mux_3_1_32bits.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="registros.vhd"/>
      <outfile xil_pn:name="signExtend.vhd"/>
      <outfile xil_pn:name="suma3.vhd"/>
      <outfile xil_pn:name="unidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1554817089" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1554817089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554817089" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1554817089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545181816" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1545181816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1554820990" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1554820990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BIN2CDU_BCD.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="TB-ALU.vhd"/>
      <outfile xil_pn:name="TB_MIPs2.vhd"/>
      <outfile xil_pn:name="TB_PC.vhd"/>
      <outfile xil_pn:name="TB_RAM.vhd"/>
      <outfile xil_pn:name="TB_ROM.vhd"/>
      <outfile xil_pn:name="TB_Registros.vhd"/>
      <outfile xil_pn:name="TB_UnidadControl.vhd"/>
      <outfile xil_pn:name="TB_bintocdu.vhd"/>
      <outfile xil_pn:name="TB_divisor_frecuencia.vhd"/>
      <outfile xil_pn:name="TB_latch.vhd"/>
      <outfile xil_pn:name="Tb_datapath.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="aluDecoder.vhd"/>
      <outfile xil_pn:name="aluPlus4.vhd"/>
      <outfile xil_pn:name="anti_rebote.vhd"/>
      <outfile xil_pn:name="controladorio.vhd"/>
      <outfile xil_pn:name="display_mux.vhd"/>
      <outfile xil_pn:name="divisor_frecuecia.vhd"/>
      <outfile xil_pn:name="hex2led.vhd"/>
      <outfile xil_pn:name="latch.vhd"/>
      <outfile xil_pn:name="mainDecoder.vhd"/>
      <outfile xil_pn:name="mips.vhd"/>
      <outfile xil_pn:name="mux_2_1_32bits.vhd"/>
      <outfile xil_pn:name="mux_2_1_4bits.vhd"/>
      <outfile xil_pn:name="mux_3_1_32bits.vhd"/>
      <outfile xil_pn:name="program_counter.vhd"/>
      <outfile xil_pn:name="registros.vhd"/>
      <outfile xil_pn:name="signExtend.vhd"/>
      <outfile xil_pn:name="suma3.vhd"/>
      <outfile xil_pn:name="unidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1554820997" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1554820990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_MIPs2_beh.prj"/>
      <outfile xil_pn:name="TB_MIPs2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1554820997" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:start_ts="1554820997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_MIPs2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1554813462" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1554813461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562602829" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8775639921399205317" xil_pn:start_ts="1562602829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562602829" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9198839876844497935" xil_pn:start_ts="1562602829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554813462" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1554813462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562602829" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7817464950180996547" xil_pn:start_ts="1562602829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554813462" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1554813462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562602829" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3255178328318026969" xil_pn:start_ts="1562602829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562602847" xil_pn:in_ck="3830487244001910536" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6038660088011950808" xil_pn:start_ts="1562602829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.ngc"/>
      <outfile xil_pn:name="mips.ngr"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.stx"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1554430690" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1554430690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1554818304" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:start_ts="1554818298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mips.bld"/>
      <outfile xil_pn:name="mips.ngd"/>
      <outfile xil_pn:name="mips_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554818310" xil_pn:name="TRANEXT_map_spartan3" xil_pn:start_ts="1554818304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mips.pcf"/>
      <outfile xil_pn:name="mips_map.map"/>
      <outfile xil_pn:name="mips_map.mrp"/>
      <outfile xil_pn:name="mips_map.ncd"/>
      <outfile xil_pn:name="mips_map.ngm"/>
      <outfile xil_pn:name="mips_map.xrpt"/>
      <outfile xil_pn:name="mips_summary.xml"/>
      <outfile xil_pn:name="mips_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554818397" xil_pn:name="TRANEXT_par_spartan3" xil_pn:start_ts="1554818310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mips.ncd"/>
      <outfile xil_pn:name="mips.pad"/>
      <outfile xil_pn:name="mips.par"/>
      <outfile xil_pn:name="mips.ptwx"/>
      <outfile xil_pn:name="mips.unroutes"/>
      <outfile xil_pn:name="mips.xpi"/>
      <outfile xil_pn:name="mips_pad.csv"/>
      <outfile xil_pn:name="mips_pad.txt"/>
      <outfile xil_pn:name="mips_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554818413" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:start_ts="1554818397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mips.bgn"/>
      <outfile xil_pn:name="mips.bit"/>
      <outfile xil_pn:name="mips.drc"/>
      <outfile xil_pn:name="mips.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1545219009" xil_pn:name="TRAN_configureTargetDevice" xil_pn:start_ts="1545219007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:name="TRAN_postParSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1545217171" xil_pn:name="TRAN_createIBISModel" xil_pn:start_ts="1545217167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="mips.ibs"/>
    </transform>
    <transform xil_pn:end_ts="1554818397" xil_pn:name="TRAN_postRouteTrce" xil_pn:start_ts="1554818392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mips.twr"/>
      <outfile xil_pn:name="mips.twx"/>
    </transform>
    <transform xil_pn:end_ts="1554206371" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:start_ts="1554206366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/mips_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/mips_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
