// Seed: 1801658181
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    output tri0 id_4,
    output uwire id_5,
    input wor id_6,
    input uwire id_7,
    output wor id_8
);
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    output uwire id_5#(
        .id_8 (1),
        .id_9 (1),
        .id_10({-1, 1, (-1)}),
        .id_11(1),
        .id_12(1),
        .id_13(-1 - -1)
    ),
    input uwire id_6
);
  always id_12 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_4,
      id_1,
      id_3,
      id_6,
      id_6,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
