*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Fri Dec 16 01:05:22 EET 2022
         ppid/pid : 4732/4742
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/WallaceTree
         logfile  : /home/vlsi/Desktop/WallaceTree/oasys.log.01
         tmpdir   : /tmp/oasys.4732/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/WallaceTree/integrationMult exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/logs exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/rpt exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /home/vlsi/Desktop/WallaceTree/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/WallaceTree/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: multiple packed dimensions are not allowed in this mode of verilog ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[31])  [VLOG-1680]
warning: multiple packed dimensions are not allowed in this mode of verilog ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:13)[23])  [VLOG-1680]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:01(cpu)/0:00:16(wall) 72MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
info:    synthesizing module 'CSA' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[7])  [VLOG-400]
info:    module 'CSA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CSA' (depth 3) (3#7) ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[7])  [VLOG-401]
info:    synthesizing module 'RCA64' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[7])  [VLOG-400]
info:    synthesizing module 'FA' (depth 4) ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[7])  [VLOG-400]
info:    module 'FA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'FA' (depth 4) (4#7) ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[7])  [VLOG-401]
info:    module 'RCA64' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'RCA64' (depth 3) (5#7) ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[7])  [VLOG-401]
info:    module 'mulTree' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'CSA' for 3 instances  [NL-105]
info:    uniquifying module 'CSA' for 5 instances  [NL-105]
info:    uniquifying module 'CSA' for 6 instances  [NL-105]
info:    uniquifying module 'CSA' for 8 instances  [NL-105]
info:    uniquifying module 'FA' for 64 instances  [NL-105]
info:    uniquifying module 'CSA' for 9 instances  [NL-105]
info:    done synthesizing module 'mulTree' (depth 2) (6#7) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-401]
info:    module 'integrationMult' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'registerNbits' for 4 instances  [NL-105]
info:    done synthesizing module 'integrationMult' (depth 1) (7#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:02(cpu)/0:00:17(wall) 110MB(vsz)/357MB(peak)
> write_design /home/vlsi/Desktop/WallaceTree/integrationMult/odb/2_synthesized.odb
info:    design 'integrationMult' has no physical info  [WRITE-120]
warning: WrSdc.. design 'integrationMult' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/WallaceTree/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> #set transition          0.1
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> 
> #set_input_transition    ${transition} [ all_inputs ]
> #set_input_delay 1 [all_inputs]
> #set_output_delay 0.5 [all_outputs]
> 
> set_input_delay -clock vsysclk -rise 0.2 [all_inputs]
> set_output_delay -clock vsysclk -fall 0.5 [all_outputs]
> 
> #set_input_delay -clock vsysclk  1 [all_inputs]
> #set_output_delay -clock vsysclk 0.5 [all_outputs]
> #set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|      64|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|    2112|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+---------------+-----------+------------
                        |               |Area (squm)|Leakage (uW)
------------------------+---------------+-----------+------------
Design Name             |integrationMult|           |            
  Total Instances       |          15608|      21514|     449.447
    Macros              |              0|          0|       0.000
    Pads                |              0|          0|       0.000
    Phys                |              0|          0|       0.000
    Blackboxes          |              0|          0|       0.000
    Cells               |          15608|      21514|     449.447
      Buffers           |              0|          0|       0.000
      Inverters         |           6095|       3243|      87.483
      Clock-Gates       |              4|         16|       0.237
      Combinational     |           7269|      12058|     265.298
      Latches           |           2112|       5618|      86.303
      FlipFlops         |            128|        579|      10.126
       Single-Bit FF    |            128|        579|      10.126
       Multi-Bit FF     |              0|          0|       0.000
       Clock-Gated      |            128|           |            
       Bits             |            128|        579|      10.126
         Load-Enabled   |              0|           |            
         Clock-Gated    |            128|           |            
  Tristate Pin Count    |              0|           |            
Physical Info           |Unplaced       |           |            
  Chip Size (mm x mm)   |               |          0|            
  Fixed Cell Area       |               |          0|            
    Phys Only           |              0|          0|            
  Placeable Area        |               |          0|            
  Movable Cell Area     |               |      21514|            
  Utilization (%)       |               |           |            
  Chip Utilization (%)  |               |           |            
  Total Wire Length (mm)|          0.000|           |            
  Longest Wire (mm)     |               |           |            
  Average Wire (mm)     |               |           |            
------------------------+---------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk reset en inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] }
# group_path -from clk reset en {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk reset en inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] } -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] resu... (message truncated)
# group_path -from clk reset en {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]} -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> all_outputs
> group_path -name R2O -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] result[37] result[36] result[35] result[34] result[33] result[32] result[31] result[30] result[29] result[28] result[27] result[26] result[25] result[24] result[23] result[22] result[21] result[20] result[19] result[18] result[17] result[16] result[15] result[14] result[13] result[12] result[11] result[10] result[9] result[8] result[7] result[6] result[5] result[4] result[3] result[2] result[1] result[0] }
# group_path -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> optimize -virtual
starting optimize at 00:00:03(cpu)/0:00:18(wall) 126MB(vsz)/357MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=4785:  /home/vlsi/Desktop/WallaceTree/oasys.etc.01/oasys.w1.01.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 21440.7squm (#1, 0 secs)
info: optimized 'mulTree__GB3' area changed -549.0squm (x1), total 20891.6squm (#2)
info: optimized 'mulTree__GB0' area changed -6612.0squm (x1), total 14279.7squm (#3)
info: optimized 'mulTree__GB2' area changed -415.0squm (x1), total 13864.7squm (#4)
info: optimized 'mulTree__GB1' area changed -339.4squm (x1), total 13525.3squm (#5)
info: optimized 'mulTree__GB4' area changed -701.2squm (x1), total 12824.1squm (#6)
info: optimized 'integrationMult__GC0' area changed -3.2squm (x1), total 12820.9squm (#7)
info: optimized '<TOP>' area changed 0.0squm (x1), total 12820.9squm (#8, 0 secs)
info: optimized 'mulTree__GB0' area changed 0.0squm (x1), total 12820.9squm (#9)
info: optimized 'mulTree__GB3' area changed -1305.8squm (x1), total 11515.1squm (#10)
info: optimized 'mulTree__GB1' area changed -732.6squm (x1), total 10782.6squm (#11)
info: optimized 'mulTree__GB4' area changed -926.7squm (x1), total 9855.8squm (#12)
info: optimized 'mulTree__GB2' area changed -614.5squm (x1), total 9241.4squm (#13)
info: optimized '<TOP>' area changed 0.0squm (x1), total 9241.4squm (#14, 0 secs)
info: optimized 'mulTree__GB3' area changed 0.0squm (x1), total 9241.4squm (#15)
info: optimized 'mulTree__GB4' area changed -301.1squm (x1), total 8940.3squm (#16)
info: optimized 'mulTree__GB2' area changed -86.2squm (x1), total 8854.1squm (#17)
info: optimized 'mulTree__GB1' area changed 0.0squm (x1), total 8854.1squm (#18)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8854.1squm (#19, 0 secs)
info: optimized 'mulTree__GB2' area changed 0.0squm (x1), total 8854.1squm (#20)
info: optimized 'mulTree__GB4' area changed -82.5squm (x1), total 8771.6squm (#21)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8771.6squm (#22, 0 secs)
info: optimized 'mulTree__GB4' area changed 0.0squm (x1), total 8771.6squm (#23)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8771.6squm (#24, 0 secs)
done optimizing area at 00:01:01(cpu)/0:01:18(wall) 117MB(vsz)/385MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'integrationMult' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 8771.6squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -1528.1ps
info: activated path group I2R @ 1698.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1406.4ps
info: (0) optimizing 'i_0/I1[63]' (path group default) @ -1528.1ps(1/2) (0 secs)
info: (1) optimizing 'i_0/I1[62]' (path group default) @ -510.4ps(1/2) (6 secs)
info: (2) optimizing 'i_0/I1[62]' (path group default) @ -490.2ps(1/2) (0 secs)
info: (3) optimizing 'i_0/I1[62]' (path group default) @ -384.0ps(1/2) (3 secs)
info: (4) optimizing 'i_0/I1[62]' (path group default) @ -383.2ps(1/2) (1 secs)
info: (5) optimizing 'i_0/I1[62]' (path group default) @ -375.9ps(1/2) (1 secs)
info: (6) optimizing 'i_0/I1[63]' (path group default) @ -364.9ps(1/2) (1 secs)
info: (7) optimizing 'i_0/I1[63]' (path group default) @ -363.3ps(1/2) (1 secs)
info: optimization accepted active group hill climbing move (-1244.4/regenerate.G 881.1ps)
info: optimization accepted active group hill climbing move (-365.9/regenerate.Id 2.6ps)
info: (8) optimizing 'i_0/I1[63]' (path group default) @ -1276.5ps(1/2) (18 secs)
info: (9) optimizing 'i_0/I1[63]' (path group default) @ -1271.7ps(1/2) (8 secs)
info: (10) optimizing 'i_0/I1[63]' (path group default) @ -1238.3ps(1/2) (1 secs)
info: (11) optimizing 'i_0/I1[63]' (path group default) @ -1261.6ps(1/2) (6 secs)
info: (12) optimizing 'i_0/I1[63]' (path group default) @ -834.0ps(1/2) (38 secs)
info: (13) optimizing 'i_0/I1[63]' (path group default) @ -816.6ps(1/2) (6 secs)
info: optimization accepted active group hill climbing move (-846.2/regenerate.Id 29.6ps)
info: (14) optimizing 'i_0/I1[63]' (path group default) @ -814.7ps(1/2) (2 secs)
info: (15) optimizing 'i_0/I1[63]' (path group default) @ -809.7ps(1/2) (6 secs)
info: (16) optimizing 'i_0/I1[63]' (path group default) @ -707.3ps(1/2) (19 secs)
info: trying repartition rtl-partition
info: Repartitioning rtl-partition mulTree__GB4 instance multiplier/i_4
info: Repartitioning rtl-partition mulTree__GB2 instance multiplier/i_2
info: Repartitioning rtl-partition mulTree__GB0 instance multiplier/i_0
info: repartitioned rtl for critical pin 'outB/out_reg[31]/D' @ -707.3ps (post repartition slack @ -710.9ps)
info: (17) optimizing 'i_0/I1[63]' (path group default) @ -710.9ps(1/2) (1 secs)
info: (18) optimizing 'i_0/I1[63]' (path group default) @ -706.3ps(1/2) (1 secs)
info: (19) optimizing 'i_0/I1[63]' (path group default) @ -704.7ps(1/2) (0 secs)
info: (20) optimizing 'i_0/I1[63]' (path group default) @ -696.4ps(1/2) (2 secs)
info: (21) optimizing 'i_0/I1[63]' (path group default) @ -680.6ps(1/2) (3 secs)
info: (22) optimizing 'i_0/I1[63]' (path group default) @ -678.5ps(1/2) (1 secs)
info: (23) optimizing 'i_0/I1[63]' (path group default) @ -667.4ps(1/2) (1 secs)
info: (24) optimizing 'i_0/I1[63]' (path group default) @ -662.1ps(1/2) (1 secs)
info: (25) optimizing 'i_0/I1[63]' (path group default) @ -660.8ps(1/2) (4 secs)
info: (26) optimizing 'i_0/I1[63]' (path group default) @ -660.6ps(1/2) (4 secs)
info: (27) optimizing 'i_0/I1[63]' (path group default) @ -660.4ps(1/2) (5 secs)
info: (28) optimizing 'i_0/I1[63]' (path group default) @ -653.9ps(1/2) (11 secs)
info: (29) optimizing 'i_0/I1[63]' (path group default) @ -653.9ps(1/2) (0 secs)
info: (30) optimizing 'i_0/I1[63]' (path group default) @ -653.9ps(1/2) (5 secs)
info: trying repartition rtl-partition
One More Try ...
info: (31) optimizing 'i_0/I1[63]' (path group default) @ -653.9ps(1/2) (2 secs)
info: trying repartition rtl-partition
info: finished path group default @ -653.9ps
info: finished path group R2O @ 1403.7ps
info: finished path group I2R @ 1698.2ps
info: reactivating path groups
info: reactivated path group default @ -653.9ps
info: reactivated path group I2R @ 1698.2ps
info: reactivated path group R2O @ 1403.7ps
info: (32) optimizing 'i_0/I1[63]' (path group default) @ -653.9ps(1/2) (6 secs)
info: trying repartition rtl-partition
One More Try ...
info: (33) optimizing 'i_0/I1[63]' (path group default) @ -653.9ps(1/2) (0 secs)
info: trying repartition rtl-partition
info: finished path group default @ -653.9ps
info: finished path group R2O @ 1403.7ps
info: finished path group I2R @ 1698.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module integrationMult
info: skipped 'integrationMult__GC0' [1] (1#4)
info: optimized 'mulTree__GB1' area recovered 1.1 squm (x1), total 1.1 squm (2#4), 0.17 secs
info: optimized 'mulTree__GB3' area recovered 0.0 squm (x1), total 1.1 squm (3#4), 0.05 secs
info: skipped 'mulTree__GTE0' [1] (4#4)
info: area recovery done, total area reduction: 1.06squm (0.01%), slack: -653.9ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:03:52(cpu)/0:04:16(wall) 146MB(vsz)/425MB(peak)
finished optimize at 00:03:52(cpu)/0:04:16(wall) 146MB(vsz)/425MB(peak)
> write_design /home/vlsi/Desktop/WallaceTree/integrationMult/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: regB/out_reg[1]/Q
    (Clocked by vsysclk R)
Endpoint: outB/out_reg[31]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1961.3
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.7)
Data arrival time: 2615.2
Slack: -653.9
Logic depth: 125
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
regB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
regB/out_reg[1]/CK->Q    DFF_X2#*                rr    160.7    160.7    160.7      0.0      0.0      9.5     90.7     25              /PD_TOP        (1.10)
multiplier/Products/i_5_1/A1->ZN
                         AND2_X4                 rr    196.6     35.9     35.6      0.3     15.3      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/CSA1/i_0_4/A->ZN
                         XNOR2_X2                rr    234.7     38.1     38.1      0.0     11.7      0.3      3.4      1              /PD_TOP        (1.10)
multiplier/CSA1/i_0_5/A->ZN
                         XNOR2_X2*               rr    308.9     74.2     74.2      0.0     21.2      0.8     34.1      3              /PD_TOP        (1.10)
multiplier/CSA10/i_1_12/A->ZN
                         OAI21_X4                rf    328.7     19.8     19.8      0.0     15.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/CSA10/i_1_11/A1->ZN
                         NAND2_X4*               fr    372.5     43.8     43.8      0.0      9.3      1.0     59.5      4              /PD_TOP        (1.10)
multiplier/CSA17/i_1_12/A->ZN
                         INV_X8                  rf    379.3      6.8      6.8      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA17/i_1_20/A1->ZN
                         NAND2_X4                fr    390.6     11.3     11.3      0.0      3.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA17/i_1_21/A1->ZN
                         NAND2_X4                rf    402.7     12.1     12.1      0.0      9.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA17/i_1_10/A1->ZN
                         NAND2_X4                fr    417.9     15.2     15.2      0.0      6.9      0.6      7.6      2              /PD_TOP        (1.10)
multiplier/CSA22/i_0_8/A->ZN
                         XNOR2_X2                rr    455.8     37.9     37.9      0.0     11.2      0.3      3.4      1              /PD_TOP        (1.10)
multiplier/CSA22/i_0_9/A->ZN
                         XNOR2_X2                rr    499.8     44.0     44.0      0.0     21.2      0.5      5.7      2              /PD_TOP        (1.10)
multiplier/CSA25/i_0_7/A->ZN
                         XNOR2_X2                rr    545.2     45.4     45.4      0.0     26.6      0.5      5.7      2              /PD_TOP        (1.10)
multiplier/CSA27/i_1_2/A1->ZN
                         AND2_X4                 rr    594.7     49.5     49.5      0.0     26.6      0.5     28.2      2              /PD_TOP        (1.10)
multiplier/CSA28/i_0_4/A->ZN
                         INV_X8                  rf    601.7      7.0      7.0      0.0     20.5      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA28/i_0_5/B->ZN
                         XNOR2_X2                fr    641.9     40.2     40.2      0.0      3.4      0.5      6.3      2              /PD_TOP        (1.10)
multiplier/CSA29/i_1_1/A1->ZN
                         AND2_X4                 rr    691.8     49.9     49.9      0.0     28.0      0.5     28.2      2              /PD_TOP        (1.10)
multiplier/CSA30/i_0_2/A->ZN
                         INV_X8                  rf    698.8      7.0      7.0      0.0     20.5      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA30/i_0_3/B->ZN
                         XNOR2_X2                ff    736.9     38.1     38.1      0.0      3.4      0.5      6.1      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_10_Full_Adder/i_0_0/A2->ZN
                         AND2_X4                 ff    778.0     41.1     41.1      0.0     12.8      0.5     29.7      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_11_Full_Adder/i_0_3/A->ZN
                         INV_X8                  fr    789.2     11.2     11.2      0.0     11.7      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_11_Full_Adder/i_0_0/B1->ZN
                         AOI21_X4                rf    803.4     14.2     14.2      0.0      5.3      0.6      8.1      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    817.4     14.0     14.0      0.0      9.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    831.8     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_2/A1->ZN
                         NAND2_X4                fr    845.5     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    859.9     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    873.6     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    888.0     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    901.7     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    916.1     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    929.8     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    944.2     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    957.9     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    972.3     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    986.0     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1000.4     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1014.1     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1028.5     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1042.2     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1056.6     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1070.3     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1084.7     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1098.4     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1112.8     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1126.5     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1140.9     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1154.6     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1169.0     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1182.7     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1197.1     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1210.8     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1225.2     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1238.9     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1256.0     17.1     17.1      0.0      9.4      0.8     12.8      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   1282.9     26.9     26.9      0.0     10.3      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   1295.5     12.6     12.6      0.0     21.9      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1308.2     12.7     12.7      0.0      6.5      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1322.6     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1336.3     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1350.7     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1364.4     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1378.8     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1392.5     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1406.9     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1420.6     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1435.0     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1448.7     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1465.8     17.1     17.1      0.0      9.4      0.8     12.8      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   1492.7     26.9     26.9      0.0     10.3      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   1505.3     12.6     12.6      0.0     21.9      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1518.0     12.7     12.7      0.0      6.5      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1532.4     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_2/A1->ZN
                         NAND2_X4                fr   1546.1     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1563.0     16.9     16.9      0.0      9.4      0.8     12.3      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1589.8     26.8     26.8      0.0     10.1      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1607.2     17.4     17.4      0.0     18.1      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1620.9     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1635.3     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1649.0     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4*               rf   1678.2     29.2     29.2      0.0      9.4      0.9     33.9      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1695.2     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1711.8     16.6     16.6      0.0      9.4      0.8     11.9      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 fr   1735.4     23.6     23.6      0.0     10.0      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                rf   1755.7     20.3     20.3      0.0     15.5      0.9     11.8      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1783.4     27.7     27.7      0.0     12.5      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1800.4     17.0     17.0      0.0     18.1      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1814.0     13.6     13.6      0.0      8.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1830.5     16.5     16.5      0.0      9.4      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1857.2     26.7     26.7      0.0      9.9      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1874.2     17.0     17.0      0.0     18.1      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1887.8     13.6     13.6      0.0      8.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1904.3     16.5     16.5      0.0      9.4      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1931.0     26.7     26.7      0.0      9.9      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1950.8     19.8     19.8      0.0     18.1      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1977.5     26.7     26.7      0.0      9.9      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1997.6     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   2024.4     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2038.9     14.5     14.5      0.0     21.9      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   2064.5     25.6     25.6      0.0      7.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   2084.3     19.8     19.8      0.0     18.1      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   2111.0     26.7     26.7      0.0      9.9      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   2131.1     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   2157.9     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2172.6     14.7     14.7      0.0     21.9      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   2198.3     25.7     25.7      0.0      7.4      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2212.8     14.5     14.5      0.0     21.9      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2238.4     25.6     25.6      0.0      7.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2258.5     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2285.3     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4                 rf   2299.8     14.5     14.5      0.0     21.9      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2325.4     25.6     25.6      0.0      7.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2345.2     19.8     19.8      0.0     18.1      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2371.9     26.7     26.7      0.0      9.9      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2392.0     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2418.8     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4                 rf   2433.5     14.7     14.7      0.0     21.9      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2459.2     25.7     25.7      0.0      7.4      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4                 rf   2471.5     12.3     12.3      0.0     21.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_1_1/A1->ZN
                         NAND2_X4                fr   2484.2     12.7     12.7      0.0      6.3      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2498.3     14.1     14.1      0.0      9.4      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_1_1/A1->ZN
                         NAND2_X4                fr   2511.9     13.6     13.6      0.0      8.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2526.0     14.1     14.1      0.0      9.4      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_1_1/A1->ZN
                         NAND2_X4                fr   2539.6     13.6     13.6      0.0      8.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2551.2     11.6     11.6      0.0      9.4      3.5      3.4      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_1/A->ZN
                         XNOR2_X2                ff   2588.7     37.5     37.5      0.0      6.6      3.2      5.3      1              /PD_TOP        (1.10)
outB/i_1_32/A1->ZN       AND2_X4                 ff   2615.2     26.2     26.2      0.0     12.1      0.3      1.4      1              /PD_TOP        (1.10)
outB/out_reg[31]/D       DFF_X1#                  f   2615.2      0.3               0.3      4.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: reset
    (Clocked by vsysclk R)
Endpoint: regA/clk_gate_out_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1914.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.1)
Data arrival time: 216.7
Slack: 1698.2
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
reset                    {set_input_delay}        r    200.0    200.0    200.0                        3.3    113.9      8                                   
regA/i_0_0/A2->ZN        OR2_X4                  rr    216.7     16.6     16.6      0.0      0.0      0.3      1.2      1              /PD_TOP        (1.10)
regA/clk_gate_out_reg/E  CLKGATETST_X2            r    216.7      0.1               0.1      5.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outB/out_reg[30]/Q
    (Clocked by vsysclk R)
Endpoint: result[62]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 96.3
Slack: 1403.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
outB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
outB/out_reg[30]/CK->Q   DFF_X2#                 rf     96.2     96.2     96.2      0.0      0.0      1.5     11.5      1              /PD_TOP        (1.10)
result[62]                                        f     96.3      0.1               0.1     10.4                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|   -653.9
2    |I2R    | 1.000|      0.0|   1698.2
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1403.7
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/WallaceTree/integrationMult/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 184.885000 -bottom 154.885 -top 184.885000
info:    create placement blockage 'blk_top' (0.000000 154.885000) (184.885000 184.885000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 184.885000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (184.885000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 184.885000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 184.885000)  [FP-103]
> create_blockage -name blk_right -type macro -left 154.885 -right 184.885000 -bottom 0 -top 184.885000
info:    create placement blockage 'blk_right' (154.885000 0.000000) (184.885000 184.885000)  [FP-103]
> optimize -place
starting optimize at 00:03:52(cpu)/0:04:16(wall) 147MB(vsz)/425MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
1 paths groups are using slack shift mode, the slacks are shifted to negative 6 gate delay (108.000000ps) 
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 4, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 88.43% average utilization: 55.56%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             95435.82
Average Wire      =                78.23
Longest Wire      =               102.90
Shortest Wire     =                 0.00
WNS               = -664.5ps
info:	placing 131 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
1 paths groups are using slack shift mode, the slacks are shifted to negative 6 gate delay (108.000000ps) 
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 4, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -110 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 90.02% average utilization: 55.71%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =            103394.33
Average Wire      =                84.75
Longest Wire      =               100.80
Shortest Wire     =                47.12
WNS               = -664.3ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ -664.3ps
done optimize placement at 00:04:12(cpu)/0:04:36(wall) 352MB(vsz)/767MB(peak)
finished optimize at 00:04:12(cpu)/0:04:36(wall) 352MB(vsz)/767MB(peak)
> write_design /home/vlsi/Desktop/WallaceTree/integrationMult/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/design.rpt
> report_area > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/area.rpt
> write_verilog /home/vlsi/Desktop/WallaceTree/integrationMult/verilog/demo_integrationMult.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/WallaceTree/integrationMult/verilog/demo_integrationMult.syn.v' for module 'integrationMult'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: regA/out_reg[10]/Q
    (Clocked by vsysclk R)
Endpoint: outB/out_reg[31]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1961.3
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.7)
Data arrival time: 2625.6
Slack: -664.3
Logic depth: 119
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4   185,  139                       
regA/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32   138,  134  /PD_TOP        (1.10)
regA/out_reg[10]/CK->Q   DFF_X1*                 rr    163.7    163.7    163.7      0.0      0.0     12.4     78.2     32   138,  134  /PD_TOP        (1.10)
multiplier/Products/i_10_1/A1->ZN
                         AND2_X4                 rr    201.3     37.6     36.9      0.7     15.3      6.0     13.6      2    85,  111  /PD_TOP        (1.10)
multiplier/CSA3/i_0_97/B->ZN
                         XNOR2_X2                rr    242.0     40.7     39.4      1.3     12.7      0.3      3.4      1   129,   54  /PD_TOP        (1.10)
multiplier/CSA3/i_0_98/A->ZN
                         XNOR2_X2                rr    288.1     46.1     46.1      0.0     21.2      0.5      7.4      2   129,   54  /PD_TOP        (1.10)
multiplier/CSA12/i_0_99/A->ZN
                         XNOR2_X2                rr    358.7     70.6     70.6      0.0     30.6      0.3     25.7      1   129,   54  /PD_TOP        (1.10)
multiplier/CSA12/i_0_24/A->ZN
                         INV_X8                  rf    364.3      5.6      5.6      0.0     72.9      0.5      5.7      2   129,   54  /PD_TOP        (1.10)
multiplier/CSA18/i_0_5/A->ZN
                         XNOR2_X2                fr    427.0     62.7     62.7      0.0      3.6      6.3     17.2      3   129,   54  /PD_TOP        (1.10)
multiplier/CSA22/i_0_14/A->ZN
                         XNOR2_X2                rr    476.3     49.3     48.0      1.3     53.2      0.3      3.4      1    85,  111  /PD_TOP        (1.10)
multiplier/CSA22/i_0_15/A->ZN
                         XNOR2_X2                rr    527.6     51.3     51.3      0.0     21.2      0.8     11.7      3    85,  111  /PD_TOP        (1.10)
multiplier/CSA25/i_0_13/A->ZN
                         XNOR2_X2                rr    576.8     49.2     49.2      0.0     40.6      0.5      5.9      2    85,  111  /PD_TOP        (1.10)
multiplier/CSA27/i_0_11/A->ZN
                         XNOR2_X2                rr    622.3     45.5     45.5      0.0     27.1      0.5      5.7      2    85,  111  /PD_TOP        (1.10)
multiplier/CSA28/i_0_9/A->ZN
                         XNOR2_X2                rr    667.7     45.4     45.4      0.0     26.6      0.5      5.7      2    85,  111  /PD_TOP        (1.10)
multiplier/CSA29/i_1_3/A1->ZN
                         AND2_X4                 rr    717.2     49.5     49.5      0.0     26.6      0.5     28.2      2    85,  111  /PD_TOP        (1.10)
multiplier/CSA30/i_0_6/A->ZN
                         INV_X8                  rf    724.2      7.0      7.0      0.0     20.5      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/CSA30/i_0_7/B->ZN
                         XNOR2_X2                ff    766.4     42.2     42.2      0.0      3.4      0.8      9.9      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_2/A1->ZN
                         OR2_X4                  ff    809.7     43.3     43.3      0.0     16.1      0.3      4.2      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_1/A2->ZN
                         NAND2_X4                fr    825.8     16.1     16.1      0.0      8.2      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    840.2     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_2/A1->ZN
                         NAND2_X4                fr    853.9     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    868.3     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    882.0     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    896.4     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    910.1     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    924.5     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    938.2     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    952.6     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    966.3     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    980.7     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    994.4     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1008.8     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1022.5     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1036.9     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1050.6     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1065.0     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1078.7     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1093.1     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1106.8     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1121.2     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1134.9     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1149.3     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1163.0     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1177.4     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1191.1     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1205.5     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1219.2     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1233.6     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1247.3     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1264.4     17.1     17.1      0.0      9.4      0.8     12.8      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   1291.3     26.9     26.9      0.0     10.3      0.3      4.5      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   1303.9     12.6     12.6      0.0     21.9      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1316.6     12.7     12.7      0.0      6.5      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1331.0     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1344.7     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1359.1     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1372.8     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1387.2     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1400.9     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1415.3     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1429.0     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1443.4     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1457.1     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1474.2     17.1     17.1      0.0      9.4      0.8     12.8      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   1501.1     26.9     26.9      0.0     10.3      0.3      4.5      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   1513.7     12.6     12.6      0.0     21.9      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1526.4     12.7     12.7      0.0      6.5      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1540.8     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_2/A1->ZN
                         NAND2_X4                fr   1554.5     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1571.4     16.9     16.9      0.0      9.4      0.8     12.3      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1598.2     26.8     26.8      0.0     10.1      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1615.6     17.4     17.4      0.0     18.1      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1629.3     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1643.7     14.4     14.4      0.0      9.4      0.5      8.0      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1657.4     13.7     13.7      0.0      8.4      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4*               rf   1686.6     29.2     29.2      0.0      9.4      0.9     33.9      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1703.6     17.0     17.0      0.0     15.3      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1720.2     16.6     16.6      0.0      9.4      0.8     11.9      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 fr   1743.8     23.6     23.6      0.0     10.0      0.3      4.3      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                rf   1764.1     20.3     20.3      0.0     15.5      0.9     11.8      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1791.8     27.7     27.7      0.0     12.5      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1808.8     17.0     17.0      0.0     18.1      0.5      7.4      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1822.4     13.6     13.6      0.0      8.2      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1838.9     16.5     16.5      0.0      9.4      0.8     11.7      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1865.6     26.7     26.7      0.0      9.9      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1882.6     17.0     17.0      0.0     18.1      0.5      7.4      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1896.2     13.6     13.6      0.0      8.2      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1912.7     16.5     16.5      0.0      9.4      0.8     11.7      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1939.4     26.7     26.7      0.0      9.9      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1959.2     19.8     19.8      0.0     18.1      0.8     11.7      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1985.9     26.7     26.7      0.0      9.9      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   2006.0     20.1     20.1      0.0     18.1      0.8     12.2      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   2032.8     26.8     26.8      0.0     10.1      0.3      4.5      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2047.3     14.5     14.5      0.0     21.9      0.8     11.7      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   2072.9     25.6     25.6      0.0      7.3      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   2092.7     19.8     19.8      0.0     18.1      0.8     11.7      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   2119.4     26.7     26.7      0.0      9.9      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   2139.5     20.1     20.1      0.0     18.1      0.8     12.2      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   2166.3     26.8     26.8      0.0     10.1      0.3      4.5      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2181.0     14.7     14.7      0.0     21.9      0.8     12.2      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   2206.7     25.7     25.7      0.0      7.4      0.3      4.5      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2221.2     14.5     14.5      0.0     21.9      0.8     11.7      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2246.8     25.6     25.6      0.0      7.3      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2266.9     20.1     20.1      0.0     18.1      0.8     12.2      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2293.7     26.8     26.8      0.0     10.1      0.3      4.5      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4                 rf   2308.2     14.5     14.5      0.0     21.9      0.8     11.7      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2333.8     25.6     25.6      0.0      7.3      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2353.6     19.8     19.8      0.0     18.1      0.8     11.7      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2380.3     26.7     26.7      0.0      9.9      0.3      4.1      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2400.4     20.1     20.1      0.0     18.1      0.8     12.2      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2427.2     26.8     26.8      0.0     10.1      0.3      4.5      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4                 rf   2441.9     14.7     14.7      0.0     21.9      0.8     12.2      3    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2467.6     25.7     25.7      0.0      7.4      0.3      4.5      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4                 rf   2479.9     12.3     12.3      0.0     21.9      0.5      7.4      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_1_1/A1->ZN
                         NAND2_X4                fr   2492.6     12.7     12.7      0.0      6.3      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2506.7     14.1     14.1      0.0      9.4      0.5      7.4      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_1_1/A1->ZN
                         NAND2_X4                fr   2520.3     13.6     13.6      0.0      8.2      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2534.4     14.1     14.1      0.0      9.4      0.5      7.4      2    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_1_1/A1->ZN
                         NAND2_X4                fr   2548.0     13.6     13.6      0.0      8.2      0.3      4.0      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2559.6     11.6     11.6      0.0      9.4      4.5      3.4      1    85,  111  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_1/A->ZN
                         XNOR2_X2                ff   2598.2     38.6     38.6      0.0      6.6      4.2      6.3      1    85,  111  /PD_TOP        (1.10)
outB/i_1_32/A1->ZN       AND2_X4                 ff   2625.6     26.7     26.7      0.0     13.0      0.3      1.4      1   138,  134  /PD_TOP        (1.10)
outB/out_reg[31]/D       DFF_X1#                  f   2625.6      0.7               0.7      4.8                            138,  134  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: reset
    (Clocked by vsysclk R)
Endpoint: regA/clk_gate_out_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1914.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.1)
Data arrival time: 216.9
Slack: 1698.0
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
reset                    {set_input_delay}        r    200.0    200.0    200.0                        4.7    115.3      8   137,  185                       
regA/i_0_0/A2->ZN        OR2_X4                  rr    216.9     16.6     16.6      0.0      0.0      0.3      1.2      1   138,  134  /PD_TOP        (1.10)
regA/clk_gate_out_reg/E  CLKGATETST_X2            r    216.9      0.3               0.3      5.2                            138,  134  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outB/out_reg[30]/Q
    (Clocked by vsysclk R)
Endpoint: result[62]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 97.8
Slack: 1402.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4   185,  139                       
outB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32   138,  134  /PD_TOP        (1.10)
outB/out_reg[30]/CK->Q   DFF_X2#                 rf     97.4     97.4     97.4      0.0      0.0      3.2     13.2      1   138,  134  /PD_TOP        (1.10)
result[62]                                        f     97.8      0.4               0.4     11.1                            132,  185                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> source scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/WallaceTree/integrationMult exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/logs exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/rpt exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /home/vlsi/Desktop/WallaceTree/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/WallaceTree/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: multiple packed dimensions are not allowed in this mode of verilog ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[31])  [VLOG-1680]
warning: multiple packed dimensions are not allowed in this mode of verilog ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:13)[23])  [VLOG-1680]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:04:14(cpu)/0:07:49(wall) 330MB(vsz)/767MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
info:    synthesizing module 'CSA' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[7])  [VLOG-400]
info:    module 'CSA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CSA' (depth 3) (3#7) ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[7])  [VLOG-401]
info:    synthesizing module 'RCA64' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[7])  [VLOG-400]
info:    synthesizing module 'FA' (depth 4) ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[7])  [VLOG-400]
info:    module 'FA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'FA' (depth 4) (4#7) ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[7])  [VLOG-401]
info:    module 'RCA64' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'RCA64' (depth 3) (5#7) ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[7])  [VLOG-401]
info:    module 'mulTree' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'CSA' for 3 instances  [NL-105]
info:    uniquifying module 'CSA' for 5 instances  [NL-105]
info:    uniquifying module 'CSA' for 6 instances  [NL-105]
info:    uniquifying module 'CSA' for 8 instances  [NL-105]
info:    uniquifying module 'FA' for 64 instances  [NL-105]
info:    uniquifying module 'CSA' for 9 instances  [NL-105]
info:    done synthesizing module 'mulTree' (depth 2) (6#7) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-401]
info:    module 'integrationMult' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'registerNbits' for 4 instances  [NL-105]
info:    done synthesizing module 'integrationMult' (depth 1) (7#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:04:15(cpu)/0:07:50(wall) 350MB(vsz)/767MB(peak)
> write_design /home/vlsi/Desktop/WallaceTree/integrationMult/odb/2_synthesized.odb
info:    design 'integrationMult' has no physical info  [WRITE-120]
warning: WrSdc.. design 'integrationMult' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/WallaceTree/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> #set transition          0.1
> set io_clock_period     3
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> 
> #set_input_transition    ${transition} [ all_inputs ]
> #set_input_delay 1 [all_inputs]
> #set_output_delay 0.5 [all_outputs]
> 
> set_input_delay -clock vsysclk -rise 0.2 [all_inputs]
> set_output_delay -clock vsysclk -fall 0.5 [all_outputs]
> 
> #set_input_delay -clock vsysclk  1 [all_inputs]
> #set_output_delay -clock vsysclk 0.5 [all_outputs]
> #set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|      64|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|    2112|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+---------------+-----------+------------
                        |               |Area (squm)|Leakage (uW)
------------------------+---------------+-----------+------------
Design Name             |integrationMult|           |            
  Total Instances       |          15608|      21514|     449.447
    Macros              |              0|          0|       0.000
    Pads                |              0|          0|       0.000
    Phys                |              0|          0|       0.000
    Blackboxes          |              0|          0|       0.000
    Cells               |          15608|      21514|     449.447
      Buffers           |              0|          0|       0.000
      Inverters         |           6095|       3243|      87.483
      Clock-Gates       |              4|         16|       0.237
      Combinational     |           7269|      12058|     265.298
      Latches           |           2112|       5618|      86.303
      FlipFlops         |            128|        579|      10.126
       Single-Bit FF    |            128|        579|      10.126
       Multi-Bit FF     |              0|          0|       0.000
       Clock-Gated      |            128|           |            
       Bits             |            128|        579|      10.126
         Load-Enabled   |              0|           |            
         Clock-Gated    |            128|           |            
  Tristate Pin Count    |              0|           |            
Physical Info           |Unplaced       |           |            
  Chip Size (mm x mm)   |               |          0|            
  Fixed Cell Area       |               |          0|            
    Phys Only           |              0|          0|            
  Placeable Area        |               |          0|            
  Movable Cell Area     |               |      21514|            
  Utilization (%)       |               |           |            
  Chip Utilization (%)  |               |           |            
  Total Wire Length (mm)|          0.000|           |            
  Longest Wire (mm)     |               |           |            
  Average Wire (mm)     |               |           |            
------------------------+---------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk reset en inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] }
# group_path -from clk reset en {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk reset en inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] } -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] resu... (message truncated)
# group_path -from clk reset en {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]} -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> all_outputs
> group_path -name R2O -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] result[37] result[36] result[35] result[34] result[33] result[32] result[31] result[30] result[29] result[28] result[27] result[26] result[25] result[24] result[23] result[22] result[21] result[20] result[19] result[18] result[17] result[16] result[15] result[14] result[13] result[12] result[11] result[10] result[9] result[8] result[7] result[6] result[5] result[4] result[3] result[2] result[1] result[0] }
# group_path -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> optimize -virtual
starting optimize at 00:04:16(cpu)/0:07:51(wall) 356MB(vsz)/767MB(peak)
Log file for child PID=5105:  /home/vlsi/Desktop/WallaceTree/oasys.etc.01/oasys.w1.01.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 21440.7squm (#1, 0 secs)
info: optimized 'mulTree__GB3' area changed -549.0squm (x1), total 20891.6squm (#2)
info: optimized 'mulTree__GB0' area changed -6612.0squm (x1), total 14279.7squm (#3)
info: optimized 'mulTree__GB2' area changed -415.0squm (x1), total 13864.7squm (#4)
info: optimized 'mulTree__GB1' area changed -339.4squm (x1), total 13525.3squm (#5)
info: optimized 'mulTree__GB4' area changed -701.2squm (x1), total 12824.1squm (#6)
info: optimized 'integrationMult__GC0' area changed -3.2squm (x1), total 12820.9squm (#7)
info: optimized '<TOP>' area changed 0.0squm (x1), total 12820.9squm (#8, 0 secs)
info: optimized 'mulTree__GB0' area changed 0.0squm (x1), total 12820.9squm (#9)
info: optimized 'mulTree__GB3' area changed -1305.8squm (x1), total 11515.1squm (#10)
info: optimized 'mulTree__GB1' area changed -732.6squm (x1), total 10782.6squm (#11)
info: optimized 'mulTree__GB4' area changed -926.7squm (x1), total 9855.8squm (#12)
info: optimized 'mulTree__GB2' area changed -614.5squm (x1), total 9241.4squm (#13)
info: optimized '<TOP>' area changed 0.0squm (x1), total 9241.4squm (#14, 0 secs)
info: optimized 'mulTree__GB3' area changed 0.0squm (x1), total 9241.4squm (#15)
info: optimized 'mulTree__GB4' area changed -301.1squm (x1), total 8940.3squm (#16)
info: optimized 'mulTree__GB2' area changed -86.2squm (x1), total 8854.1squm (#17)
info: optimized 'mulTree__GB1' area changed 0.0squm (x1), total 8854.1squm (#18)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8854.1squm (#19, 0 secs)
info: optimized 'mulTree__GB2' area changed 0.0squm (x1), total 8854.1squm (#20)
info: optimized 'mulTree__GB4' area changed -82.5squm (x1), total 8771.6squm (#21)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8771.6squm (#22, 0 secs)
info: optimized 'mulTree__GB4' area changed 0.0squm (x1), total 8771.6squm (#23)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8771.6squm (#24, 0 secs)
done optimizing area at 00:05:06(cpu)/0:08:43(wall) 357MB(vsz)/767MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'integrationMult' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 8771.6squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -528.1ps
info: activated path group I2R @ 2698.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 2406.4ps
info: (0) optimizing 'i_0/I1[63]' (path group default) @ -528.1ps(1/2) (1 secs)
info: finished path group default @ 31.4ps
info: finished path group R2O @ 2406.4ps
info: finished path group I2R @ 2698.2ps
info: reactivating path groups
info: reactivated path group default @ 31.4ps
info: reactivated path group I2R @ 2698.2ps
info: reactivated path group R2O @ 2406.4ps
info: finished path group default @ 31.4ps
info: finished path group R2O @ 2406.4ps
info: finished path group I2R @ 2698.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module integrationMult
info: optimized 'integrationMult__GC0' area recovered 0.0 squm (x1), total 0.0 squm (1#6), 0.00 secs
info: optimized 'mulTree__GB0' area recovered 0.0 squm (x1), total 0.0 squm (2#6), 0.04 secs
info: optimized 'mulTree__GB1' area recovered 0.0 squm (x1), total 0.0 squm (3#6), 0.05 secs
info: optimized 'mulTree__GB2' area recovered 0.5 squm (x1), total 0.5 squm (4#6), 0.19 secs
info: optimized 'mulTree__GB3' area recovered 0.0 squm (x1), total 0.5 squm (5#6), 0.05 secs
info: optimized 'mulTree__GB4' area recovered 3.7 squm (x1), total 4.3 squm (6#6), 0.23 secs
info: area recovery done, total area reduction: 4.26squm (0.05%), slack: 26.9ps (-4.5ps) (0 secs / 0.0%)
done optimizing virtual at 00:05:09(cpu)/0:08:47(wall) 368MB(vsz)/767MB(peak)
finished optimize at 00:05:09(cpu)/0:08:47(wall) 368MB(vsz)/767MB(peak)
> write_design /home/vlsi/Desktop/WallaceTree/integrationMult/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: regB/out_reg[8]/Q
    (Clocked by vsysclk R)
Endpoint: outB/out_reg[31]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 2969.2
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.8)
Data arrival time: 2942.3
Slack: 26.9
Logic depth: 126
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
regB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
regB/out_reg[8]/CK->Q    DFF_X1*                 rr    149.7    149.7    149.7      0.0      0.0      2.6     38.1      4              /PD_TOP        (1.10)
multiplier/Products/i_0_1097/A1->ZN
                         AND2_X4*                rr    203.1     53.3     53.3      0.0     15.3      3.0     40.2      4              /PD_TOP        (1.10)
multiplier/CSA0/i_0_161/A->ZN
                         INV_X8                  rf    210.0      6.9      6.8      0.1     15.3      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA0/i_0_160/A1->ZN
                         NAND2_X4                fr    224.0     14.0     14.0      0.0      3.4      0.6      8.3      2              /PD_TOP        (1.10)
multiplier/CSA0/i_0_116/A1->ZN
                         NAND2_X4                rf    236.8     12.8     12.8      0.0     11.6      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA0/i_0_115/A1->ZN
                         NAND2_X4                fr    249.7     12.9     12.9      0.0      6.9      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA0/i_0_113/A1->ZN
                         NAND2_X4                rf    266.7     17.0     17.0      0.0      9.4      0.8     12.5      3              /PD_TOP        (1.10)
multiplier/CSA10/i_0_115/B->ZN
                         XNOR2_X2                ff    305.8     39.1     39.1      0.0     10.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA10/i_0_114/B->ZN
                         XNOR2_X2                fr    365.1     59.3     59.3      0.0     11.0      0.8     12.5      3              /PD_TOP        (1.10)
multiplier/CSA17/i_0_139/B->ZN
                         XNOR2_X2                rr    411.6     46.5     46.5      0.0     42.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA17/i_0_138/B->ZN
                         XNOR2_X2                rr    464.6     53.0     53.0      0.0     22.6      0.8     12.5      3              /PD_TOP        (1.10)
multiplier/CSA22/i_0_181/B->ZN
                         XNOR2_X2                rr    511.1     46.5     46.5      0.0     42.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA22/i_0_180/B->ZN
                         XNOR2_X2                rr    564.1     53.0     53.0      0.0     22.6      0.8     12.5      3              /PD_TOP        (1.10)
multiplier/CSA25/i_0_170/B->ZN
                         XNOR2_X2                rr    610.6     46.5     46.5      0.0     42.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA25/i_0_169/B->ZN
                         XNOR2_X2                rr    658.5     47.9     47.9      0.0     22.6      2.8      8.3      2              /PD_TOP        (1.10)
multiplier/CSA27/i_0_0/A->Z
                         XOR2_X2                 rr    720.2     61.7     61.5      0.2     32.6      0.5      5.9      2              /PD_TOP        (1.10)
multiplier/CSA28/i_0_0/A->Z
                         XOR2_X2                 rr    781.2     61.0     61.0      0.0     30.1      0.5      5.9      2              /PD_TOP        (1.10)
multiplier/CSA29/i_0_133/A->Z
                         XOR2_X2                 rr    842.2     61.0     61.0      0.0     30.1      0.5      5.9      2              /PD_TOP        (1.10)
multiplier/CSA30/i_0_69/A->Z
                         XOR2_X2                 rr    903.7     61.5     61.5      0.0     30.1      0.5      6.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_10_Full_Adder/i_0_0/A1->ZN
                         AND2_X4                 rr    943.9     40.2     40.2      0.0     30.5      0.8     11.9      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_11_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf    952.9      9.0      9.0      0.0     11.8      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_11_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr    988.2     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf    999.0     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1034.3     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1045.1     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1080.4     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1091.2     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1126.5     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1137.3     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1172.6     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1183.4     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1218.7     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1229.5     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1264.8     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1275.6     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1310.9     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1321.7     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1357.0     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1367.8     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1403.1     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1413.9     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1449.2     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1460.0     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1495.3     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1506.1     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1541.4     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1552.2     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1587.5     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1598.3     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1633.6     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1644.4     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1679.7     35.3     35.3      0.0      5.6      0.8     12.0      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1690.5     10.8     10.8      0.0     27.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1726.1     35.6     35.6      0.0      5.6      0.9     12.3      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1744.3     18.2     18.2      0.0     27.6      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1777.1     32.8     32.8      0.0      7.8      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1794.9     17.8     17.8      0.0     24.6      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1827.7     32.8     32.8      0.0      7.8      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1845.5     17.8     17.8      0.0     24.6      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1878.3     32.8     32.8      0.0      7.8      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1896.1     17.8     17.8      0.0     24.6      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1928.9     32.8     32.8      0.0      7.8      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1946.7     17.8     17.8      0.0     24.6      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1979.5     32.8     32.8      0.0      7.8      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1997.3     17.8     17.8      0.0     24.6      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   2030.1     32.8     32.8      0.0      7.8      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   2047.9     17.8     17.8      0.0     24.6      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   2074.5     26.6     26.6      0.0      7.8      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2089.3     14.8     14.8      0.0     19.0      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2104.4     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2117.0     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2132.1     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2144.7     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2159.8     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2172.4     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2187.5     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2200.1     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2215.2     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2227.8     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2242.9     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2255.5     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2270.6     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2283.2     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2298.3     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2310.9     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2326.0     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2338.6     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2353.7     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2366.3     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2381.4     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2394.0     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2409.1     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2421.7     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2436.8     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2449.4     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2464.5     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2477.1     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2492.2     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2504.8     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2519.9     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2532.5     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2547.6     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2560.2     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2575.3     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2587.9     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2603.0     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2615.6     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2630.7     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2643.3     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2658.4     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2671.0     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2686.1     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2698.7     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2713.8     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2726.4     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2741.5     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2754.1     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2769.2     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2781.8     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2796.9     15.1     15.1      0.0      6.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2809.5     12.6     12.6      0.0     11.1      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2827.3     17.8     17.8      0.0      6.9      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                rf   2842.4     15.1     15.1      0.0     13.4      0.3      4.2      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_0_0/A2->ZN
                         NAND2_X4*               fr   2875.3     32.9     32.9      0.0      9.4      2.8     29.9      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_0/A->ZN
                         INV_X8                  rf   2882.2      6.9      6.9      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_3/A1->ZN
                         AOI22_X4                fr   2911.4     29.2     29.2      0.0      3.5      2.2      4.3      1              /PD_TOP        (1.10)
outB/i_0_33/A1->ZN       AND2_X4                 rr   2942.3     30.8     30.8      0.0     24.9      0.3      1.4      1              /PD_TOP        (1.10)
outB/out_reg[31]/D       DFF_X1                   r   2942.3      0.1               0.1      6.3                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: reset
    (Clocked by vsysclk R)
Endpoint: regA/clk_gate_out_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 2914.9
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.1)
Data arrival time: 216.7
Slack: 2698.2
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
reset                    {set_input_delay}        r    200.0    200.0    200.0                        3.3    113.9      8                                   
regA/i_0_0/A2->ZN        OR2_X4                  rr    216.7     16.6     16.6      0.0      0.0      0.3      1.2      1              /PD_TOP        (1.10)
regA/clk_gate_out_reg/E  CLKGATETST_X2            r    216.7      0.1               0.1      5.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outB/out_reg[31]/Q
    (Clocked by vsysclk R)
Endpoint: result[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 2500.0
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 93.6
Slack: 2406.4
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
outB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
outB/out_reg[31]/CK->Q   DFF_X1                  rf     93.5     93.5     93.5      0.0      0.0      1.5     11.5      1              /PD_TOP        (1.10)
result[63]                                        f     93.6      0.1               0.1     15.6                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|     26.9
2    |I2R    | 1.000|      0.0|   2698.2
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   2406.4
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/WallaceTree/integrationMult/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 181.270000 -bottom 151.27 -top 181.270000
info:    create placement blockage 'blk_top' (0.000000 151.270000) (181.270000 181.270000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 181.270000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (181.270000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 181.270000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 181.270000)  [FP-103]
> create_blockage -name blk_right -type macro -left 151.27 -right 181.270000 -bottom 0 -top 181.270000
info:    create placement blockage 'blk_right' (151.270000 0.000000) (181.270000 181.270000)  [FP-103]
> optimize -place
starting optimize at 00:05:10(cpu)/0:08:47(wall) 368MB(vsz)/767MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 6, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 22 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 22 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 22 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 22 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 22 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 22 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 22 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 22 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 51.26%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =            147770.39
Average Wire      =                87.59
Longest Wire      =               152.60
Shortest Wire     =                 0.00
WNS               = 6.4ps
info:	placing 131 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 6, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 24 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 24 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 24 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 24 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 24 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 23 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 23 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 23 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 96.68% average utilization: 53.83%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =            135261.69
Average Wire      =                80.18
Longest Wire      =               130.90
Shortest Wire     =                43.40
WNS               = 12.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 12.2ps
done optimize placement at 00:05:51(cpu)/0:09:29(wall) 357MB(vsz)/771MB(peak)
finished optimize at 00:05:51(cpu)/0:09:29(wall) 357MB(vsz)/771MB(peak)
> write_design /home/vlsi/Desktop/WallaceTree/integrationMult/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/design.rpt
> report_area > /home/vlsi/Desktop/WallaceTree/integrationMult/rpt/area.rpt
> write_verilog /home/vlsi/Desktop/WallaceTree/integrationMult/verilog/demo_integrationMult.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/WallaceTree/integrationMult/verilog/demo_integrationMult.syn.v' for module 'integrationMult'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: regB/out_reg[8]/Q
    (Clocked by vsysclk R)
Endpoint: outB/out_reg[31]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 2969.2
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.8)
Data arrival time: 2957.0
Slack: 12.2
Logic depth: 126
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4   139,    0                       
regB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32   131,   47  /PD_TOP        (1.10)
regB/out_reg[8]/CK->Q    DFF_X1*                 rr    150.0    150.0    150.0      0.0      0.0      3.2     38.7      4   131,   47  /PD_TOP        (1.10)
multiplier/Products/i_0_1097/A1->ZN
                         AND2_X4*                rr    203.8     53.6     53.6      0.0     15.3      3.8     41.0      4   121,   80  /PD_TOP        (1.10)
multiplier/CSA0/i_0_161/A->ZN
                         INV_X8                  rf    211.0      7.2      6.8      0.4     15.3      0.3      4.0      1   127,  127  /PD_TOP        (1.10)
multiplier/CSA0/i_0_160/A1->ZN
                         NAND2_X4                fr    225.0     14.0     14.0      0.0      3.4      0.6      8.3      2   127,  127  /PD_TOP        (1.10)
multiplier/CSA0/i_0_116/A1->ZN
                         NAND2_X4                rf    237.8     12.8     12.8      0.0     11.6      0.3      4.0      1   127,  127  /PD_TOP        (1.10)
multiplier/CSA0/i_0_115/A1->ZN
                         NAND2_X4                fr    250.7     12.9     12.9      0.0      6.9      0.3      4.0      1   127,  127  /PD_TOP        (1.10)
multiplier/CSA0/i_0_113/A1->ZN
                         NAND2_X4                rf    267.7     17.0     17.0      0.0      9.4      0.8     12.5      3   127,  127  /PD_TOP        (1.10)
multiplier/CSA10/i_0_115/B->ZN
                         XNOR2_X2                ff    306.8     39.1     39.1      0.0     10.2      0.3      4.0      1   127,  127  /PD_TOP        (1.10)
multiplier/CSA10/i_0_114/B->ZN
                         XNOR2_X2                fr    366.1     59.3     59.3      0.0     11.0      0.8     12.5      3   127,  127  /PD_TOP        (1.10)
multiplier/CSA17/i_0_139/B->ZN
                         XNOR2_X2                rr    412.6     46.5     46.5      0.0     42.4      0.3      4.0      1   127,  127  /PD_TOP        (1.10)
multiplier/CSA17/i_0_138/B->ZN
                         XNOR2_X2                rr    465.6     53.0     53.0      0.0     22.6      0.8     12.5      3   127,  127  /PD_TOP        (1.10)
multiplier/CSA22/i_0_181/B->ZN
                         XNOR2_X2                rr    512.1     46.5     46.5      0.0     42.4      0.3      4.0      1   127,  127  /PD_TOP        (1.10)
multiplier/CSA22/i_0_180/B->ZN
                         XNOR2_X2                rr    565.1     53.0     53.0      0.0     22.6      0.8     12.5      3   127,  127  /PD_TOP        (1.10)
multiplier/CSA25/i_0_170/B->ZN
                         XNOR2_X2                rr    611.6     46.5     46.5      0.0     42.4      0.3      4.0      1   127,  127  /PD_TOP        (1.10)
multiplier/CSA25/i_0_169/B->ZN
                         XNOR2_X2                rr    665.5     53.9     53.9      0.0     22.6      7.7     13.2      2   127,  127  /PD_TOP        (1.10)
multiplier/CSA27/i_0_0/A->Z
                         XOR2_X2                 rr    730.7     65.2     63.1      2.1     44.0      0.5      5.9      2    65,   59  /PD_TOP        (1.10)
multiplier/CSA28/i_0_0/A->Z
                         XOR2_X2                 rr    791.7     61.0     61.0      0.0     30.1      0.5      5.9      2    65,   59  /PD_TOP        (1.10)
multiplier/CSA29/i_0_133/A->Z
                         XOR2_X2                 rr    852.7     61.0     61.0      0.0     30.1      0.5      5.9      2    65,   59  /PD_TOP        (1.10)
multiplier/CSA30/i_0_69/A->Z
                         XOR2_X2                 rr    914.2     61.5     61.5      0.0     30.1      0.5      6.0      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_10_Full_Adder/i_0_0/A1->ZN
                         AND2_X4                 rr    954.4     40.2     40.2      0.0     30.5      0.8     11.9      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_11_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf    963.4      9.0      9.0      0.0     11.8      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_11_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr    998.7     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1009.5     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1044.8     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1055.6     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1090.9     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1101.7     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1137.0     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1147.8     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1183.1     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1193.9     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1229.2     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1240.0     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1275.3     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1286.1     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1321.4     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1332.2     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1367.5     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1378.3     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1413.6     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1424.4     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1459.7     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1470.5     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1505.8     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1516.6     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1551.9     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1562.7     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1598.0     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1608.8     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1644.1     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1654.9     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1690.2     35.3     35.3      0.0      5.6      0.8     12.0      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_1/A1->ZN
                         NOR2_X4                 rf   1701.0     10.8     10.8      0.0     27.3      0.3      4.3      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                fr   1736.6     35.6     35.6      0.0      5.6      0.9     12.3      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1754.8     18.2     18.2      0.0     27.6      0.3      4.5      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1787.6     32.8     32.8      0.0      7.8      0.8     12.2      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1805.4     17.8     17.8      0.0     24.6      0.3      4.5      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1838.2     32.8     32.8      0.0      7.8      0.8     12.2      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1856.0     17.8     17.8      0.0     24.6      0.3      4.5      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1888.8     32.8     32.8      0.0      7.8      0.8     12.2      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1906.6     17.8     17.8      0.0     24.6      0.3      4.5      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1939.4     32.8     32.8      0.0      7.8      0.8     12.2      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   1957.2     17.8     17.8      0.0     24.6      0.3      4.5      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   1990.0     32.8     32.8      0.0      7.8      0.8     12.2      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   2007.8     17.8     17.8      0.0     24.6      0.3      4.5      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   2040.6     32.8     32.8      0.0      7.8      0.8     12.2      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                rf   2058.4     17.8     17.8      0.0     24.6      0.3      4.5      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 fr   2085.0     26.6     26.6      0.0      7.8      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2099.8     14.8     14.8      0.0     19.0      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2114.9     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2127.5     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2142.6     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2155.2     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2170.3     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2182.9     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2198.0     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2210.6     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2225.7     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2238.3     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2253.4     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2266.0     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2281.1     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2293.7     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2308.8     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2321.4     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2336.5     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2349.1     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2364.2     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2376.8     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2391.9     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2404.5     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2419.6     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2432.2     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2447.3     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2459.9     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2475.0     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2487.6     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2502.7     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2515.3     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2530.4     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2543.0     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2558.1     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2570.7     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2585.8     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2598.4     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2613.5     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2626.1     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2641.2     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2653.8     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2668.9     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2681.5     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2696.6     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2709.2     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2724.3     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2736.9     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2752.0     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2764.6     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2779.7     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2792.3     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2807.4     15.1     15.1      0.0      6.9      0.5      7.4      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                rf   2820.0     12.6     12.6      0.0     11.1      0.3      4.0      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                fr   2837.8     17.8     17.8      0.0      6.9      0.8     11.7      3    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                rf   2852.9     15.1     15.1      0.0     13.4      0.3      4.2      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_0_0/A2->ZN
                         NAND2_X4*               fr   2885.8     32.9     32.9      0.0      9.4      5.0     29.9      2    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_0/A->ZN
                         INV_X8                  rf   2892.7      6.9      6.9      0.0     15.3      0.3      4.4      1    65,   59  /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_3/A1->ZN
                         AOI22_X4                fr   2924.7     32.0     32.0      0.0      3.5      4.4      6.5      1    65,   59  /PD_TOP        (1.10)
outB/i_0_33/A1->ZN       AND2_X4                 rr   2957.0     31.5     31.5      0.0     27.4      0.3      1.4      1   131,   47  /PD_TOP        (1.10)
outB/out_reg[31]/D       DFF_X1                   r   2957.0      0.8               0.8      6.3                            131,   47  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: reset
    (Clocked by vsysclk R)
Endpoint: regA/clk_gate_out_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 2914.9
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.1)
Data arrival time: 217.0
Slack: 2697.9
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
reset                    {set_input_delay}        r    200.0    200.0    200.0                        4.9    115.4      8   181,   43                       
regA/i_0_0/A2->ZN        OR2_X4                  rr    217.0     16.6     16.6      0.0      0.0      0.3      1.2      1   131,   47  /PD_TOP        (1.10)
regA/clk_gate_out_reg/E  CLKGATETST_X2            r    217.0      0.4               0.4      5.2                            131,   47  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outB/out_reg[31]/Q
    (Clocked by vsysclk R)
Endpoint: result[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 2500.0
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 96.3
Slack: 2403.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4   139,    0                       
outB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32   131,   47  /PD_TOP        (1.10)
outB/out_reg[31]/CK->Q   DFF_X1                  rf     95.9     95.9     95.9      0.0      0.0      3.4     13.4      1   131,   47  /PD_TOP        (1.10)
result[63]                                        f     96.3      0.4               0.4     17.3                            143,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+-----------+--------------------+---------------------+-------------------+-----------------
     | Instance  | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+-----------+--------------------+---------------------+-------------------+-----------------
1    |*multiplier|         1136.111816|          3557.224121|         184.568222|      4877.904297
2    |*regA      |           36.706448|            65.689850|           3.429893|       105.826195
3    |*regB      |           36.710052|            72.788345|           3.429893|       112.928299
4    |*outB      |           47.828793|            44.220417|           3.451331|        95.500534
5    |*outA      |           31.258236|            30.661789|           3.429893|        65.349915
6    |           |                    |                     |                   |                 
7    |*TOTAL     |         1288.615356|          3770.584473|         198.309219|      5257.509277
-----+-----------+--------------------+---------------------+-------------------+-----------------
> report_area
Report Instance Areas: 
-----+---------------------------+------------------+-----+---------
     |Instance                   |Module            |Cells|Cell Area
-----+---------------------------+------------------+-----+---------
1    |top                        |                  | 7557|     8825
2    |  multiplier               |mulTree           | 7288|     8086
3    |    Products               |products          | 1099|      858
4    |    CSA13                  |CSA__1_2          |  167|      196
5    |    CSA5                   |CSA__1_5          |  160|      188
6    |    CSA4                   |CSA__0_69         |  160|      188
7    |    CSA2                   |CSA__2_2          |  160|      188
8    |    CSA11                  |CSA__2_5          |  237|      271
9    |    CSA12                  |CSA__2_8          |  169|      197
10   |    CSA3                   |CSA__2_11         |  160|      188
11   |    CSA18                  |CSA__0_72         |  231|      266
12   |    CSA17                  |CSA__3_2          |  246|      280
13   |    CSA10                  |CSA__3_5          |  169|      197
14   |    CSA22                  |CSA__3_8          |  288|      339
15   |    CSA1                   |CSA__3_11         |  174|      194
16   |    CSA0                   |CSA__3_14         |  174|      194
17   |    CSA25                  |CSA__0_75         |  277|      327
18   |    CSA7                   |CSA__4_2          |  160|      188
19   |    CSA14                  |CSA__4_5          |  169|      197
20   |    CSA19                  |CSA__4_8          |  182|      212
21   |    CSA23                  |CSA__4_11         |  224|      261
22   |    CSA6                   |CSA__4_14         |  160|      188
23   |    CSA8                   |CSA__4_17         |  160|      188
24   |    CSA15                  |CSA__4_20         |  167|      196
25   |    CSA20                  |CSA__0_78         |  177|      208
26   |    CSA9                   |CSA__5_191        |  170|      198
27   |    CSA16                  |CSA__5_194        |  169|      199
28   |    CSA21                  |CSA__5_197        |  164|      193
29   |    CSA24                  |CSA__5_200        |  188|      222
30   |    CSA26                  |CSA__5_203        |  200|      236
31   |    CSA27                  |CSA__5_206        |  260|      308
32   |    CSA28                  |CSA__5_209        |  237|      283
33   |    CSA29                  |CSA__5_212        |  208|      252
34   |    CSA30                  |CSA               |  112|      148
35   |    ripple_adder           |RCA64             |  310|      342
36   |      genblk1_10_Full_Adder|FA__5_32          |    2|        3
37   |      genblk1_11_Full_Adder|FA__5_35          |    6|        6
38   |      genblk1_12_Full_Adder|FA__5_38          |    6|        6
39   |      genblk1_13_Full_Adder|FA__5_41          |    6|        6
40   |      genblk1_14_Full_Adder|FA__5_44          |    6|        6
41   |      genblk1_15_Full_Adder|FA__5_47          |    6|        6
42   |      genblk1_16_Full_Adder|FA__5_50          |    6|        6
43   |      genblk1_17_Full_Adder|FA__5_53          |    6|        6
44   |      genblk1_18_Full_Adder|FA__5_56          |    6|        6
45   |      genblk1_19_Full_Adder|FA__5_59          |    6|        6
46   |      genblk1_20_Full_Adder|FA__5_62          |    6|        6
47   |      genblk1_21_Full_Adder|FA__5_65          |    6|        6
48   |      genblk1_22_Full_Adder|FA__5_68          |    6|        6
49   |      genblk1_23_Full_Adder|FA__5_71          |    6|        6
50   |      genblk1_24_Full_Adder|FA__5_74          |    6|        6
51   |      genblk1_25_Full_Adder|FA__5_77          |    6|        6
52   |      genblk1_26_Full_Adder|FA__5_80          |    6|        6
53   |      genblk1_27_Full_Adder|FA__5_83          |    6|        6
54   |      genblk1_28_Full_Adder|FA__5_86          |    5|        6
55   |      genblk1_29_Full_Adder|FA__5_89          |    5|        6
56   |      genblk1_30_Full_Adder|FA__5_92          |    5|        6
57   |      genblk1_31_Full_Adder|FA__5_95          |    5|        6
58   |      genblk1_32_Full_Adder|FA__5_98          |    5|        6
59   |      genblk1_33_Full_Adder|FA__5_101         |    5|        6
60   |      genblk1_34_Full_Adder|FA__5_104         |    5|        6
61   |      genblk1_35_Full_Adder|FA__5_107         |    6|        7
62   |      genblk1_36_Full_Adder|FA__5_110         |    6|        7
63   |      genblk1_37_Full_Adder|FA__5_113         |    6|        7
64   |      genblk1_38_Full_Adder|FA__5_116         |    6|        7
65   |      genblk1_39_Full_Adder|FA__5_119         |    6|        7
66   |      genblk1_40_Full_Adder|FA__5_122         |    6|        7
67   |      genblk1_41_Full_Adder|FA__5_125         |    6|        7
68   |      genblk1_42_Full_Adder|FA__5_128         |    6|        7
69   |      genblk1_43_Full_Adder|FA__5_131         |    6|        7
70   |      genblk1_44_Full_Adder|FA__5_134         |    6|        7
71   |      genblk1_45_Full_Adder|FA__5_137         |    6|        7
72   |      genblk1_46_Full_Adder|FA__5_140         |    6|        7
73   |      genblk1_47_Full_Adder|FA__5_143         |    6|        7
74   |      genblk1_48_Full_Adder|FA__5_146         |    6|        7
75   |      genblk1_49_Full_Adder|FA__5_149         |    6|        7
76   |      genblk1_50_Full_Adder|FA__5_152         |    6|        7
77   |      genblk1_51_Full_Adder|FA__5_155         |    6|        7
78   |      genblk1_52_Full_Adder|FA__5_158         |    6|        7
79   |      genblk1_53_Full_Adder|FA__5_161         |    6|        7
80   |      genblk1_54_Full_Adder|FA__5_164         |    6|        7
81   |      genblk1_55_Full_Adder|FA__5_167         |    6|        7
82   |      genblk1_56_Full_Adder|FA__5_170         |    6|        7
83   |      genblk1_57_Full_Adder|FA__5_173         |    6|        7
84   |      genblk1_58_Full_Adder|FA__5_176         |    6|        7
85   |      genblk1_59_Full_Adder|FA__5_179         |    6|        7
86   |      genblk1_60_Full_Adder|FA__5_182         |    6|        7
87   |      genblk1_61_Full_Adder|FA__5_185         |    6|        7
88   |      genblk1_62_Full_Adder|FA__5_188         |    5|        6
89   |      genblk1_63_Full_Adder|FA                |    4|        4
90   |  regA                     |registerNbits__6_2|   67|      184
91   |  regB                     |registerNbits__6_5|   67|      184
92   |  outB                     |registerNbits__6_8|   68|      185
93   |  outA                     |registerNbits     |   67|      184
-----+---------------------------+------------------+-----+---------
