// Seed: 229892083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4[1'b0 :-1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output logic [7:0] id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_12[1] = 1'h0;
  parameter id_16 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd58
) (
    id_1,
    id_2[1 : id_11],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  inout wire _id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wand id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_2,
      id_5,
      id_6,
      id_7,
      id_10,
      id_10,
      id_10,
      id_10,
      id_2,
      id_3,
      id_10,
      id_9
  );
  input wire id_1;
  assign id_6 = -1 - 1;
endmodule
