/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [22:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_34z;
  reg [26:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_1z[4] ? celloutsig_1_2z : celloutsig_1_1z[3];
  assign celloutsig_0_23z = celloutsig_0_0z[1] ? celloutsig_0_12z : celloutsig_0_2z[0];
  assign celloutsig_1_19z = !(celloutsig_1_6z[2] ? in_data[190] : celloutsig_1_18z[10]);
  assign celloutsig_0_18z = ~celloutsig_0_0z[1];
  assign celloutsig_0_3z = ~((celloutsig_0_0z[1] | celloutsig_0_2z[3]) & (celloutsig_0_1z[5] | celloutsig_0_1z[4]));
  assign celloutsig_1_4z = ~((celloutsig_1_2z | in_data[131]) & (celloutsig_1_3z | celloutsig_1_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_5z | in_data[96]) & (celloutsig_1_3z | celloutsig_1_1z[6]));
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_4z) & (celloutsig_0_1z[3] | celloutsig_0_5z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_1z[0]) & (celloutsig_0_9z | celloutsig_0_4z));
  assign celloutsig_0_13z = ~((celloutsig_0_2z[0] | celloutsig_0_4z) & (celloutsig_0_0z[3] | celloutsig_0_8z[2]));
  assign celloutsig_0_17z = ~((celloutsig_0_0z[0] | celloutsig_0_6z) & (celloutsig_0_6z | celloutsig_0_12z));
  assign celloutsig_0_25z = ~((celloutsig_0_11z | celloutsig_0_5z) & (celloutsig_0_1z[4] | celloutsig_0_18z));
  assign celloutsig_1_18z = in_data[147:135] + { celloutsig_1_12z[5:4], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_1z[13:3], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z } / { 1'h1, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_12z = { in_data[122:118], celloutsig_1_9z } / { 1'h1, celloutsig_1_8z[3:0], celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_1z[0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z } / { 1'h1, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_15z = ! celloutsig_1_8z[16:11];
  assign celloutsig_1_0z = in_data[97] & ~(in_data[190]);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_1z[3]);
  assign celloutsig_0_9z = in_data[71] & ~(celloutsig_0_1z[0]);
  assign celloutsig_0_10z = celloutsig_0_2z[2] & ~(celloutsig_0_5z);
  assign celloutsig_0_15z = celloutsig_0_4z & ~(celloutsig_0_2z[4]);
  assign celloutsig_0_16z = { celloutsig_0_0z[5:2], celloutsig_0_13z } % { 1'h1, in_data[49:47], celloutsig_0_15z };
  assign celloutsig_0_19z = { in_data[63:50], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_15z } % { 1'h1, celloutsig_0_1z[4:0], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_32z = celloutsig_0_14z[6:4] !== celloutsig_0_19z[15:13];
  assign celloutsig_1_9z = celloutsig_1_1z[4:1] !== celloutsig_1_6z;
  assign celloutsig_0_1z = celloutsig_0_0z | celloutsig_0_0z;
  assign celloutsig_1_2z = | { celloutsig_1_1z[8:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = | celloutsig_0_2z[4:2];
  assign celloutsig_0_4z = ~^ in_data[31:23];
  assign celloutsig_0_5z = ~^ { celloutsig_0_2z[4], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_12z = ~^ { in_data[86:83], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_16z[3:1], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[67:62] ^ in_data[10:5];
  assign celloutsig_0_34z = { in_data[88], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_25z } ^ celloutsig_0_14z;
  assign celloutsig_1_1z = { in_data[190:178], celloutsig_1_0z } ^ in_data[180:167];
  assign celloutsig_1_6z = { celloutsig_1_1z[12:10], celloutsig_1_4z } ^ in_data[158:155];
  assign celloutsig_0_14z = { in_data[44], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z } ^ { celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_2z = celloutsig_0_0z[5:1] ^ celloutsig_0_0z[4:0];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_35z = 27'h0000000;
    else if (clkin_data[0]) celloutsig_0_35z = { celloutsig_0_19z[12:6], celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_32z };
  assign { out_data[140:128], out_data[96], out_data[38:32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
