{ "Info" "0" "" "Successfully restored 'F:/FPGADesign/Project1.qar' into the 'F:/FPGADesign/Project1_restored/' directory" {  } {  } 0 0 "Successfully restored 'F:/FPGADesign/Project1.qar' into the 'F:/FPGADesign/Project1_restored/' directory" 0 0 "Shell" 0 0 1602603020168 ""}
{ "Info" "0" "" "Generated report 'Project1.restore.rpt'" {  } {  } 0 0 "Generated report 'Project1.restore.rpt'" 0 0 "Shell" 0 0 1602603020177 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga/20.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script d:/intelfpga/20.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1602603020218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 2 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602603020219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 09:30:20 2020 " "Processing ended: Tue Oct 13 09:30:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602603020219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602603020219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602603020219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1602603020219 ""}
