<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="mem_hw" language="c" vlnv="xilinx.com:hls:mem_hw:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="S_AXI_CONTROL_BUS" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <arg name="rw" addressQualifier="0" id="0" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="mask" addressQualifier="0" id="1" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="long unsigned int"/>
      <arg name="test_init_arr" addressQualifier="0" id="2" port="S_AXI_CONTROL_BUS" size="0x4" offset="0x800" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
