FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * linux/arch/sh/kernel/cpu/sh4/sh4_fpu.h
 *
 * Copyright (C) 2006 STMicroelectronics Limited
 * Author: Carl Shaw <carl.shaw@st.com>
 *
 * Definitions for SH4 FPU operations
 */

#ifndef __CPU_SH4_FPU_H
#define __CPU_SH4_FPU_H

#define FPSCR_ENABLE_MASK	0x00000f80UL

#define FPSCR_FMOV_DOUBLE	(1<<1)

#define FPSCR_CAUSE_INEXACT	(1<<12)
#define FPSCR_CAUSE_UNDERFLOW	(1<<13)
#define FPSCR_CAUSE_OVERFLOW	(1<<14)
#define FPSCR_CAUSE_DIVZERO	(1<<15)
#define FPSCR_CAUSE_INVALID	(1<<16)
#define FPSCR_CAUSE_ERROR 	(1<<17)

/* bench 20556.4.0 9390a7abc337 */
/* bench 20556.4.1 9ed06efd0f24 */
/* bench 20556.4.2 52cf535614d7 */
/* bench 20556.4.3 60012f3a046f */
/* bench 20556.4.4 a02441ccd86f */
#define FPSCR_DBL_PRECISION	(1<<19)
/* bench 19873.2.0 3b6a90d13cd2 */
/* bench 19873.2.1 e32d3b9976b3 */
/* bench 20224.1.0 b99f653e83a3 */
/* bench 20224.1.1 e72e23998e03 */
/* bench 20224.1.2 67c4ebfefccb */
/* bench 20224.1.3 3e19a318e36a */
/* bench 20224.1.4 7e249b95e3ae */
/* bench 20224.1.5 f6614d32c7cf */
/* bench 20224.1.6 3fecd3d1d3aa */
/* bench 20224.1.7 9e030f52f760 */
/* bench 20224.1.8 0d2508755626 */
/* bench 20224.1.9 a1c1fff35792 */
/* bench 20224.1.10 31a9799b3ab1 */
/* bench 20224.1.11 065ba7f9a51b */
/* bench 20224.1.12 f876600c02ad */
/* bench 20224.1.13 d4fcebf86a9c */
/* bench 19873.2.2 fdbb92e786f9 */
/* bench 19873.2.3 996156cdb5b1 */
/* bench 19873.2.4 5f9903c32542 */
/* bench 19873.2.5 dcefa3033dc1 */
/* bench 19873.2.6 242cb66539e6 */
/* bench 19873.2.7 51059eae9ac3 */
/* bench 19873.2.8 c1840d81353c */
#define FPSCR_ROUNDING_MODE(x)	((x >> 20) & 3)
#define FPSCR_RM_NEAREST	(0)
#define FPSCR_RM_ZERO		(1)

#endif
