                                                          Log file                                                       

Generated by MIG MIG Version 2.0
Coregen 14.7 - Build Number P.20140319 on ŒŽ 11 2 17:11:26 2015


Creating the directory z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_designCreated the SDC file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/constraints/mig.xdc Successfully
Created the OOC XDC file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/constraints/mig_ooc.xdc SuccessfullyCreated the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_arb_select.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_bank_common.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_bank_state.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_col_mach.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_mc.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_rank_common.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ecc/mig_7series_v2_0_ecc_buf.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ecc/mig_7series_v2_0_ecc_dec_fix.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ecc/mig_7series_v2_0_ecc_gen.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ecc/mig_7series_v2_0_ecc_merge_enc.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ecc/mig_7series_v2_0_fi_xor.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_std.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ui/mig_7series_v2_0_ui_top.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v Successfully
 ..Successful
Created the file - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/../docs/phy_only_support_readme.txt Successfully
 ..SuccessfulCreated the Top Level File - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/mig_temp.vCreated the Top Level File - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl/mig_temp.vCreated the Top Level File - z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig_temp.veoThe design output files are located in z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/_tmp/mig/user_design/rtl and ..user_design/constraints for rtl & ucf files respectively.