#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar 22 17:09:31 2025
# Process ID: 30352
# Current directory: C:/Users/enine/Desktop/DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30488 C:\Users\enine\Desktop\DMA\DMA.xpr
# Log file: C:/Users/enine/Desktop/DMA/vivado.log
# Journal file: C:/Users/enine/Desktop/DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/enine/Desktop/DMA/DMA.xpr
update_compile_order -fileset sources_1
write_hw_platform -fixed -force  -file C:/Users/enine/Desktop/DMA/design_1_wrapper.xsa
open_bd_design {C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.USE_RESET {true} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_1_locked]
connect_bd_net [get_bd_pins clk_wiz_1/locked] [get_bd_pins rst_clk_wiz_1_100M/dcm_locked]
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
save_bd_design
reset_run design_1_clk_wiz_1_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports reset_rtl_0 AH11
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl_0]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
write_hw_platform -fixed -force  -file C:/Users/enine/Desktop/DMA/design_1_wrapper.xsa
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/enine/Desktop/DMA/DMA.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
