# v++ HLS Configuration File for SNN Top HLS
# Target: PYNQ-Z2 (xc7z020clg400-1)
# Vitis 2025.2 compatible

[hls]
# Top function
syn.top=snn_top_hls

# Clock period (ns) - 100 MHz = 10ns
clock=10ns

# Source files with include path (use relative paths)
syn.file=src/snn_top_hls.cpp
syn.file_cflags=src/snn_top_hls.cpp,-Iinclude,-std=c++14

# Testbench (optional for csim)
tb.file=test/tb_snn_top_hls.cpp
tb.file_cflags=test/tb_snn_top_hls.cpp,-Iinclude,-std=c++14

# Flow target  
flow_target=vivado

# Part selection for IP export
part=xc7z020clg400-1

# Export settings
package.output.format=ip_catalog
package.output.syn=true
