{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461773395555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461773395563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 13:09:55 2016 " "Processing started: Wed Apr 27 13:09:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461773395563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461773395563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_VF_3F -c DE0_NANO_VF_3F " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_VF_3F -c DE0_NANO_VF_3F" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461773395564 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461773396221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_vf_3f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_vf_3f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_NANO_VF_3F-MAIN " "Found design unit 1: DE0_NANO_VF_3F-MAIN" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414374 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_VF_3F " "Found entity 1: DE0_NANO_VF_3F" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414377 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_types_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_types_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types_pkg " "Found design unit 1: my_types_pkg" {  } { { "my_types_pkg.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/my_types_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "fixed_float_types_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-contador " "Found design unit 1: contador-contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414403 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tabela_sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tabela_sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tabela_sin-tabela_sin " "Found design unit 1: tabela_sin-tabela_sin" {  } { { "tabela_sin.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/tabela_sin.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414417 ""} { "Info" "ISGN_ENTITY_NAME" "1 tabela_sin " "Found entity 1: tabela_sin" {  } { { "tabela_sin.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/tabela_sin.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta_abc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file theta_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 theta_abc-theta_abc " "Found design unit 1: theta_abc-theta_abc" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/theta_abc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414420 ""} { "Info" "ISGN_ENTITY_NAME" "1 theta_abc " "Found entity 1: theta_abc" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/theta_abc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portadora_tringular.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portadora_tringular.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portadora_tringular-portadora_tringular " "Found design unit 1: portadora_tringular-portadora_tringular" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414422 ""} { "Info" "ISGN_ENTITY_NAME" "1 portadora_tringular " "Found entity 1: portadora_tringular" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/portadora_tringular.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-div " "Found design unit 1: clk_div-div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414424 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-LEDs " "Found design unit 1: LEDs-LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414426 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/LEDs.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integrador-integrador " "Found design unit 1: integrador-integrador" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/integrador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414429 ""} { "Info" "ISGN_ENTITY_NAME" "1 integrador " "Found entity 1: integrador" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/integrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbpspwmdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fbpspwmdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fbpspwmdt-fbpspwmdt_arch " "Found design unit 1: fbpspwmdt-fbpspwmdt_arch" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fbpspwmdt.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414433 ""} { "Info" "ISGN_ENTITY_NAME" "1 fbpspwmdt " "Found entity 1: fbpspwmdt" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fbpspwmdt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wt-wt_arch " "Found design unit 1: wt-wt_arch" {  } { { "wt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/wt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414435 ""} { "Info" "ISGN_ENTITY_NAME" "1 wt " "Found entity 1: wt" {  } { { "wt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/wt.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vfcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vfcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vfcontrol-vfcontrol_arch " "Found design unit 1: vfcontrol-vfcontrol_arch" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414437 ""} { "Info" "ISGN_ENTITY_NAME" "1 vfcontrol " "Found entity 1: vfcontrol" {  } { { "vfcontrol.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/vfcontrol.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461773414437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461773414437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_VF_3F " "Elaborating entity \"DE0_NANO_VF_3F\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461773414704 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1461773414715 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1461773414715 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1461773414715 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FA DE0_NANO_VF_3F.vhd(38) " "VHDL Signal Declaration warning at DE0_NANO_VF_3F.vhd(38): used implicit default value for signal \"RESET_FA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1461773414717 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FB DE0_NANO_VF_3F.vhd(46) " "VHDL Signal Declaration warning at DE0_NANO_VF_3F.vhd(46): used implicit default value for signal \"RESET_FB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1461773414717 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FC DE0_NANO_VF_3F.vhd(55) " "VHDL Signal Declaration warning at DE0_NANO_VF_3F.vhd(55): used implicit default value for signal \"RESET_FC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1461773414717 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0 DE0_NANO_VF_3F.vhd(63) " "VHDL Signal Declaration warning at DE0_NANO_VF_3F.vhd(63): used implicit default value for signal \"GPIO_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1461773414717 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_lock DE0_NANO_VF_3F.vhd(199) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(199): object \"pll_lock\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461773414718 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinc_int DE0_NANO_VF_3F.vhd(209) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(209): object \"sinc_int\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461773414718 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cTRIb1 DE0_NANO_VF_3F.vhd(239) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(239): object \"cTRIb1\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461773414719 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cTRIb2 DE0_NANO_VF_3F.vhd(239) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(239): object \"cTRIb2\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461773414719 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cTRIb3 DE0_NANO_VF_3F.vhd(239) " "Verilog HDL or VHDL warning at DE0_NANO_VF_3F.vhd(239): object \"cTRIb3\" assigned a value but never read" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461773414719 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_pll DE0_NANO_VF_3F.vhd(418) " "VHDL Process Statement warning at DE0_NANO_VF_3F.vhd(418): signal \"clk_pll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461773414738 "|DE0_NANO_VF_3F"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[5..4\] DE0_NANO_VF_3F.vhd(30) " "Using initial value X (don't care) for net \"LED\[5..4\]\" at DE0_NANO_VF_3F.vhd(30)" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461773414757 "|DE0_NANO_VF_3F"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "en_BOOST SW\[0\] DE0_NANO_VF_3F.vhd(507) " "Net \"en_BOOST\" at DE0_NANO_VF_3F.vhd(507) is already driven by input port \"SW\[0\]\", and cannot be driven by another signal" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 507 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1461773414783 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "SW\[0\] DE0_NANO_VF_3F.vhd(31) " "\"SW\[0\]\" was declared at DE0_NANO_VF_3F.vhd(31)" {  } { { "DE0_NANO_VF_3F.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF_3F/DE0_NANO_VF_3F.vhd" 31 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1461773414783 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1461773414787 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461773415221 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 27 13:10:15 2016 " "Processing ended: Wed Apr 27 13:10:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461773415221 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461773415221 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461773415221 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461773415221 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 15 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461773416017 ""}
