Glenn Ammons , Thomas Ball , James R. Larus, Exploiting hardware performance counters with flow and context sensitive profiling, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.85-96, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258924]
Thomas Ball , James R. Larus, Efficient path profiling, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.46-57, December 02-04, 1996, Paris, France
Brian N. Bershad , Dennis Lee , Theodore H. Romer , J. Bradley Chen, Avoiding conflict misses dynamically in large direct-mapped caches, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.158-170, October 05-07, 1994, San Jose, California, USA[doi>10.1145/195473.195527]
Trevor Leslie Blackwell , H. T. Kung, Applications of randomness in system performance measurement, Harvard University, Cambridge, MA, 1998
Brad Calder , Dirk Grunwald, Reducing branch costs via branch alignment, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.242-251, October 05-07, 1994, San Jose, California, USA[doi>10.1145/195473.195553]
Brad Calder , Chandra Krintz , Simmi John , Todd Austin, Cache-conscious data placement, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.139-149, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291036]
Steve Carr , Kathryn S. McKinley , Chau-Wen Tseng, Compiler optimizations for improving data locality, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.252-262, October 05-07, 1994, San Jose, California, USA[doi>10.1145/195473.195557]
J. Bradley Chen , Bradley D. D. Leupen, Improving instruction locality with just-in-time code layout, Proceedings of the USENIX Windows NT Workshop on The USENIX Windows NT Workshop 1997, p.4-4, August 11-13, 1997, Seattle, Washington
Robert Cohn , P. Geoffrey Lowney, Hot cold optimization of large Windows/NT applications, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.80-89, December 02-04, 1996, Paris, France
Cvetanovic, Z. and Donaldson, D. 1996. AlphaServer 4100 performance characterization. Digital Technical Journal 8, 4, 3-20.
R Cytron , P G Loewner, An automatic overlay generator, IBM Journal of Research and Development, v.30 n.6, p.603-608, Nov. 1986[doi>10.1147/rd.306.0603]
Peter J. Denning, Virtual Memory, ACM Computing Surveys (CSUR), v.2 n.3, p.153-189, Sept. 1970[doi>10.1145/356571.356573]
Domenico Ferrari, Improving locality by critical working sets, Communications of the ACM, v.17 n.11, p.614-620, Nov. 1974[doi>10.1145/361179.361195]
Ferrari, D. 1975. Tailoring programs to models of program behavior. IBM Journal of Research and Development 19, 244.
Nikolas Gloy , Trevor Blackwell , Michael D. Smith , Brad Calder, Procedure placement using temporal ordering information, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.303-313, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Amir H. Hashemi , David R. Kaeli , Brad Calder, Efficient procedure mapping using cache line coloring, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.171-182, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258931]
Hatfield, D. and Gerald, J. 1971. Program restructuring for virtual memory. IBM Systems Journal 10, 3, 168-192.
Mark D. Hill, A Case for Direct-Mapped Caches, Computer, v.21 n.12, p.25-40, December 1988[doi>10.1109/2.16187]
W. W. Hwu , P. P. Chang, Achieving high instruction cache performance with an optimizing compiler, Proceedings of the 16th annual international symposium on Computer architecture, p.242-251, April 1989, Jerusalem, Israel[doi>10.1145/74925.74953]
Doug Joseph , Dirk Grunwald, Prefetching using Markov predictors, Proceedings of the 24th annual international symposium on Computer architecture, p.252-263, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264207]
J. Kalamatianos , D. Kaeli, Temporal-Based Procedure Reordering for Improved Instruction Cache Performance, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.244, January 31-February 04, 1998
Tareef S. Kawaf , D. John Shakshober , David C. Stanley, Performance analysis using very large memory on the 64-bit AlphaServer system, Digital Technical Journal, v.8 n.3, p.58-65, 1996
Chi-Keung Luk , Todd C. Mowry, Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.182-194, November 1998, Dallas, Texas, USA
S. McFarling, Program optimization for instruction caches, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.183-191, April 03-06, 1989, Boston, Massachusetts, USA[doi>10.1145/70082.68200]
Karl Pettis , Robert C. Hansen, Profile guided code positioning, Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, p.16-27, June 1990, White Plains, New York, USA[doi>10.1145/93542.93550]
Vidyadhar Phalke , Bhaskarpillai Gopinath, An inter-reference gap model for temporal locality in program behavior, Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.291-300, May 15-19, 1995, Ottawa, Ontario, Canada[doi>10.1145/223587.223620]
Jim Pierce , Trevor Mudge, Wrong-path instruction prefetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.165-175, December 02-04, 1996, Paris, France
R. W. Quong, Expected I-cache miss rates via the gap model, Proceedings of the 21st annual international symposium on Computer architecture, p.372-383, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192071]
Ryder, K. 1974. Optimizing program placement in virtual systems. IBM Systems Journal 13, 292.
Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982[doi>10.1145/356887.356892]
Smith, J. and Hsu, W.-C. 1992. Prefetching in supercomputer instruction caches. Supercomput-ing, 588.
Smith, M. D. 1996. Extending SUIF for machine-dependent optimizations. In Proceedings of the First SUIF Compiler Workshop. Stanford University, Stanford, California, 14-25.
Amitabh Srivastava , Alan Eustace, ATOM: a system for building customized program analysis tools, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.196-205, June 20-24, 1994, Orlando, Florida, USA[doi>10.1145/178243.178260]
J. Torrellas , Chun Xia , R. Daigle, Optimizing instruction cache performance for operating system intensive workloads, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.360, January 22-25, 1995
Cliff Young , David S. Johnson , Michael D. Smith , David R. Karger, Near-optimal intraprocedural branch alignment, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.183-193, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258932]
Cliff Young , Michael D. Smith, Better global scheduling using path profiles, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.115-123, November 1998, Dallas, Texas, USA
