design_1_processing_system7_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v,incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_proc_sys_reset_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.v,incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_axi_pwm_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_pwm_0_0/sim/design_1_axi_pwm_0_0.v,incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_auto_pc_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v,incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ebaz_hello_world.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
