<profile>

<section name = "Vitis HLS Report for 'yolo_upsamp_top'" level="0">
<item name = "Date">Tue Nov 19 23:17:49 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">yolo_upsamp_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.260 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5416, 5416, 54.160 us, 54.160 us, 5417, 5417, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5">5414, 5414, 8, 1, 1, 5408, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 399, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 216, -</column>
<column name="Register">-, -, 762, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_BUS_s_axi_U">CTRL_BUS_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_4ns_4ns_4ns_7_4_1_U1">mac_muladd_4ns_4ns_4ns_7_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buff_group_0_val_V_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 1, 0, 0, 0, 104, 16, 1, 1664</column>
<column name="line_buff_group_1_val_V_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 1, 0, 0, 0, 104, 16, 1, 1664</column>
<column name="line_buff_group_2_val_V_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 1, 0, 0, 0, 104, 16, 1, 1664</column>
<column name="line_buff_group_3_val_V_U">line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W, 1, 0, 0, 0, 104, 16, 1, 1664</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_fu_671_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln17_1_fu_721_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln19_1_fu_707_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln19_fu_796_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln21_1_fu_820_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln23_fu_1178_p2">+, 0, 0, 13, 4, 1</column>
<column name="col_stride_3_fu_1080_p2">+, 0, 0, 10, 2, 1</column>
<column name="row_idx_3_fu_905_p2">+, 0, 0, 13, 4, 1</column>
<column name="row_stride_3_fu_973_p2">+, 0, 0, 10, 2, 1</column>
<column name="and_ln14_1_fu_945_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln14_2_fu_961_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln14_3_fu_785_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln14_4_fu_695_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln14_fu_931_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln17_1_fu_790_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln17_fu_1026_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19_fu_1074_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_370">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_463">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state6_pp0_iter5_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state7_pp0_iter6_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op237_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op258_load_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op262_load_state7">and, 0, 0, 2, 1, 1</column>
<column name="curr_output_last_V_fu_1172_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp92_not_fu_853_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="cmp92_not_mid1_fu_918_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="cmp94_not_fu_863_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp94_not_mid1_fu_990_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp96_not_fu_756_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="cmp96_not_mid1_fu_1045_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="cmp98_not_fu_885_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp98_not_mid1_fu_1122_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln15_fu_665_p2">icmp, 0, 0, 12, 13, 13</column>
<column name="icmp_ln17_fu_677_p2">icmp, 0, 0, 11, 10, 9</column>
<column name="icmp_ln19_fu_689_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln21_fu_762_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln23_fu_955_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln52_fu_1166_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter6">or, 0, 0, 2, 1, 1</column>
<column name="brmerge489_fu_896_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge489_mid1_fu_1134_p2">or, 0, 0, 2, 1, 1</column>
<column name="empty_fu_879_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln14_1_fu_941_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln14_2_fu_950_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln14_fu_936_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_1_fu_1009_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_2_fu_1021_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_3_fu_780_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_fu_701_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_1_fu_1064_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_2_fu_807_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_fu_802_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln21_1_fu_1091_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln21_fu_1086_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_mid1_fu_1108_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_891_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_mid1_fu_1128_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_fu_869_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_mid1_fu_996_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln14_1_fu_924_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln14_fu_911_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln15_fu_966_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln17_1_fu_983_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln17_2_fu_1002_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln17_3_fu_1014_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln17_4_fu_1031_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln17_5_fu_727_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln17_fu_768_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln19_1_fu_812_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln19_2_fu_1050_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19_3_fu_1057_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln19_4_fu_713_p3">select, 0, 0, 9, 1, 1</column>
<column name="select_ln19_fu_1038_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln21_1_fu_1114_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln21_2_fu_1140_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln21_3_fu_1154_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln21_4_fu_826_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln21_fu_1096_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln14_fu_683_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln17_fu_775_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln19_fu_1069_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln21_fu_1148_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_curr_output_data_sub_data_0_V_phi_fu_574_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_data_sub_data_1_V_phi_fu_584_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_data_sub_data_2_V_phi_fu_594_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_curr_output_data_sub_data_3_V_phi_fu_604_p4">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter6_curr_output_data_sub_data_0_V_reg_571">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter6_curr_output_data_sub_data_1_V_reg_581">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter6_curr_output_data_sub_data_2_V_reg_591">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_reg_601">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_indvar_flatten154_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_indvar_flatten33_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_indvar_flatten84_load">9, 2, 10, 20</column>
<column name="col_idx_fu_176">9, 2, 4, 8</column>
<column name="col_stride_fu_168">9, 2, 2, 4</column>
<column name="inStream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten154_fu_196">9, 2, 13, 26</column>
<column name="indvar_flatten33_fu_180">9, 2, 9, 18</column>
<column name="indvar_flatten84_fu_188">9, 2, 10, 20</column>
<column name="indvar_flatten_fu_172">9, 2, 6, 12</column>
<column name="input_ch_idx_fu_164">9, 2, 4, 8</column>
<column name="outStream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="row_idx_fu_192">9, 2, 4, 8</column>
<column name="row_stride_fu_184">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln19_reg_1502">4, 0, 4, 0</column>
<column name="and_ln14_4_reg_1465">1, 0, 1, 0</column>
<column name="and_ln14_4_reg_1465_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="and_ln17_1_reg_1493">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_data_sub_data_0_V_reg_571">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_data_sub_data_1_V_reg_581">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_data_sub_data_2_V_reg_591">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_reg_601">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_curr_output_data_sub_data_0_V_reg_571">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_curr_output_data_sub_data_1_V_reg_581">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_curr_output_data_sub_data_2_V_reg_591">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_reg_601">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_curr_output_data_sub_data_0_V_reg_571">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_curr_output_data_sub_data_1_V_reg_581">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_curr_output_data_sub_data_2_V_reg_591">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_reg_601">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter4_curr_output_data_sub_data_0_V_reg_571">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter4_curr_output_data_sub_data_1_V_reg_581">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter4_curr_output_data_sub_data_2_V_reg_591">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_reg_601">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter5_curr_output_data_sub_data_0_V_reg_571">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter5_curr_output_data_sub_data_1_V_reg_581">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter5_curr_output_data_sub_data_2_V_reg_591">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_reg_601">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter6_curr_output_data_sub_data_0_V_reg_571">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter6_curr_output_data_sub_data_1_V_reg_581">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter6_curr_output_data_sub_data_2_V_reg_591">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_reg_601">16, 0, 16, 0</column>
<column name="cmp96_not_reg_1482">1, 0, 1, 0</column>
<column name="col_idx_fu_176">4, 0, 4, 0</column>
<column name="col_stride_fu_168">2, 0, 2, 0</column>
<column name="curr_input_dest_V_fu_200">6, 0, 6, 0</column>
<column name="curr_input_id_V_fu_204">5, 0, 5, 0</column>
<column name="curr_input_keep_V_fu_216">8, 0, 8, 0</column>
<column name="curr_input_strb_V_fu_212">8, 0, 8, 0</column>
<column name="curr_input_user_V_fu_208">2, 0, 2, 0</column>
<column name="curr_output_last_V_reg_1526">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_1436">1, 0, 1, 0</column>
<column name="icmp_ln17_reg_1440">1, 0, 1, 0</column>
<column name="icmp_ln17_reg_1440_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln19_reg_1460">1, 0, 1, 0</column>
<column name="indvar_flatten154_fu_196">13, 0, 13, 0</column>
<column name="indvar_flatten33_fu_180">9, 0, 9, 0</column>
<column name="indvar_flatten84_fu_188">10, 0, 10, 0</column>
<column name="indvar_flatten_fu_172">6, 0, 6, 0</column>
<column name="input_ch_idx_fu_164">4, 0, 4, 0</column>
<column name="or_ln17_3_reg_1488">1, 0, 1, 0</column>
<column name="or_ln17_reg_1476">1, 0, 1, 0</column>
<column name="or_ln17_reg_1476_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_ln19_2_reg_1507">1, 0, 1, 0</column>
<column name="row_idx_fu_192">4, 0, 4, 0</column>
<column name="row_stride_fu_184">2, 0, 2, 0</column>
<column name="select_ln19_1_reg_1512">4, 0, 4, 0</column>
<column name="select_ln21_1_reg_1517">1, 0, 1, 0</column>
<column name="xor_ln14_reg_1452">1, 0, 1, 0</column>
<column name="xor_ln14_reg_1452_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="curr_output_last_V_reg_1526">64, 32, 1, 0</column>
<column name="icmp_ln15_reg_1436">64, 32, 1, 0</column>
<column name="select_ln19_1_reg_1512">64, 32, 4, 0</column>
<column name="select_ln21_1_reg_1517">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 4, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 4, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, return void</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, yolo_upsamp_top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, yolo_upsamp_top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, yolo_upsamp_top, return value</column>
<column name="inStream_TVALID">in, 1, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TREADY">out, 1, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TDEST">in, 6, axis, inStream_V_dest_V, pointer</column>
<column name="outStream_TREADY">in, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TVALID">out, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TDEST">out, 6, axis, outStream_V_dest_V, pointer</column>
<column name="inStream_TDATA">in, 64, axis, inStream_V_data_V, pointer</column>
<column name="inStream_TKEEP">in, 8, axis, inStream_V_keep_V, pointer</column>
<column name="inStream_TSTRB">in, 8, axis, inStream_V_strb_V, pointer</column>
<column name="inStream_TUSER">in, 2, axis, inStream_V_user_V, pointer</column>
<column name="inStream_TLAST">in, 1, axis, inStream_V_last_V, pointer</column>
<column name="inStream_TID">in, 5, axis, inStream_V_id_V, pointer</column>
<column name="outStream_TDATA">out, 64, axis, outStream_V_data_V, pointer</column>
<column name="outStream_TKEEP">out, 8, axis, outStream_V_keep_V, pointer</column>
<column name="outStream_TSTRB">out, 8, axis, outStream_V_strb_V, pointer</column>
<column name="outStream_TUSER">out, 2, axis, outStream_V_user_V, pointer</column>
<column name="outStream_TLAST">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TID">out, 5, axis, outStream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
