// Seed: 1510897539
module module_0;
  wor id_1;
  assign id_1 = id_1;
  id_2 :
  assert property (@(negedge 1) ~1)
  else begin
    id_2 <= 1 || id_1 ^ 1 * 1 || 1;
    fork
    join_none : id_3
  end
  assign id_2 = id_2;
  id_4(
      .id_0(id_2 & !1'h0), .id_1(1), .id_2(1), .id_3(1)
  );
  supply0 id_5;
  wand id_6;
  wire id_7;
  always @(id_5 == 1 or posedge id_6) id_7 = id_7;
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2;
  module_0();
endmodule
