{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748408829377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748408829377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 13:07:09 2025 " "Processing started: Wed May 28 13:07:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748408829377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748408829377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_4063_Digital_Filter -c Project_4063_Digital_Filter --generate_symbol=C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/SignalSender.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4063_Digital_Filter -c Project_4063_Digital_Filter --generate_symbol=C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/SignalSender.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748408829377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_tx.sv(4) " "Verilog HDL Declaration information at uart_tx.sv(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "Wilbur_UART/uart_tx.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/uart_tx.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748408829866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_rx.sv(5) " "Verilog HDL Declaration information at uart_rx.sv(5): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "Wilbur_UART/uart_rx.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/uart_rx.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748408829869 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moving_avg_filter_51tap.sv(14) " "Verilog HDL information at moving_avg_filter_51tap.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Ned_Filter/moving_avg_filter_51tap.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/moving_avg_filter_51tap.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1748408829880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fir_lowpass.sv(29) " "Verilog HDL information at fir_lowpass.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "Ned_Filter/fir_lowpass.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/fir_lowpass.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1748408829882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "waveform_converter.sv(17) " "Verilog HDL information at waveform_converter.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "Khor_LUT/waveform_converter.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Khor_LUT/waveform_converter.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1748408829885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748408829908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 13:07:09 2025 " "Processing ended: Wed May 28 13:07:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748408829908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748408829908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748408829908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748408829908 ""}
