# ğŸ“¦ å®Œæ•´å·¥å…·æ¸…å•

## ğŸ¯ ç³»ç»Ÿç»„æˆ

ä½ ç°åœ¨æ‹¥æœ‰çš„å®Œæ•´ Verilog ä»¿çœŸå¿«é€Ÿæ­å»ºç³»ç»ŸåŒ…å«ï¼š

### æ ¸å¿ƒå·¥å…·è„šæœ¬

| è„šæœ¬ | åŠŸèƒ½ | ç”¨é€” |
|------|------|------|
| `create_verilog_project.py` | é¡¹ç›®ç”Ÿæˆå™¨ | ä¸€é”®ç”Ÿæˆå®Œæ•´çš„é¡¹ç›®æ¡†æ¶ |
| `manage_verilog_projects.py` | é¡¹ç›®ç®¡ç†å™¨ | æ‰¹é‡ç®¡ç†å¤šä¸ªé¡¹ç›® |
| `create_templates.py` | æ¨¡æ¿ç”Ÿæˆå™¨ | å¿«é€Ÿç”Ÿæˆå¸¸ç”¨ç”µè·¯æ¨¡å— |
| `demo.sh` | æ¼”ç¤ºè„šæœ¬ | å±•ç¤ºç³»ç»Ÿçš„ä½¿ç”¨æ–¹æ³• |

### æ–‡æ¡£èµ„æº

| æ–‡ä»¶ | å†…å®¹ | ç›®æ ‡å—ä¼— |
|------|------|---------|
| `README_CN.md` | **æ¨èï¼š** ä¸­æ–‡æ€»ç»“å’Œå¿«é€Ÿå¼€å§‹ | ä¸­æ–‡ç”¨æˆ· |
| `VERILOG_QUICK_START.md` | **æ¨èï¼š** è¯¦ç»†çš„å¿«é€Ÿå¼€å§‹æŒ‡å— | æ–°æ‰‹ |
| `QUICK_REFERENCE.md` | å¿«é€Ÿå‚è€ƒå¡ | å¿«é€ŸæŸ¥é˜… |
| `TOOLS_INVENTORY.md` | æœ¬æ–‡ä»¶ï¼šå·¥å…·æ¸…å• | äº†è§£ç³»ç»Ÿ |

### ç¤ºä¾‹é¡¹ç›®

| é¡¹ç›® | æè¿° | å¤æ‚åº¦ |
|------|------|--------|
| `and_gate` | ä¸é—¨ | â­ ç®€å• |
| `adder_4bit` | 4ä½åŠ æ³•å™¨ | â­â­ ä¸­ç­‰ |

---

## ğŸš€ å¿«é€Ÿå¼€å§‹ä¸‰æ­¥

### ç¬¬1æ­¥ï¼šç”Ÿæˆé¡¹ç›®

```bash
python create_verilog_project.py my_module "a b / y"
```

### ç¬¬2æ­¥ï¼šç¼–è¾‘ä»£ç 

```bash
cd my_module
# ç¼–è¾‘ rtl/my_module.v å’Œ sim/my_module_tb.v
```

### ç¬¬3æ­¥ï¼šè¿è¡Œä»¿çœŸ

```bash
make
```

---

## ğŸ“š å®Œæ•´å‘½ä»¤å‚è€ƒ

### é¡¹ç›®ç”Ÿæˆ

```bash
# åŸºç¡€ç”¨æ³•
python create_verilog_project.py <name> "<inputs / outputs>"

# ç¤ºä¾‹
python create_verilog_project.py and_gate "a b / y"
python create_verilog_project.py adder "a[3:0] b[3:0] cin / sum[3:0] cout"
python create_verilog_project.py counter "clk rst / count[7:0]"
python create_verilog_project.py clk_gen "/ clk"
python create_verilog_project.py monitor "sig1 sig2 /"
```

### é¡¹ç›®ç®¡ç†

```bash
# åˆ—å‡ºæ‰€æœ‰é¡¹ç›®
python manage_verilog_projects.py list

# ç¼–è¯‘æ‰€æœ‰é¡¹ç›®
python manage_verilog_projects.py compile

# ä»¿çœŸæ‰€æœ‰é¡¹ç›®
python manage_verilog_projects.py simulate

# æ¸…ç†æ‰€æœ‰é¡¹ç›®
python manage_verilog_projects.py clean

# ç”ŸæˆæŠ¥å‘Š
python manage_verilog_projects.py report

# æ˜¾ç¤ºé¡¹ç›®è¯¦æƒ…
python manage_verilog_projects.py show <name>
```

### æ¨¡æ¿ç”Ÿæˆ

```bash
# åˆ—å‡ºæ‰€æœ‰æ¨¡æ¿
python create_templates.py list

# ç”Ÿæˆ2é€‰1å¤šè·¯é€‰æ‹©å™¨
python create_templates.py mux2to1

# ç”Ÿæˆ1åˆ†2è§£å¤šè·¯å™¨
python create_templates.py demux1to2

# ç”Ÿæˆè®¡æ•°å™¨
python create_templates.py counter

# ç”Ÿæˆç§»ä½å¯„å­˜å™¨
python create_templates.py shift_register

# ç”ŸæˆçŠ¶æ€æœº
python create_templates.py fsm
```

### é¡¹ç›®ç¼–è¯‘ä»¿çœŸï¼ˆåœ¨é¡¹ç›®ç›®å½•ä¸­ï¼‰

```bash
make              # å®Œæ•´æµç¨‹
make compile      # ä»…ç¼–è¯‘
make simulate     # ä»…ä»¿çœŸ
make view         # æŸ¥çœ‹æ³¢å½¢
make clean        # æ¸…ç†
make help         # æ˜¾ç¤ºå¸®åŠ©
```

---

## ğŸ“ æ–‡ä»¶ç›®å½•ç»“æ„

```
/d/iverilog/
â”œâ”€â”€ æ ¸å¿ƒè„šæœ¬
â”‚   â”œâ”€â”€ create_verilog_project.py    # é¡¹ç›®ç”Ÿæˆå™¨
â”‚   â”œâ”€â”€ manage_verilog_projects.py   # é¡¹ç›®ç®¡ç†å™¨
â”‚   â”œâ”€â”€ create_templates.py          # æ¨¡æ¿ç”Ÿæˆå™¨
â”‚   â””â”€â”€ demo.sh                      # æ¼”ç¤ºè„šæœ¬
â”‚
â”œâ”€â”€ æ–‡æ¡£
â”‚   â”œâ”€â”€ README_CN.md                 # ä¸­æ–‡æ€»ç»“
â”‚   â”œâ”€â”€ VERILOG_QUICK_START.md       # è¯¦ç»†æŒ‡å—
â”‚   â”œâ”€â”€ QUICK_REFERENCE.md           # å¿«é€Ÿå‚è€ƒ
â”‚   â””â”€â”€ TOOLS_INVENTORY.md           # æœ¬æ–‡ä»¶
â”‚
â”œâ”€â”€ ç¤ºä¾‹é¡¹ç›®
â”‚   â”œâ”€â”€ and_gate/
â”‚   â”‚   â”œâ”€â”€ rtl/and_gate.v
â”‚   â”‚   â”œâ”€â”€ sim/and_gate_tb.v
â”‚   â”‚   â”œâ”€â”€ Makefile
â”‚   â”‚   â”œâ”€â”€ README.md
â”‚   â”‚   â”œâ”€â”€ and_gate.vvp
â”‚   â”‚   â””â”€â”€ and_gate.vcd
â”‚   â”‚
â”‚   â””â”€â”€ adder_4bit/
â”‚       â”œâ”€â”€ rtl/adder_4bit.v
â”‚       â”œâ”€â”€ sim/adder_4bit_tb.v
â”‚       â”œâ”€â”€ Makefile
â”‚       â”œâ”€â”€ README.md
â”‚       â”œâ”€â”€ adder_4bit.vvp
â”‚       â””â”€â”€ adder_4bit.vcd
â”‚
â””â”€â”€ [ä½ åˆ›å»ºçš„é¡¹ç›®]/
    â”œâ”€â”€ rtl/
    â”œâ”€â”€ sim/
    â”œâ”€â”€ Makefile
    â””â”€â”€ README.md
```

---

## ğŸ“ å­¦ä¹ è·¯å¾„

### åˆçº§ï¼ˆç¬¬1å‘¨ï¼‰
1. é˜…è¯» `README_CN.md`
2. é˜…è¯» `VERILOG_QUICK_START.md` çš„å‰3ç« 
3. è¿è¡Œç¤ºä¾‹é¡¹ç›® `and_gate` å’Œ `adder_4bit`
4. åˆ›å»º3-5ä¸ªç®€å•çš„ç»„åˆé€»è¾‘é¡¹ç›®

**ç›®æ ‡**ï¼šæŒæ¡åŸºæœ¬å·¥ä½œæµï¼Œç†è§£ Verilog è¯­æ³•

### ä¸­çº§ï¼ˆç¬¬2-3å‘¨ï¼‰
1. ä½¿ç”¨ `create_templates.py` ç”Ÿæˆæ¨¡æ¿
2. å­¦ä¹ æ—¶åºé€»è¾‘ï¼ˆè®¡æ•°å™¨ã€ç§»ä½å¯„å­˜å™¨ï¼‰
3. å­¦ä¹ çŠ¶æ€æœºè®¾è®¡
4. ç¼–å†™æ›´å¤æ‚çš„ testbench

**ç›®æ ‡**ï¼šèƒ½ç‹¬ç«‹è®¾è®¡ç®€å•çš„æ—¶åºç”µè·¯

### é«˜çº§ï¼ˆç¬¬4å‘¨+ï¼‰
1. å‚æ•°åŒ–è®¾è®¡
2. SystemVerilog å­¦ä¹ 
3. å¤šæ¨¡å—é›†æˆæµ‹è¯•
4. è¦†ç›–ç‡åˆ†æ

**ç›®æ ‡**ï¼šèƒ½è®¾è®¡ä¸­ç­‰å¤æ‚åº¦çš„æ¨¡å—

---

## ğŸ’¾ ä¿å­˜å’Œåˆ†äº«

### å¤‡ä»½é¡¹ç›®
```bash
# æ‰“åŒ…æ‰€æœ‰é¡¹ç›®
tar -czf verilog_projects.tar.gz */

# åªå¤‡ä»½æºä»£ç ï¼ˆä¸åŒ…æ‹¬ä»¿çœŸç”Ÿæˆçš„æ–‡ä»¶ï¼‰
find . -name "*.v" -o -name "Makefile" | tar -czf verilog_source.tar.gz -T -
```

### åˆ†äº«é¡¹ç›®
```bash
# æ¸…ç†ç”Ÿæˆçš„æ–‡ä»¶ååˆ†äº«
find . -name "*.vvp" -o -name "*.vcd" | xargs rm

# åˆ›å»ºé¡¹ç›®å‰¯æœ¬
cp -r and_gate my_variant_gate
```

---

## ğŸ”§ ç³»ç»Ÿè¦æ±‚

### å¿…éœ€
- **Python 3.6+**
  - è„šæœ¬è¿è¡Œç¯å¢ƒ

- **Icarus Verilog (iverilog)**
  - Verilog ç¼–è¯‘å™¨
  - ä¸‹è½½ï¼šhttp://iverilog.icarus.com/

- **VVP**
  - ä»¿çœŸå¼•æ“ï¼ˆé€šå¸¸ä¸ iverilog ä¸€èµ·å®‰è£…ï¼‰

### å¯é€‰
- **GTKWave**
  - æ³¢å½¢æŸ¥çœ‹å·¥å…·
  - ä¸‹è½½ï¼šhttp://gtkwave.sourceforge.net/

---

## ğŸ“ å¸¸è§é—®é¢˜

### Qï¼šå¦‚ä½•å®‰è£… Icarus Verilogï¼Ÿ
**Aï¼š** 
- **Windows**ï¼šä¸‹è½½å®‰è£…ç¨‹åºæˆ–ä½¿ç”¨ MinGW
- **Linux**ï¼š`apt-get install iverilog` (Ubuntu/Debian)
- **macOS**ï¼š`brew install icarus-verilog`

### Qï¼šè„šæœ¬ç”Ÿæˆçš„æ–‡ä»¶æ˜¯å¦å¯ä»¥ä¿®æ”¹ï¼Ÿ
**Aï¼š** å®Œå…¨å¯ä»¥ã€‚ç”Ÿæˆçš„æ–‡ä»¶æ˜¯æ¨¡æ¿ï¼Œä½ å¯ä»¥è‡ªç”±ä¿®æ”¹ RTLã€testbench å’Œ Makefileã€‚

### Qï¼šå¦‚ä½•åœ¨ Windows ä¸Šè¿è¡Œè„šæœ¬ï¼Ÿ
**Aï¼š** 
- ä½¿ç”¨ Git Bashã€WSL æˆ– MinGW
- æˆ–ç›´æ¥ç”¨ Pythonï¼š`python create_verilog_project.py name "inputs / outputs"`

### Qï¼šç”Ÿæˆçš„æ³¢å½¢æ–‡ä»¶ï¼ˆ.vcdï¼‰å¦‚ä½•æŸ¥çœ‹ï¼Ÿ
**Aï¼š** ä½¿ç”¨ GTKWaveï¼š`gtkwave project_name.vcd`

### Qï¼šå¦‚ä½•æ¸…ç†æ‰€æœ‰ç”Ÿæˆçš„æ–‡ä»¶ï¼Ÿ
**Aï¼š** åœ¨é¡¹ç›®ç›®å½•ä¸­è¿è¡Œ `make clean`ï¼Œæˆ–æ‰‹åŠ¨åˆ é™¤ `.vvp` å’Œ `.vcd` æ–‡ä»¶ã€‚

### Qï¼šèƒ½å¦ä½¿ç”¨å…¶ä»– Verilog ä»¿çœŸå™¨ï¼Ÿ
**Aï¼š** å¯ä»¥ã€‚è„šæœ¬ç”Ÿæˆçš„ä»£ç æ˜¯æ ‡å‡† Verilogï¼Œå¯ç”¨ä»»ä½•å…¼å®¹çš„ä»¿çœŸå™¨ã€‚

---

## ğŸŒŸ ç‰¹è‰²åŠŸèƒ½

### è‡ªåŠ¨åŒ–
- âœ… ä¸€é”®ç”Ÿæˆé¡¹ç›®æ¡†æ¶
- âœ… è‡ªåŠ¨åˆ›å»ºç›®å½•ç»“æ„
- âœ… è‡ªåŠ¨ç”Ÿæˆ Makefile
- âœ… è‡ªåŠ¨é…ç½®æ³¢å½¢è¾“å‡º

### çµæ´»æ€§
- âœ… æ”¯æŒä»»æ„è¾“å…¥/è¾“å‡ºç«¯å£å
- âœ… æ”¯æŒä½å®½å®šä¹‰ï¼ˆå¦‚ `[3:0]`ï¼‰
- âœ… æ”¯æŒæ¨¡æ¿å¿«é€Ÿç”Ÿæˆ
- âœ… å®Œå…¨å¯å®šåˆ¶åŒ–

### æ˜“ç”¨æ€§
- âœ… æ¸…æ™°çš„æ³¨é‡Šæç¤ºç¼–è¾‘ä½ç½®
- âœ… å®Œæ•´çš„ç¤ºä¾‹å’Œæ–‡æ¡£
- âœ… è¯¦ç»†çš„é”™è¯¯æç¤º
- âœ… ä¸­æ–‡æ–‡æ¡£

### å¯æ‰©å±•æ€§
- âœ… æ˜“äºæ·»åŠ æ–°çš„æ¨¡æ¿
- âœ… æ”¯æŒæ‰¹é‡æ“ä½œ
- âœ… æ”¯æŒé¡¹ç›®ç®¡ç†å’ŒæŠ¥å‘Š
- âœ… æ¨¡å—åŒ–è®¾è®¡ä¾¿äºä¿®æ”¹

---

## ğŸ“ˆ æ€§èƒ½åŸºå‡†

| æ“ä½œ | æ—¶é—´ | è¯´æ˜ |
|------|------|------|
| ç”Ÿæˆé¡¹ç›® | <1ç§’ | åŒ…æ‹¬æ‰€æœ‰æ–‡ä»¶ |
| ç¼–è¯‘ä¸é—¨ | <1ç§’ | ç®€å•æ¨¡å— |
| ç¼–è¯‘4ä½åŠ æ³•å™¨ | <1ç§’ | ä¸­ç­‰å¤æ‚åº¦ |
| ä»¿çœŸä¸é—¨ | <0.5ç§’ | ç”Ÿæˆ .vcd æ–‡ä»¶ |
| ä»¿çœŸ4ä½åŠ æ³•å™¨ | <1ç§’ | å«éšæœºæµ‹è¯• |

---

## ğŸ¯ ç›®æ ‡ç”¨æˆ·

### é€‚åˆ
- âœ… Verilog åˆå­¦è€…
- âœ… æ•°å­—IC è®¾è®¡åˆå­¦è€…
- âœ… å¿«é€ŸåŸå‹å¼€å‘è€…
- âœ… æ•™å­¦å’Œå­¦ä¹ ç¯å¢ƒ
- âœ… å°å‹å›¢é˜Ÿåä½œ

### ä¸é€‚åˆï¼ˆæˆ–éœ€è¦æ‰©å±•ï¼‰
- âŒ å¤§å‹ç¡…è®¾è®¡é¡¹ç›®ï¼ˆè€ƒè™‘ä¸“ä¸šå·¥å…·å¦‚ Vivadoã€Quartusï¼‰
- âŒ é«˜çº§ä»¿çœŸéœ€æ±‚ï¼ˆSystemVerilog UVM ç­‰ï¼‰
- âŒ FPGA ç»¼åˆï¼ˆéœ€è¦ç»¼åˆå·¥å…·ï¼‰

---

## ğŸ”® æœªæ¥è®¡åˆ’

å¯èƒ½çš„æ‰©å±•æ–¹å‘ï¼š

1. **Web ç•Œé¢**
   - æµè§ˆå™¨ä¸­åˆ›å»ºå’Œç®¡ç†é¡¹ç›®
   - å®æ—¶ç¼–è¾‘å’Œä»¿çœŸ

2. **VS Code æ‰©å±•**
   - é›†æˆåˆ° VS Code
   - å›¾å½¢åŒ–é¡¹ç›®å‘å¯¼

3. **æ›´å¤šæ¨¡æ¿**
   - å¸¸ç”¨ IP æ¨¡å—
   - è®¾è®¡æ¨¡å¼åº“

4. **é«˜çº§åŠŸèƒ½**
   - è‡ªåŠ¨è¦†ç›–ç‡åˆ†æ
   - æ–­è¨€å’ŒéªŒè¯æ¡†æ¶
   - æ€§èƒ½åˆ†æ

5. **äº‘ä»¿çœŸ**
   - äº‘ç«¯ä»¿çœŸæœåŠ¡
   - ç»“æœå…±äº«

---

## ğŸ“ ç‰ˆæœ¬å†å²

### v1.0ï¼ˆå½“å‰ï¼‰
- âœ… é¡¹ç›®ç”Ÿæˆå™¨
- âœ… é¡¹ç›®ç®¡ç†å™¨
- âœ… æ¨¡æ¿ç”Ÿæˆå™¨
- âœ… å®Œæ•´æ–‡æ¡£
- âœ… æ¼”ç¤ºè„šæœ¬

### è®¡åˆ’ä¸­çš„æ›´æ–°
- [ ] æ›´å¤šç”µè·¯æ¨¡æ¿
- [ ] é«˜çº§ä»¿çœŸåŠŸèƒ½
- [ ] æ€§èƒ½ä¼˜åŒ–
- [ ] ç¤¾åŒºè´¡çŒ®çš„æ¨¡æ¿åº“

---

## ğŸ“„ è®¸å¯è¯

è¿™ä¸ªå·¥å…·é›†å®Œå…¨å…è´¹ä½¿ç”¨ã€‚ä»£ç ç¤ºä¾‹å’Œæ–‡æ¡£å¯è‡ªç”±ä¿®æ”¹å’Œåˆ†å‘ã€‚

---

## ğŸ‘¨â€ğŸ’» ä½œè€…

- **åˆ›å»ºè€…**ï¼šAI Coding Assistant (GitHub Copilot)
- **ä¸º**ï¼šVerilog åˆå­¦è€…
- **ç›®çš„**ï¼šå¿«é€Ÿæ­å»ºä»¿çœŸç¯å¢ƒï¼Œä¸“æ³¨äºè®¾è®¡è€Œéå·¥ç¨‹å»ºè®¾

---

## ğŸ™ è‡´è°¢

æ„Ÿè°¢ï¼š
- Icarus Verilog é¡¹ç›®
- GTKWave é¡¹ç›®
- Verilog ç¤¾åŒº

---

## ğŸ“ è·å–å¸®åŠ©

1. **æŸ¥çœ‹æ–‡æ¡£**
   ```bash
   cat README_CN.md
   cat VERILOG_QUICK_START.md
   cat QUICK_REFERENCE.md
   ```

2. **æŸ¥çœ‹è„šæœ¬å¸®åŠ©**
   ```bash
   python create_verilog_project.py --help
   python manage_verilog_projects.py --help
   python create_templates.py list
   ```

3. **è¿è¡Œæ¼”ç¤º**
   ```bash
   bash demo.sh
   ```

4. **æŸ¥çœ‹ç¤ºä¾‹**
   ```bash
   cd and_gate && make
   cd ../adder_4bit && make
   ```

---

## ğŸ‰ å¼€å§‹ä½¿ç”¨

**ç°åœ¨å°±å¼€å§‹ä½ çš„ç¬¬ä¸€ä¸ªé¡¹ç›®ï¼š**

```bash
python create_verilog_project.py hello_world "a b / y"
cd hello_world
# ç¼–è¾‘ rtl/hello_world.v å’Œ sim/hello_world_tb.v
make
```

**ç¥ä½ å­¦ä¹ é¡ºåˆ©ï¼** ğŸš€

---

*æœ€åæ›´æ–°ï¼š2026-01-06*
*å·¥å…·ç‰ˆæœ¬ï¼š1.0*
