{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 18:02:43 2019 " "Info: Processing started: Mon Nov 18 18:02:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off H2256 -c H2256 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off H2256 -c H2256 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[0\]\$latch " "Warning: Node \"dout\[0\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IOBus\[0\]\$latch " "Warning: Node \"IOBus\[0\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[1\]\$latch " "Warning: Node \"dout\[1\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IOBus\[1\]\$latch " "Warning: Node \"IOBus\[1\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[2\]\$latch " "Warning: Node \"dout\[2\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IOBus\[2\]\$latch " "Warning: Node \"IOBus\[2\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[3\]\$latch " "Warning: Node \"dout\[3\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IOBus\[3\]\$latch " "Warning: Node \"IOBus\[3\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[4\]\$latch " "Warning: Node \"dout\[4\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IOBus\[4\]\$latch " "Warning: Node \"IOBus\[4\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[5\]\$latch " "Warning: Node \"dout\[5\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IOBus\[5\]\$latch " "Warning: Node \"IOBus\[5\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[6\]\$latch " "Warning: Node \"dout\[6\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IOBus\[6\]\$latch " "Warning: Node \"IOBus\[6\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[7\]\$latch " "Warning: Node \"dout\[7\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IOBus\[7\]\$latch " "Warning: Node \"IOBus\[7\]\$latch\" is a latch" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "busE " "Info: Assuming node \"busE\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "busE register register IOBus\[4\]\$latch dout\[4\]\$latch 387.15 MHz Internal " "Info: Clock \"busE\" Internal fmax is restricted to 387.15 MHz between source register \"IOBus\[4\]\$latch\" and destination register \"dout\[4\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.583 ns " "Info: fmax restricted to clock pin edge rate 2.583 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.296 ns + Longest register register " "Info: + Longest register to register delay is 0.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IOBus\[4\]\$latch 1 REG LC_X15_Y20_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y20_N3; Fanout = 2; REG Node = 'IOBus\[4\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOBus[4]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 0.296 ns dout\[4\]\$latch 2 REG LC_X15_Y20_N4 1 " "Info: 2: + IC(0.182 ns) + CELL(0.114 ns) = 0.296 ns; Loc. = LC_X15_Y20_N4; Fanout = 1; REG Node = 'dout\[4\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { IOBus[4]$latch dout[4]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.114 ns ( 38.51 % ) " "Info: Total cell delay = 0.114 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.182 ns ( 61.49 % ) " "Info: Total interconnect delay = 0.182 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { IOBus[4]$latch dout[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.296 ns" { IOBus[4]$latch {} dout[4]$latch {} } { 0.000ns 0.182ns } { 0.000ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.485 ns - Smallest " "Info: - Smallest clock skew is 0.485 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "busE destination 7.893 ns + Shortest register " "Info: + Shortest clock path from clock \"busE\" to destination register is 7.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns busE 1 CLK PIN_117 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_117; Fanout = 16; CLK Node = 'busE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { busE } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.828 ns) + CELL(0.590 ns) 7.893 ns dout\[4\]\$latch 2 REG LC_X15_Y20_N4 1 " "Info: 2: + IC(5.828 ns) + CELL(0.590 ns) = 7.893 ns; Loc. = LC_X15_Y20_N4; Fanout = 1; REG Node = 'dout\[4\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.418 ns" { busE dout[4]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.065 ns ( 26.16 % ) " "Info: Total cell delay = 2.065 ns ( 26.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.828 ns ( 73.84 % ) " "Info: Total interconnect delay = 5.828 ns ( 73.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.893 ns" { busE dout[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.893 ns" { busE {} busE~out0 {} dout[4]$latch {} } { 0.000ns 0.000ns 5.828ns } { 0.000ns 1.475ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "busE source 7.408 ns - Longest register " "Info: - Longest clock path from clock \"busE\" to source register is 7.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns busE 1 CLK PIN_117 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_117; Fanout = 16; CLK Node = 'busE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { busE } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.819 ns) + CELL(0.114 ns) 7.408 ns IOBus\[4\]\$latch 2 REG LC_X15_Y20_N3 2 " "Info: 2: + IC(5.819 ns) + CELL(0.114 ns) = 7.408 ns; Loc. = LC_X15_Y20_N3; Fanout = 2; REG Node = 'IOBus\[4\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.933 ns" { busE IOBus[4]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.589 ns ( 21.45 % ) " "Info: Total cell delay = 1.589 ns ( 21.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.819 ns ( 78.55 % ) " "Info: Total interconnect delay = 5.819 ns ( 78.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { busE IOBus[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { busE {} busE~out0 {} IOBus[4]$latch {} } { 0.000ns 0.000ns 5.819ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.893 ns" { busE dout[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.893 ns" { busE {} busE~out0 {} dout[4]$latch {} } { 0.000ns 0.000ns 5.828ns } { 0.000ns 1.475ns 0.590ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { busE IOBus[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { busE {} busE~out0 {} IOBus[4]$latch {} } { 0.000ns 0.000ns 5.819ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.319 ns + " "Info: + Micro setup delay of destination is 1.319 ns" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { IOBus[4]$latch dout[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.296 ns" { IOBus[4]$latch {} dout[4]$latch {} } { 0.000ns 0.182ns } { 0.000ns 0.114ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.893 ns" { busE dout[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.893 ns" { busE {} busE~out0 {} dout[4]$latch {} } { 0.000ns 0.000ns 5.828ns } { 0.000ns 1.475ns 0.590ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { busE IOBus[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { busE {} busE~out0 {} IOBus[4]$latch {} } { 0.000ns 0.000ns 5.819ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { dout[4]$latch {} } {  } {  } "" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "busE 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"busE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IOBus\[0\]\$latch dout\[0\]\$latch busE 190 ps " "Info: Found hold time violation between source  pin or register \"IOBus\[0\]\$latch\" and destination pin or register \"dout\[0\]\$latch\" for clock \"busE\" (Hold time is 190 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.486 ns + Largest " "Info: + Largest clock skew is 0.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "busE destination 7.907 ns + Longest register " "Info: + Longest clock path from clock \"busE\" to destination register is 7.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns busE 1 CLK PIN_117 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_117; Fanout = 16; CLK Node = 'busE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { busE } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.842 ns) + CELL(0.590 ns) 7.907 ns dout\[0\]\$latch 2 REG LC_X31_Y16_N4 1 " "Info: 2: + IC(5.842 ns) + CELL(0.590 ns) = 7.907 ns; Loc. = LC_X31_Y16_N4; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { busE dout[0]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.065 ns ( 26.12 % ) " "Info: Total cell delay = 2.065 ns ( 26.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.842 ns ( 73.88 % ) " "Info: Total interconnect delay = 5.842 ns ( 73.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { busE dout[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.907 ns" { busE {} busE~out0 {} dout[0]$latch {} } { 0.000ns 0.000ns 5.842ns } { 0.000ns 1.475ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "busE source 7.421 ns - Shortest register " "Info: - Shortest clock path from clock \"busE\" to source register is 7.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns busE 1 CLK PIN_117 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_117; Fanout = 16; CLK Node = 'busE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { busE } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.832 ns) + CELL(0.114 ns) 7.421 ns IOBus\[0\]\$latch 2 REG LC_X31_Y16_N3 2 " "Info: 2: + IC(5.832 ns) + CELL(0.114 ns) = 7.421 ns; Loc. = LC_X31_Y16_N3; Fanout = 2; REG Node = 'IOBus\[0\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.946 ns" { busE IOBus[0]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.589 ns ( 21.41 % ) " "Info: Total cell delay = 1.589 ns ( 21.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.832 ns ( 78.59 % ) " "Info: Total interconnect delay = 5.832 ns ( 78.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { busE IOBus[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { busE {} busE~out0 {} IOBus[0]$latch {} } { 0.000ns 0.000ns 5.832ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { busE dout[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.907 ns" { busE {} busE~out0 {} dout[0]$latch {} } { 0.000ns 0.000ns 5.842ns } { 0.000ns 1.475ns 0.590ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { busE IOBus[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { busE {} busE~out0 {} IOBus[0]$latch {} } { 0.000ns 0.000ns 5.832ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.296 ns - Shortest register register " "Info: - Shortest register to register delay is 0.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IOBus\[0\]\$latch 1 REG LC_X31_Y16_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y16_N3; Fanout = 2; REG Node = 'IOBus\[0\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOBus[0]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 0.296 ns dout\[0\]\$latch 2 REG LC_X31_Y16_N4 1 " "Info: 2: + IC(0.182 ns) + CELL(0.114 ns) = 0.296 ns; Loc. = LC_X31_Y16_N4; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { IOBus[0]$latch dout[0]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.114 ns ( 38.51 % ) " "Info: Total cell delay = 0.114 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.182 ns ( 61.49 % ) " "Info: Total interconnect delay = 0.182 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { IOBus[0]$latch dout[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.296 ns" { IOBus[0]$latch {} dout[0]$latch {} } { 0.000ns 0.182ns } { 0.000ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { busE dout[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.907 ns" { busE {} busE~out0 {} dout[0]$latch {} } { 0.000ns 0.000ns 5.842ns } { 0.000ns 1.475ns 0.590ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { busE IOBus[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { busE {} busE~out0 {} IOBus[0]$latch {} } { 0.000ns 0.000ns 5.832ns } { 0.000ns 1.475ns 0.114ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { IOBus[0]$latch dout[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.296 ns" { IOBus[0]$latch {} dout[0]$latch {} } { 0.000ns 0.182ns } { 0.000ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "IOBus\[4\]\$latch din\[4\] busE 3.826 ns register " "Info: tsu for register \"IOBus\[4\]\$latch\" (data pin = \"din\[4\]\", clock pin = \"busE\") is 3.826 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.280 ns + Longest pin register " "Info: + Longest pin to register delay is 10.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns din\[4\] 1 PIN PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_108; Fanout = 1; PIN Node = 'din\[4\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.215 ns) + CELL(0.590 ns) 10.280 ns IOBus\[4\]\$latch 2 REG LC_X15_Y20_N3 2 " "Info: 2: + IC(8.215 ns) + CELL(0.590 ns) = 10.280 ns; Loc. = LC_X15_Y20_N3; Fanout = 2; REG Node = 'IOBus\[4\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.805 ns" { din[4] IOBus[4]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.065 ns ( 20.09 % ) " "Info: Total cell delay = 2.065 ns ( 20.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.215 ns ( 79.91 % ) " "Info: Total interconnect delay = 8.215 ns ( 79.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.280 ns" { din[4] IOBus[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.280 ns" { din[4] {} din[4]~out0 {} IOBus[4]$latch {} } { 0.000ns 0.000ns 8.215ns } { 0.000ns 1.475ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.954 ns + " "Info: + Micro setup delay of destination is 0.954 ns" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "busE destination 7.408 ns - Shortest register " "Info: - Shortest clock path from clock \"busE\" to destination register is 7.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns busE 1 CLK PIN_117 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_117; Fanout = 16; CLK Node = 'busE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { busE } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.819 ns) + CELL(0.114 ns) 7.408 ns IOBus\[4\]\$latch 2 REG LC_X15_Y20_N3 2 " "Info: 2: + IC(5.819 ns) + CELL(0.114 ns) = 7.408 ns; Loc. = LC_X15_Y20_N3; Fanout = 2; REG Node = 'IOBus\[4\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.933 ns" { busE IOBus[4]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.589 ns ( 21.45 % ) " "Info: Total cell delay = 1.589 ns ( 21.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.819 ns ( 78.55 % ) " "Info: Total interconnect delay = 5.819 ns ( 78.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { busE IOBus[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { busE {} busE~out0 {} IOBus[4]$latch {} } { 0.000ns 0.000ns 5.819ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.280 ns" { din[4] IOBus[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.280 ns" { din[4] {} din[4]~out0 {} IOBus[4]$latch {} } { 0.000ns 0.000ns 8.215ns } { 0.000ns 1.475ns 0.590ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.408 ns" { busE IOBus[4]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.408 ns" { busE {} busE~out0 {} IOBus[4]$latch {} } { 0.000ns 0.000ns 5.819ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "busE dout\[0\] dout\[0\]\$latch 14.782 ns register " "Info: tco from clock \"busE\" to destination pin \"dout\[0\]\" through register \"dout\[0\]\$latch\" is 14.782 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "busE source 7.907 ns + Longest register " "Info: + Longest clock path from clock \"busE\" to source register is 7.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns busE 1 CLK PIN_117 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_117; Fanout = 16; CLK Node = 'busE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { busE } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.842 ns) + CELL(0.590 ns) 7.907 ns dout\[0\]\$latch 2 REG LC_X31_Y16_N4 1 " "Info: 2: + IC(5.842 ns) + CELL(0.590 ns) = 7.907 ns; Loc. = LC_X31_Y16_N4; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { busE dout[0]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.065 ns ( 26.12 % ) " "Info: Total cell delay = 2.065 ns ( 26.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.842 ns ( 73.88 % ) " "Info: Total interconnect delay = 5.842 ns ( 73.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { busE dout[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.907 ns" { busE {} busE~out0 {} dout[0]$latch {} } { 0.000ns 0.000ns 5.842ns } { 0.000ns 1.475ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.875 ns + Longest register pin " "Info: + Longest register to pin delay is 6.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dout\[0\]\$latch 1 REG LC_X31_Y16_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y16_N4; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.767 ns) + CELL(2.108 ns) 6.875 ns dout\[0\] 2 PIN PIN_76 0 " "Info: 2: + IC(4.767 ns) + CELL(2.108 ns) = 6.875 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'dout\[0\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { dout[0]$latch dout[0] } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 30.66 % ) " "Info: Total cell delay = 2.108 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.767 ns ( 69.34 % ) " "Info: Total interconnect delay = 4.767 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { dout[0]$latch dout[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { dout[0]$latch {} dout[0] {} } { 0.000ns 4.767ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { busE dout[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.907 ns" { busE {} busE~out0 {} dout[0]$latch {} } { 0.000ns 0.000ns 5.842ns } { 0.000ns 1.475ns 0.590ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.875 ns" { dout[0]$latch dout[0] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.875 ns" { dout[0]$latch {} dout[0] {} } { 0.000ns 4.767ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addrIN\[3\] Addr\[3\] 12.947 ns Longest " "Info: Longest tpd from source pin \"addrIN\[3\]\" to destination pin \"Addr\[3\]\" is 12.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns addrIN\[3\] 1 PIN PIN_121 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_121; Fanout = 1; PIN Node = 'addrIN\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrIN[3] } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.370 ns) + CELL(2.108 ns) 12.947 ns Addr\[3\] 2 PIN PIN_220 0 " "Info: 2: + IC(9.370 ns) + CELL(2.108 ns) = 12.947 ns; Loc. = PIN_220; Fanout = 0; PIN Node = 'Addr\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.478 ns" { addrIN[3] Addr[3] } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.577 ns ( 27.63 % ) " "Info: Total cell delay = 3.577 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.370 ns ( 72.37 % ) " "Info: Total interconnect delay = 9.370 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.947 ns" { addrIN[3] Addr[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.947 ns" { addrIN[3] {} addrIN[3]~out0 {} Addr[3] {} } { 0.000ns 0.000ns 9.370ns } { 0.000ns 1.469ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IOBus\[6\]\$latch din\[6\] busE 0.466 ns register " "Info: th for register \"IOBus\[6\]\$latch\" (data pin = \"din\[6\]\", clock pin = \"busE\") is 0.466 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "busE destination 7.373 ns + Longest register " "Info: + Longest clock path from clock \"busE\" to destination register is 7.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns busE 1 CLK PIN_117 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_117; Fanout = 16; CLK Node = 'busE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { busE } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.784 ns) + CELL(0.114 ns) 7.373 ns IOBus\[6\]\$latch 2 REG LC_X27_Y1_N1 2 " "Info: 2: + IC(5.784 ns) + CELL(0.114 ns) = 7.373 ns; Loc. = LC_X27_Y1_N1; Fanout = 2; REG Node = 'IOBus\[6\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.898 ns" { busE IOBus[6]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.589 ns ( 21.55 % ) " "Info: Total cell delay = 1.589 ns ( 21.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.784 ns ( 78.45 % ) " "Info: Total interconnect delay = 5.784 ns ( 78.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { busE IOBus[6]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { busE {} busE~out0 {} IOBus[6]$latch {} } { 0.000ns 0.000ns 5.784ns } { 0.000ns 1.475ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.907 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns din\[6\] 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'din\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.990 ns) + CELL(0.442 ns) 6.907 ns IOBus\[6\]\$latch 2 REG LC_X27_Y1_N1 2 " "Info: 2: + IC(4.990 ns) + CELL(0.442 ns) = 6.907 ns; Loc. = LC_X27_Y1_N1; Fanout = 2; REG Node = 'IOBus\[6\]\$latch'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.432 ns" { din[6] IOBus[6]$latch } "NODE_NAME" } } { "H2256.vhd" "" { Text "D:/quartas_workspace/H2256/H2256.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.917 ns ( 27.75 % ) " "Info: Total cell delay = 1.917 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.990 ns ( 72.25 % ) " "Info: Total interconnect delay = 4.990 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { din[6] IOBus[6]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { din[6] {} din[6]~out0 {} IOBus[6]$latch {} } { 0.000ns 0.000ns 4.990ns } { 0.000ns 1.475ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { busE IOBus[6]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { busE {} busE~out0 {} IOBus[6]$latch {} } { 0.000ns 0.000ns 5.784ns } { 0.000ns 1.475ns 0.114ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { din[6] IOBus[6]$latch } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { din[6] {} din[6]~out0 {} IOBus[6]$latch {} } { 0.000ns 0.000ns 4.990ns } { 0.000ns 1.475ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 18:02:43 2019 " "Info: Processing ended: Mon Nov 18 18:02:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
