<stg><name>expandKey</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="10" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
:0  %t_0_0 = alloca i8

]]></Node>
<StgValue><ssdm name="t_0_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
:1  %t_1_0 = alloca i8

]]></Node>
<StgValue><ssdm name="t_1_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
:2  %t_2_0 = alloca i8

]]></Node>
<StgValue><ssdm name="t_2_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
:3  %t_3_0 = alloca i8

]]></Node>
<StgValue><ssdm name="t_3_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln128 = phi i2 [ 0, %0 ], [ %add_ln128, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln128"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8">
<![CDATA[
meminst:1  %t_0_0_load = load i8* %t_0_0

]]></Node>
<StgValue><ssdm name="t_0_0_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8">
<![CDATA[
meminst:2  %t_1_0_load = load i8* %t_1_0

]]></Node>
<StgValue><ssdm name="t_1_0_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8">
<![CDATA[
meminst:3  %t_2_0_load = load i8* %t_2_0

]]></Node>
<StgValue><ssdm name="t_2_0_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8">
<![CDATA[
meminst:4  %t_3_0_load = load i8* %t_3_0

]]></Node>
<StgValue><ssdm name="t_3_0_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst:5  %add_ln128 = add i2 %phi_ln128, 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst:6  %t_0_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 0, i8 %t_0_0_load, i8 %t_0_0_load, i8 %t_0_0_load, i2 %phi_ln128)

]]></Node>
<StgValue><ssdm name="t_0_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst:7  %t_1_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %t_1_0_load, i8 0, i8 %t_1_0_load, i8 %t_1_0_load, i2 %phi_ln128)

]]></Node>
<StgValue><ssdm name="t_1_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst:8  %t_2_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %t_2_0_load, i8 %t_2_0_load, i8 0, i8 %t_2_0_load, i2 %phi_ln128)

]]></Node>
<StgValue><ssdm name="t_2_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
meminst:9  %t_3_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %t_3_0_load, i8 %t_3_0_load, i8 %t_3_0_load, i8 0, i2 %phi_ln128)

]]></Node>
<StgValue><ssdm name="t_3_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
meminst:10  %icmp_ln128 = icmp eq i2 %phi_ln128, -1

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:11  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:12  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst:13  store i8 %t_3_1, i8* %t_3_0

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst:14  store i8 %t_2_1, i8* %t_2_0

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst:15  store i8 %t_1_1, i8* %t_1_0

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
meminst:16  store i8 %t_0_1, i8* %t_0_0

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:17  br i1 %icmp_ln128, label %.preheader.preheader, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0 = phi i5 [ %i, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln131 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln131, label %.preheader3.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln132 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %key_addr = getelementptr [16 x i8]* %key, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
:2  %key_load = load i8* %key_addr, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %rconIteration_1 = alloca i32

]]></Node>
<StgValue><ssdm name="rconIteration_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:1  store i32 1, i32* %rconIteration_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
:2  %key_load = load i8* %key_addr, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %expandedKey_addr = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="expandedKey_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  store i8 %key_load, i8* %expandedKey_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader3:0  %t_3_2 = phi i8 [ %t_3_1, %.preheader3.preheader ], [ %t_3_5, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="t_3_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader3:1  %t_2_2 = phi i8 [ %t_2_1, %.preheader3.preheader ], [ %t_2_5, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="t_2_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader3:2  %t_1_2 = phi i8 [ %t_1_1, %.preheader3.preheader ], [ %t_1_5, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="t_1_2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader3:3  %t_0_26 = phi i8 [ %t_0_1, %.preheader3.preheader ], [ %t_0_5, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="t_0_26"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader3:4  %currentSize_0 = phi i8 [ 16, %.preheader3.preheader ], [ %currentSize, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="currentSize_0"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:5  %icmp_ln135 = icmp ult i8 %currentSize_0, -80

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:6  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:7  br i1 %icmp_ln135, label %.preheader2.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln167"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader2:0  %t_3_3 = phi i8 [ %t_3_2, %.preheader2.preheader ], [ %t_3_3_be, %.preheader2.backedge ]

]]></Node>
<StgValue><ssdm name="t_3_3"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader2:1  %t_2_3 = phi i8 [ %t_2_2, %.preheader2.preheader ], [ %t_2_3_be, %.preheader2.backedge ]

]]></Node>
<StgValue><ssdm name="t_2_3"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader2:2  %t_1_3 = phi i8 [ %t_1_2, %.preheader2.preheader ], [ %t_1_3_be, %.preheader2.backedge ]

]]></Node>
<StgValue><ssdm name="t_1_3"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader2:3  %t_0_3 = phi i8 [ %t_0_26, %.preheader2.preheader ], [ %t_0_3_be, %.preheader2.backedge ]

]]></Node>
<StgValue><ssdm name="t_0_3"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:4  %i_1 = phi i3 [ 0, %.preheader2.preheader ], [ %i_2, %.preheader2.backedge ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:5  %icmp_ln138 = icmp eq i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:6  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:7  %i_2 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:8  br i1 %icmp_ln138, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %xor_ln140 = xor i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="xor_ln140"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="3">
<![CDATA[
:1  %sext_ln140 = sext i3 %xor_ln140 to i8

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln140 = add i8 %currentSize_0, %sext_ln140

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln140 = zext i8 %add_ln140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %expandedKey_addr_1 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="expandedKey_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
:5  %t_0 = load i8* %expandedKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="3">
<![CDATA[
:6  %trunc_ln140 = trunc i3 %i_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="8">
<![CDATA[
:0  %trunc_ln135 = trunc i8 %currentSize_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln146 = icmp eq i4 %trunc_ln135, 0

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln146, label %4, label %.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %rconIteration_1_load = load i32* %rconIteration_1

]]></Node>
<StgValue><ssdm name="rconIteration_1_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %rconIteration = add nsw i32 %rconIteration_1_load, 1

]]></Node>
<StgValue><ssdm name="rconIteration"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8">
<![CDATA[
:2  %core_ret = call fastcc { i8, i8, i8, i8 } @core(i8 %t_0_3, i8 %t_1_3, i8 %t_2_3, i8 %t_3_3, i32 %rconIteration_1_load)

]]></Node>
<StgValue><ssdm name="core_ret"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  store i32 %rconIteration, i32* %rconIteration_1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
:5  %t_0 = load i8* %expandedKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %trunc_ln140, label %branch3 [
    i2 0, label %.preheader2.backedge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln140"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln140" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %.preheader2.backedge

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %.preheader2.backedge

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln140" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch3:0  br label %.preheader2.backedge

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
.preheader2.backedge:0  %t_3_3_be = phi i8 [ %t_0, %branch3 ], [ %t_3_3, %branch2 ], [ %t_3_3, %branch1 ], [ %t_3_3, %2 ]

]]></Node>
<StgValue><ssdm name="t_3_3_be"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
.preheader2.backedge:1  %t_2_3_be = phi i8 [ %t_2_3, %branch3 ], [ %t_0, %branch2 ], [ %t_2_3, %branch1 ], [ %t_2_3, %2 ]

]]></Node>
<StgValue><ssdm name="t_2_3_be"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
.preheader2.backedge:2  %t_1_3_be = phi i8 [ %t_1_3, %branch3 ], [ %t_1_3, %branch2 ], [ %t_0, %branch1 ], [ %t_1_3, %2 ]

]]></Node>
<StgValue><ssdm name="t_1_3_be"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
.preheader2.backedge:3  %t_0_3_be = phi i8 [ %t_0_3, %branch3 ], [ %t_0_3, %branch2 ], [ %t_0_3, %branch1 ], [ %t_0, %2 ]

]]></Node>
<StgValue><ssdm name="t_0_3_be"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.backedge:4  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8">
<![CDATA[
:2  %core_ret = call fastcc { i8, i8, i8, i8 } @core(i8 %t_0_3, i8 %t_1_3, i8 %t_2_3, i8 %t_3_3, i32 %rconIteration_1_load)

]]></Node>
<StgValue><ssdm name="core_ret"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32">
<![CDATA[
:3  %t_3 = extractvalue { i8, i8, i8, i8 } %core_ret, 2

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
:4  %t_2 = extractvalue { i8, i8, i8, i8 } %core_ret, 1

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
:5  %t_1 = extractvalue { i8, i8, i8, i8 } %core_ret, 0

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
:6  %t_0_2 = extractvalue { i8, i8, i8, i8 } %core_ret, 3

]]></Node>
<StgValue><ssdm name="t_0_2"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit1:0  %t_3_5 = phi i8 [ %t_3, %4 ], [ %t_3_3, %3 ]

]]></Node>
<StgValue><ssdm name="t_3_5"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit1:1  %t_2_5 = phi i8 [ %t_2, %4 ], [ %t_2_3, %3 ]

]]></Node>
<StgValue><ssdm name="t_2_5"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit1:2  %t_1_5 = phi i8 [ %t_1, %4 ], [ %t_1_3, %3 ]

]]></Node>
<StgValue><ssdm name="t_1_5"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit1:3  %t_0_5 = phi i8 [ %t_0_2, %4 ], [ %t_0_3, %3 ]

]]></Node>
<StgValue><ssdm name="t_0_5"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit1:4  %currentSize = add i8 %currentSize_0, 4

]]></Node>
<StgValue><ssdm name="currentSize"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1:5  br label %5

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %currentSize_1 = phi i8 [ %currentSize_0, %.loopexit1 ], [ %add_ln164, %6 ]

]]></Node>
<StgValue><ssdm name="currentSize_1"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %i_3 = phi i3 [ 0, %.loopexit1 ], [ %i_4, %6 ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln161 = icmp eq i3 %i_3, -4

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_4 = add i3 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln161, label %.preheader3.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln163 = add i8 -16, %currentSize_1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln163 = zext i8 %add_ln163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %expandedKey_addr_2 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="expandedKey_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
:3  %expandedKey_load = load i8* %expandedKey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_load"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="3">
<![CDATA[
:4  %trunc_ln163 = trunc i3 %i_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:5  %tmp = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %t_0_5, i8 %t_1_5, i8 %t_2_5, i8 %t_3_5, i2 %trunc_ln163)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="119" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
:3  %expandedKey_load = load i8* %expandedKey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="expandedKey_load"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %xor_ln163 = xor i8 %expandedKey_load, %tmp

]]></Node>
<StgValue><ssdm name="xor_ln163"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln163_1 = zext i8 %currentSize_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %expandedKey_addr_3 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="expandedKey_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  store i8 %xor_ln163, i8* %expandedKey_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %add_ln164 = add i8 1, %currentSize_1

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
