==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.01 seconds. CPU system time: 1.02 seconds. Elapsed time: 6.67 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,461 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,332 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,302 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,395 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,196 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,248 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,227 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,300 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,373 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,438 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,292 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,227 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,227 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,227 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,231 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,251 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'phase2_write_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:74:20)
INFO: [HLS 214-291] Loop 'phase2_accum_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:61:20)
INFO: [HLS 214-186] Unrolling loop 'phase2_write_col' (top.cpp:74:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'phase2_accum_col' (top.cpp:61:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'init_col_sums' (top.cpp:50:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-188] Unrolling loop 'phase1_norm' (top.cpp:38:22) in function 'top_kernel' partially with a factor of 8 (top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_sums': Complete partitioning on dimension 1. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:14:0)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.15 seconds. CPU system time: 0.83 seconds. Elapsed time: 8.86 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'phase1_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_norm'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase1_norm' (loop 'phase1_norm'): Unable to schedule 'load' operation 24 bit ('A_load_1', top.cpp:43) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase1_norm' (loop 'phase1_norm'): Unable to schedule 'load' operation 24 bit ('A_load_3', top.cpp:43) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase1_norm' (loop 'phase1_norm'): Unable to schedule 'load' operation 24 bit ('A_load_5', top.cpp:43) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 48, loop 'phase1_norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_accum_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_1', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_3', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_5', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'phase2_accum_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_write_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_1', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_3', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_5', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_7_write_ln80', top.cpp:80) of variable 'select_ln80_31', top.cpp:80 on array 'C' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_37_write_ln80', top.cpp:80) of variable 'select_ln80_151', top.cpp:80 on array 'C' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_53_write_ln80', top.cpp:80) of variable 'select_ln80_215', top.cpp:80 on array 'C' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_61_write_ln80', top.cpp:80) of variable 'select_ln80_247', top.cpp:80 on array 'C' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 34, loop 'phase2_write_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.04 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.99 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_sum' pipeline 'phase1_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_norm' pipeline 'phase1_norm' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_accum_row' pipeline 'phase2_accum_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_accum_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_write_row' pipeline 'phase2_write_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_write_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.5 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.84 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.83 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:53; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:16; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:42; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.41 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 1.09 seconds. Elapsed time: 5.86 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,461 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,112 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,182 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,287 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,088 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,084 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,137 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,206 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,275 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,337 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,199 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,134 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,134 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,134 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,138 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'phase2_write_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:74:20)
INFO: [HLS 214-291] Loop 'phase2_accum_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:61:20)
INFO: [HLS 214-186] Unrolling loop 'phase2_write_col' (top.cpp:74:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'phase2_accum_col' (top.cpp:61:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'init_col_sums' (top.cpp:50:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-188] Unrolling loop 'phase1_norm' (top.cpp:38:22) in function 'top_kernel' partially with a factor of 4 (top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_sums': Complete partitioning on dimension 1. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:14:0)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.15 seconds. CPU system time: 1.04 seconds. Elapsed time: 9.49 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'phase1_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_norm'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase1_norm' (loop 'phase1_norm'): Unable to schedule 'load' operation 24 bit ('A_load_1', top.cpp:43) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46, loop 'phase1_norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_accum_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_1', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_3', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_5', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'phase2_accum_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_write_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_1', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_3', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_5', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_7_write_ln80', top.cpp:80) of variable 'select_ln80_31', top.cpp:80 on array 'C' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_37_write_ln80', top.cpp:80) of variable 'select_ln80_151', top.cpp:80 on array 'C' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_53_write_ln80', top.cpp:80) of variable 'select_ln80_215', top.cpp:80 on array 'C' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_61_write_ln80', top.cpp:80) of variable 'select_ln80_247', top.cpp:80 on array 'C' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 34, loop 'phase2_write_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.78 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_sum' pipeline 'phase1_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_norm' pipeline 'phase1_norm' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_accum_row' pipeline 'phase2_accum_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_accum_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_write_row' pipeline 'phase2_write_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_write_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.51 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.87 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.52 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.78 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:54; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:11; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:43; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.39 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.03 seconds. CPU system time: 1.15 seconds. Elapsed time: 6.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,461 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,112 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,182 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,287 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,088 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,084 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,137 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,206 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,275 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,337 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,199 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,134 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,134 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,134 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,138 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'phase2_write_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:74:20)
INFO: [HLS 214-291] Loop 'phase2_accum_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:61:20)
INFO: [HLS 214-186] Unrolling loop 'phase2_write_col' (top.cpp:74:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'phase2_accum_col' (top.cpp:61:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'init_col_sums' (top.cpp:50:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-188] Unrolling loop 'phase1_norm' (top.cpp:38:22) in function 'top_kernel' partially with a factor of 4 (top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_sums': Complete partitioning on dimension 1. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:14:0)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.44 seconds. CPU system time: 0.93 seconds. Elapsed time: 8.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.38 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'phase1_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_norm'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase1_norm' (loop 'phase1_norm'): Unable to schedule 'load' operation 24 bit ('A_load_1', top.cpp:43) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46, loop 'phase1_norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_accum_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_1', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_3', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_5', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'phase2_accum_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_write_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_1', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_3', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_5', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_7_write_ln80', top.cpp:80) of variable 'select_ln80_31', top.cpp:80 on array 'C' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_37_write_ln80', top.cpp:80) of variable 'select_ln80_151', top.cpp:80 on array 'C' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_53_write_ln80', top.cpp:80) of variable 'select_ln80_215', top.cpp:80 on array 'C' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_61_write_ln80', top.cpp:80) of variable 'select_ln80_247', top.cpp:80 on array 'C' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 34, loop 'phase2_write_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.01 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.87 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_sum' pipeline 'phase1_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_norm' pipeline 'phase1_norm' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_accum_row' pipeline 'phase2_accum_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_accum_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_write_row' pipeline 'phase2_write_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_write_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.42 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.75 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.51 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.76 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:53; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:11; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:43; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.37 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 1 seconds. Elapsed time: 5.94 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,461 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,002 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,122 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,233 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,034 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,186 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,041 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,108 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,175 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,240 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,106 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,041 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,041 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,041 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,045 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,065 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'phase2_write_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:74:20)
INFO: [HLS 214-291] Loop 'phase2_accum_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:61:20)
INFO: [HLS 214-186] Unrolling loop 'phase2_write_col' (top.cpp:74:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'phase2_accum_col' (top.cpp:61:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'init_col_sums' (top.cpp:50:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-188] Unrolling loop 'phase1_norm' (top.cpp:38:22) in function 'top_kernel' partially with a factor of 2 (top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_sums': Complete partitioning on dimension 1. (top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 2 on dimension 2. (top.cpp:14:0)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.55 seconds. CPU system time: 0.95 seconds. Elapsed time: 8.87 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'phase1_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'phase1_norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_accum_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_21', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_29', top.cpp:65) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'phase2_accum_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_write_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7', top.cpp:80) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_37_write_ln80', top.cpp:80) of variable 'select_ln80_151', top.cpp:80 on array 'C' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_53_write_ln80', top.cpp:80) of variable 'select_ln80_215', top.cpp:80 on array 'C' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_61_write_ln80', top.cpp:80) of variable 'select_ln80_247', top.cpp:80 on array 'C' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 34, loop 'phase2_write_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.09 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.21 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.98 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_sum' pipeline 'phase1_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_norm' pipeline 'phase1_norm' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_accum_row' pipeline 'phase2_accum_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_accum_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_write_row' pipeline 'phase2_write_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_write_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.54 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.96 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.64 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.94 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:47; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:12; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:44; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.4 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.85 seconds. CPU system time: 1.14 seconds. Elapsed time: 6.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,461 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,126 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,066 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,240 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,041 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,322 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,177 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,244 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,311 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,376 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,242 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,177 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,177 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,177 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,181 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,205 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'phase2_write_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:73:20)
INFO: [HLS 214-291] Loop 'phase2_accum_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:60:20)
INFO: [HLS 214-186] Unrolling loop 'phase2_write_col' (top.cpp:73:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'phase2_accum_col' (top.cpp:60:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-188] Unrolling loop 'phase1_norm' (top.cpp:37:22) in function 'top_kernel' partially with a factor of 2 (top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_sums': Complete partitioning on dimension 1. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 2 on dimension 2. (top.cpp:13:0)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< init_col_sums> at top.cpp:49:20 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.26 seconds. CPU system time: 0.91 seconds. Elapsed time: 9 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.78 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'phase1_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 45, loop 'phase1_norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_phase1_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_init_col_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_col_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_col_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_accum_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1', top.cpp:64) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3', top.cpp:64) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5', top.cpp:64) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7', top.cpp:64) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_21', top.cpp:64) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_29', top.cpp:64) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'phase2_accum_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_write_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1', top.cpp:79) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3', top.cpp:79) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5', top.cpp:79) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7', top.cpp:79) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_37_write_ln79', top.cpp:79) of variable 'select_ln79_151', top.cpp:79 on array 'C' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_53_write_ln79', top.cpp:79) of variable 'select_ln79_215', top.cpp:79 on array 'C' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_61_write_ln79', top.cpp:79) of variable 'select_ln79_247', top.cpp:79 on array 'C' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 34, loop 'phase2_write_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.15 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_sum' pipeline 'phase1_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_norm' pipeline 'phase1_norm' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_phase1_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_phase1_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_init_col_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_init_col_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_accum_row' pipeline 'phase2_accum_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_accum_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_write_row' pipeline 'phase2_write_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_write_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.57 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel' is 6016 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.55 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.67 seconds. CPU system time: 0.16 seconds. Elapsed time: 2 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.58 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.8 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:50; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:14; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:44; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.36 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 1 seconds. Elapsed time: 5.89 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,461 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,071 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,036 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,213 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,014 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,287 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,159 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,225 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,291 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,356 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,224 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,159 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,159 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,159 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,163 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,187 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'phase2_write_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:71:20)
INFO: [HLS 214-291] Loop 'phase2_accum_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:59:20)
INFO: [HLS 214-186] Unrolling loop 'phase2_write_col' (top.cpp:71:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'phase2_accum_col' (top.cpp:59:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_sums': Complete partitioning on dimension 1. (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 2 on dimension 2. (top.cpp:13:0)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< init_col_sums> at top.cpp:48:20 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.66 seconds. CPU system time: 0.85 seconds. Elapsed time: 8.7 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.73 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'phase1_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 45, loop 'phase1_norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_phase1_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_init_col_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_col_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_col_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_accum_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1', top.cpp:62) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3', top.cpp:62) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5', top.cpp:62) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7', top.cpp:62) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_21', top.cpp:62) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_29', top.cpp:62) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'phase2_accum_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_write_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1', top.cpp:76) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3', top.cpp:76) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5', top.cpp:76) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7', top.cpp:76) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_37_write_ln76', top.cpp:76) of variable 'select_ln76_151', top.cpp:76 on array 'C' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_53_write_ln76', top.cpp:76) of variable 'select_ln76_215', top.cpp:76 on array 'C' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_61_write_ln76', top.cpp:76) of variable 'select_ln76_247', top.cpp:76 on array 'C' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 34, loop 'phase2_write_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.79 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_sum' pipeline 'phase1_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_norm' pipeline 'phase1_norm' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_phase1_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_phase1_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_init_col_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_init_col_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_accum_row' pipeline 'phase2_accum_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_accum_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_write_row' pipeline 'phase2_write_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_write_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.55 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_col_sums_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel' is 6016 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.59 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.64 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.93 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:49; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:12; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:43; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 1.1 seconds. Elapsed time: 5.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,844 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 615 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,197 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,137 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,153 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_1> at top.cpp:11:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_6> at top.cpp:41:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_33_5> at top.cpp:33:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma (top.cpp:15:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_3' is marked as complete unroll implied by the pipeline pragma (top.cpp:23:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_2' (top.cpp:15:26) in function 'top_kernel' completely with a factor of 64 (top.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_3' (top.cpp:23:26) in function 'top_kernel' completely with a factor of 64 (top.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.21 seconds. CPU system time: 1.06 seconds. Elapsed time: 9.88 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_1', top.cpp:16) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_3', top.cpp:16) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_5', top.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_7', top.cpp:16) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_37', top.cpp:16) on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_53', top.cpp:16) on array 'A' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to schedule 'load' operation 24 bit ('A_load_61', top.cpp:16) on array 'A' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 107, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.99 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_33_5' pipeline 'VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_33_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.89 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_41_6' pipeline 'VITIS_LOOP_41_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_41_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.85 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.27 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.22 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:38; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:13; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:43; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.44 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.94 seconds. CPU system time: 1.23 seconds. Elapsed time: 6.32 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,461 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,947 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,092 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,206 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,007 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,421 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,036 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,102 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,168 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,233 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,101 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,036 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,036 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,036 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,040 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,060 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'phase2_write_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:68:20)
INFO: [HLS 214-291] Loop 'phase2_accum_col' is marked as complete unroll implied by the pipeline pragma (top.cpp:56:20)
INFO: [HLS 214-186] Unrolling loop 'phase2_write_col' (top.cpp:68:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'phase2_accum_col' (top.cpp:56:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'init_col_sums' (top.cpp:45:20) in function 'top_kernel' completely with a factor of 64 (top.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_sums': Complete partitioning on dimension 1. (top.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:11:0)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.26 seconds. CPU system time: 1.2 seconds. Elapsed time: 9.78 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'phase1_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase1_norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'phase1_norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_accum_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_accum_row' (loop 'phase2_accum_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13', top.cpp:60) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 9, loop 'phase2_accum_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'phase2_write_row'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1', top.cpp:73) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3', top.cpp:73) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5', top.cpp:73) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7', top.cpp:73) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_37_write_ln73', top.cpp:73) of variable 'select_ln73_151', top.cpp:73 on array 'C' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_53_write_ln73', top.cpp:73) of variable 'select_ln73_215', top.cpp:73 on array 'C' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_phase2_write_row' (loop 'phase2_write_row'): Unable to schedule 'store' operation 0 bit ('C_addr_61_write_ln73', top.cpp:73) of variable 'select_ln73_247', top.cpp:73 on array 'C' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 34, loop 'phase2_write_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.66 seconds. CPU system time: 0.1 seconds. Elapsed time: 8.81 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.83 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_sum' pipeline 'phase1_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase1_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase1_norm' pipeline 'phase1_norm' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase1_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_accum_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_accum_row' pipeline 'phase2_accum_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_accum_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_phase2_write_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_phase2_write_row' pipeline 'phase2_write_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_phase2_write_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.48 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_col_s_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E8col_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.53 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.56 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.94 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:51; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:12; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:44; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.38 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 1.12 seconds. Elapsed time: 6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,877 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,373 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,309 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,631 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,368 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,246 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,273 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:17:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:18:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.77 seconds. CPU system time: 1.01 seconds. Elapsed time: 9.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:29:9) to (top.cpp:27:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_79_6'(top.cpp:79:22) and 'VITIS_LOOP_81_7'(top.cpp:81:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_6' (top.cpp:79:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.63 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_56_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_56_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.34 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_69_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6_VITIS_LOOP_81_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_79_6_VITIS_LOOP_81_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_56_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_56_4' pipeline 'VITIS_LOOP_56_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_56_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_5' pipeline 'VITIS_LOOP_69_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.71 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7' pipeline 'VITIS_LOOP_79_6_VITIS_LOOP_81_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.79 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.71 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:33; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:20; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:44; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.39 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 207-5571] unexpected pragma argument 'div', expects function/operation (top.cpp:10:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.94 seconds. CPU system time: 1.13 seconds. Elapsed time: 6.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,877 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,373 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,309 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,631 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,368 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,246 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,274 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:15:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:16:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.93 seconds. Elapsed time: 9.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:22:9) to (top.cpp:21:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_6'(top.cpp:55:22) and 'VITIS_LOOP_56_7'(top.cpp:56:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_6' (top.cpp:55:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.63 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.43 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_6_VITIS_LOOP_56_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_55_6_VITIS_LOOP_56_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_31_3' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_31_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_49_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_49_5' pipeline 'VITIS_LOOP_49_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_49_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.63 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7' pipeline 'VITIS_LOOP_55_6_VITIS_LOOP_56_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.69 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.71 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:33; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:11; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:45; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.4 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 1.07 seconds. Elapsed time: 5.91 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,877 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,373 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,309 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,310 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,631 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,368 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,246 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,273 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:17:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:18:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.6 seconds. CPU system time: 0.88 seconds. Elapsed time: 8.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:29:9) to (top.cpp:27:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_79_6'(top.cpp:79:22) and 'VITIS_LOOP_81_7'(top.cpp:81:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_6' (top.cpp:79:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:17).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.74 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_56_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_56_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.38 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_69_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6_VITIS_LOOP_81_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_79_6_VITIS_LOOP_81_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_56_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_56_4' pipeline 'VITIS_LOOP_56_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_56_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_5' pipeline 'VITIS_LOOP_69_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.56 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7' pipeline 'VITIS_LOOP_79_6_VITIS_LOOP_81_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.7 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:32; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:10; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:44; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.41 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 1.14 seconds. Elapsed time: 6.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,899 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 561 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,385 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,318 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,321 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,322 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,643 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,380 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,254 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,254 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,254 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,258 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,292 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:19:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:20:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.73 seconds. CPU system time: 0.85 seconds. Elapsed time: 9.02 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:51:9) to (top.cpp:50:22) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_5'(top.cpp:55:22) and 'VITIS_LOOP_56_6'(top.cpp:56:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_8'(top.cpp:71:22) and 'VITIS_LOOP_72_9'(top.cpp:72:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_5' (top.cpp:55:22) in function 'top_kernel'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
WARNING: [HLS 200-1946] Dependence pragma (top.cpp:58:9) in loop 'VITIS_LOOP_56_6' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_55_5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_8' (top.cpp:71:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:19).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_5_VITIS_LOOP_56_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_5_VITIS_LOOP_56_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_63_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_8_VITIS_LOOP_72_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_71_8_VITIS_LOOP_72_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6' pipeline 'VITIS_LOOP_55_5_VITIS_LOOP_56_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_63_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_63_7' pipeline 'VITIS_LOOP_63_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_63_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9' pipeline 'VITIS_LOOP_71_8_VITIS_LOOP_72_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.73 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:31; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:07; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:43; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.38 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.95 seconds. CPU system time: 1.16 seconds. Elapsed time: 6.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,934 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,208 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 619 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 579 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,978 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,694 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,706 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,718 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,039 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,758 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,632 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,632 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,632 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,652 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,686 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_110_12' is marked as complete unroll implied by the pipeline pragma (top.cpp:110:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:67:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_12' (top.cpp:110:21) in function 'top_kernel' completely with a factor of 4 (top.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_8' (top.cpp:85:19) in function 'top_kernel' completely with a factor of 4 (top.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_5' (top.cpp:67:19) in function 'top_kernel' completely with a factor of 4 (top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:30:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:31:12)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:17:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.47 seconds. CPU system time: 1.14 seconds. Elapsed time: 9.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:40:9) to (top.cpp:38:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_80_6'(top.cpp:80:22) and 'VITIS_LOOP_82_7'(top.cpp:82:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_105_10'(top.cpp:105:24) and 'VITIS_LOOP_107_11'(top.cpp:107:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_6' (top.cpp:80:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_10' (top.cpp:105:24) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_6_VITIS_LOOP_82_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_6_VITIS_LOOP_82_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_96_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_96_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.54 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_10_VITIS_LOOP_107_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_10_VITIS_LOOP_107_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_54_3' pipeline 'VITIS_LOOP_54_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7' pipeline 'VITIS_LOOP_80_6_VITIS_LOOP_82_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_96_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_96_9' pipeline 'VITIS_LOOP_96_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_96_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.69 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11' pipeline 'VITIS_LOOP_105_10_VITIS_LOOP_107_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.73 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.06 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:34; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:14; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:44; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.43 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.14 seconds. CPU system time: 1.11 seconds. Elapsed time: 6.38 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,934 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,228 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,979 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,743 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,640 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,526 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,083 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,179 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,275 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,596 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,147 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,021 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,021 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,021 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,181 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,215 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_110_12' is marked as complete unroll implied by the pipeline pragma (top.cpp:110:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:67:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_12' (top.cpp:110:21) in function 'top_kernel' completely with a factor of 32 (top.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_8' (top.cpp:85:19) in function 'top_kernel' completely with a factor of 32 (top.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_5' (top.cpp:67:19) in function 'top_kernel' completely with a factor of 32 (top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 32 on dimension 2. (top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:30:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:31:12)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 32 on dimension 2. (top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 32 on dimension 2. (top.cpp:17:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_31' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_30' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_29' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_28' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_27' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_26' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_25' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_24' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_23' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_22' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_21' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_20' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_19' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_18' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_17' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_16' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_31' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_30' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_29' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_28' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_27' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_26' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_25' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_24' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_23' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_22' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_21' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_20' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_19' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_18' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_17' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_16' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.39 seconds. CPU system time: 1.1 seconds. Elapsed time: 14.75 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:40:9) to (top.cpp:38:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_80_6'(top.cpp:80:22) and 'VITIS_LOOP_82_7'(top.cpp:82:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_105_10'(top.cpp:105:24) and 'VITIS_LOOP_107_11'(top.cpp:107:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_6' (top.cpp:80:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_10' (top.cpp:105:24) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.85 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_6_VITIS_LOOP_82_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_80_6_VITIS_LOOP_82_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.82 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_96_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_96_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_10_VITIS_LOOP_107_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_10_VITIS_LOOP_107_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_54_3' pipeline 'VITIS_LOOP_54_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7' pipeline 'VITIS_LOOP_80_6_VITIS_LOOP_82_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.01 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_96_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_96_9' pipeline 'VITIS_LOOP_96_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_96_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11' pipeline 'VITIS_LOOP_105_10_VITIS_LOOP_107_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modehbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modejbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modekbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modelbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modemb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modencg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modepcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modercU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modesc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modetde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modevdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modewdI' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.77 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.24 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.63 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:52; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:39; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:46; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.43 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.9 seconds. CPU system time: 1.07 seconds. Elapsed time: 6.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,951 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,379 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,565 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,395 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,341 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 16,508 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,543 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,591 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,623 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,688 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,752 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,687 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,687 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,687 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,767 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,119 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_11' (top.cpp:107:24) in function 'top_kernel' completely with a factor of 16 (top.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_7' (top.cpp:88:22) in function 'top_kernel' completely with a factor of 16 (top.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_3' (top.cpp:67:22) in function 'top_kernel' completely with a factor of 16 (top.cpp:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_row': Complete partitioning on dimension 1. (top.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:45:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:46:12)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:27:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:27:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 31.61 seconds. CPU system time: 1.18 seconds. Elapsed time: 34.56 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.74 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 14.52 seconds. CPU system time: 0.14 seconds. Elapsed time: 14.72 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (top.cpp:54:19) in function 'top_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15.8 seconds. CPU system time: 0.42 seconds. Elapsed time: 16.33 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.14 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_83_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_83_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_99_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_56_2' pipeline 'VITIS_LOOP_56_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_56_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_83_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_83_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_99_6_24_1_1' is changed to 'sparsemux_99_6_24_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_99_6_24_1_1' is changed to 'sparsemux_99_6_24_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_51_6_24_1_1' is changed to 'sparsemux_51_6_24_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_99_6_24_1_1' is changed to 'sparsemux_99_6_24_1_1_x1' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_99_6_24_1_1' is changed to 'sparsemux_99_6_24_1_1_x2' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_51_6_24_1_1' is changed to 'sparsemux_51_6_24_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_6_24_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_99_6_24_1_1' is changed to 'sparsemux_99_6_24_1_1_x3' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x3': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_27_6_24_1_1' is changed to 'sparsemux_27_6_24_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_99_6_24_1_1' is changed to 'sparsemux_99_6_24_1_1_x4' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_51_6_24_1_1' is changed to 'sparsemux_51_6_24_1_1_x1' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_6_24_1_1_x1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_99_6_24_1_1' is changed to 'sparsemux_99_6_24_1_1_x5' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x5': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_99_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_99_10' pipeline 'VITIS_LOOP_99_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_99_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_6_24_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x3': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_6_24_1_1_x1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_99_6_24_1_1_x5': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_74' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_RAM_T2P_BRAM_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_RAM_T2P_BRAM_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_RAM_T2P_BRAM_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_RAM_T2P_BRAM_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_RAM_T2P_BRAM_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_RAM_T2P_BRAM_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeg8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.76 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.32 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.15 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.6 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:24; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:52; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:50; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.38 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.89 seconds. CPU system time: 1.08 seconds. Elapsed time: 6.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,951 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,355 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,341 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,251 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,221 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,652 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,939 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,963 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,979 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,072 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,203 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,133 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,357 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_11' (top.cpp:107:24) in function 'top_kernel' completely with a factor of 8 (top.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_7' (top.cpp:88:22) in function 'top_kernel' completely with a factor of 8 (top.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_3' (top.cpp:67:22) in function 'top_kernel' completely with a factor of 8 (top.cpp:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_row': Complete partitioning on dimension 1. (top.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:45:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:46:12)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:27:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:27:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 21.75 seconds. CPU system time: 1.13 seconds. Elapsed time: 24.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.5 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_4'(top.cpp:69:19) and 'VITIS_LOOP_71_5'(top.cpp:71:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_8'(top.cpp:90:19) and 'VITIS_LOOP_91_9'(top.cpp:91:30) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_12'(top.cpp:109:21) and 'VITIS_LOOP_110_13'(top.cpp:110:32) in function 'top_kernel' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (top.cpp:54:19) in function 'top_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (top.cpp:69:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_12' (top.cpp:109:21) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.01 seconds. CPU system time: 0.18 seconds. Elapsed time: 8.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.17 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_69_4_VITIS_LOOP_71_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_83_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_83_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.95 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.89 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_90_8_VITIS_LOOP_91_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_99_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_12_VITIS_LOOP_110_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_56_2' pipeline 'VITIS_LOOP_56_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_56_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.81 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57' pipeline 'VITIS_LOOP_69_4_VITIS_LOOP_71_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_83_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_83_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_115_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_59_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_115_6_24_1_1' is changed to 'sparsemux_115_6_24_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_115_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_115_6_24_1_1' is changed to 'sparsemux_115_6_24_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_115_6_24_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_59_6_24_1_1' is changed to 'sparsemux_59_6_24_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_59_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914' pipeline 'VITIS_LOOP_90_8_VITIS_LOOP_91_9' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_115_6_24_1_1' is changed to 'sparsemux_115_6_24_1_1_x1' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_115_6_24_1_1_x1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_99_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_99_10' pipeline 'VITIS_LOOP_99_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_99_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_115_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_59_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_115_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_115_6_24_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_59_6_24_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321' pipeline 'VITIS_LOOP_109_12_VITIS_LOOP_110_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_115_6_24_1_1_x1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_denom_row' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_denom_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9denom_74' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.14 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.89 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.01 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.38 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:31; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:32; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:45; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.9 seconds. CPU system time: 1.05 seconds. Elapsed time: 6.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,891 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,965 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,064 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,005 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 974 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,915 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,311 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,320 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,329 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,714 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,439 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,249 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,249 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,249 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,253 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,281 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_74_7' (top.cpp:74:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:10:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_4' (top.cpp:54:26) in function 'top_kernel' partially with a factor of 8 (top.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:17:12)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:18:12)
INFO: [HLS 214-248] Applying array_partition to 'row_buf': Complete partitioning on dimension 1. (top.cpp:37:16)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.59 seconds. CPU system time: 0.86 seconds. Elapsed time: 8.72 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:31:9) to (top.cpp:30:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_6'(top.cpp:73:22) and 'VITIS_LOOP_74_7'(top.cpp:74:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_6' (top.cpp:73:22) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_54_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 46, loop 'VITIS_LOOP_54_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_1_write_ln77', top.cpp:77) of variable 'select_ln77_7', top.cpp:77 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_3_write_ln77', top.cpp:77) of variable 'select_ln77_15', top.cpp:77 on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_5_write_ln77', top.cpp:77) of variable 'select_ln77_23', top.cpp:77 on array 'C' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_54_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_54_4' pipeline 'VITIS_LOOP_54_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_54_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_67_5' pipeline 'VITIS_LOOP_67_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_67_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' pipeline 'VITIS_LOOP_73_6_VITIS_LOOP_74_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.89 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.76 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.06 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:36; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:06; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:46; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.4 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.81 seconds. CPU system time: 1.13 seconds. Elapsed time: 6.2 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,891 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,589 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,992 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,885 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,830 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,387 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,231 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,248 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,265 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,650 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,359 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,201 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_74_7' (top.cpp:74:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:10:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_4' (top.cpp:54:26) in function 'top_kernel' partially with a factor of 16 (top.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:17:12)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:18:12)
INFO: [HLS 214-248] Applying array_partition to 'row_buf': Complete partitioning on dimension 1. (top.cpp:37:16)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.09 seconds. CPU system time: 0.87 seconds. Elapsed time: 9.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:31:9) to (top.cpp:30:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_6'(top.cpp:73:22) and 'VITIS_LOOP_74_7'(top.cpp:74:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_6' (top.cpp:73:22) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.99 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_54_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 46, loop 'VITIS_LOOP_54_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.46 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_1_write_ln77', top.cpp:77) of variable 'select_ln77_7', top.cpp:77 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_3_write_ln77', top.cpp:77) of variable 'select_ln77_15', top.cpp:77 on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_5_write_ln77', top.cpp:77) of variable 'select_ln77_23', top.cpp:77 on array 'C' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_7_write_ln77', top.cpp:77) of variable 'select_ln77_31', top.cpp:77 on array 'C' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_13_write_ln77', top.cpp:77) of variable 'select_ln77_55', top.cpp:77 on array 'C' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'VITIS_LOOP_73_6_VITIS_LOOP_74_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_54_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_54_4' pipeline 'VITIS_LOOP_54_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_24_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_54_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.75 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_67_5' pipeline 'VITIS_LOOP_67_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_67_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7' pipeline 'VITIS_LOOP_73_6_VITIS_LOOP_74_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeg8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.61 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.99 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.9 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.34 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:41; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:09; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:46; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.36 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 1.01 seconds. Elapsed time: 5.63 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,467 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 21,500 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,338 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,349 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,146 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 25,436 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,941 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,069 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,197 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,261 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,005 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,941 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,941 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,941 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,261 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,270 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'Col_Update_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:92:19)
INFO: [HLS 214-291] Loop 'Row_Sum_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:54:23)
INFO: [HLS 214-291] Loop 'Norm_Acc_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:67:24)
INFO: [HLS 214-186] Unrolling loop 'Col_Update_Loop' (top.cpp:92:19) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'Calc_Scales_Loop' (top.cpp:78:23) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'Row_Sum_Loop' (top.cpp:54:23) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'Norm_Acc_Loop' (top.cpp:67:24) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'Init_Sums_Loop' (top.cpp:38:18) in function 'top_kernel' completely with a factor of 64 (top.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Complete partitioning on dimension 2. (top.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Complete partitioning on dimension 1. (top.cpp:29:9)
INFO: [HLS 214-248] Applying array_partition to 'scales': Complete partitioning on dimension 1. (top.cpp:33:9)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (top.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 2. (top.cpp:13:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_63' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_62' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_61' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_60' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_59' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_58' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_57' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_56' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_55' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_54' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_53' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_52' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_51' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_50' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_49' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_48' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_47' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_46' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_45' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_44' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_43' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_42' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_41' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_40' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_39' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_38' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_37' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_36' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_35' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_34' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_33' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_32' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_31' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_30' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_29' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_28' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_27' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_26' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_25' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_24' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_23' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_22' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_21' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_20' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_19' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_18' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_17' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_16' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_63' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_62' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_61' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_60' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_59' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_58' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_57' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_56' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_55' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_54' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_53' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_52' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_51' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_50' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_49' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_48' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_47' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_46' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_45' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_44' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_43' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_42' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_41' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_40' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_39' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_38' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_37' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_36' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_35' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_34' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_33' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_32' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_31' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_30' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_29' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_28' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_27' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_26' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_25' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_24' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_23' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_22' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_21' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_20' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_19' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_18' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_17' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_16' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.24 seconds. CPU system time: 0.96 seconds. Elapsed time: 14.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.68 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Row_Processing_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Processing_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 59, loop 'Row_Processing_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.15 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.55 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Apply_Scales_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Apply_Scales_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Apply_Scales_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.41 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.57 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Row_Processing_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Row_Processing_Loop' pipeline 'Row_Processing_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Pipeline_Row_Processing_Loop' is 25520 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Row_Processing_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Apply_Scales_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Apply_Scales_Loop' pipeline 'Apply_Scales_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Apply_Scales_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.29 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modehbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modejbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modekbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modelbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modemb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modencg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modepcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modercU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modesc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modetde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_23_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modevdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modewdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modexdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modezec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_21_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_22_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modePgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode2iS' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.86 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.39 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.22 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:00; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:46; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:47; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.39 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 1.02 seconds. Elapsed time: 5.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,467 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 21,500 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,338 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,349 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,146 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17,308 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,877 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,005 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,325 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,010 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,754 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,690 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,690 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,690 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,694 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,703 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'Col_Update_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:105:19)
INFO: [HLS 214-291] Loop 'Row_Sum_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:67:23)
INFO: [HLS 214-291] Loop 'Norm_Acc_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:78:24)
INFO: [HLS 214-186] Unrolling loop 'Col_Update_Loop' (top.cpp:105:19) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'Calc_Scales_Loop' (top.cpp:92:23) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'Row_Sum_Loop' (top.cpp:67:23) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'Norm_Acc_Loop' (top.cpp:78:24) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'Init_Sums_Loop' (top.cpp:50:18) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Complete partitioning on dimension 2. (top.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Complete partitioning on dimension 1. (top.cpp:41:9)
INFO: [HLS 214-248] Applying array_partition to 'scales': Complete partitioning on dimension 1. (top.cpp:45:9)
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-248] Applying array_reshape to 'A': Complete reshaping on dimension 2. (top.cpp:22:0)
INFO: [HLS 214-248] Applying array_reshape to 'C': Complete reshaping on dimension 2. (top.cpp:22:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.53 seconds. CPU system time: 0.85 seconds. Elapsed time: 8.54 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.8 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Row_Processing_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Processing_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 59, loop 'Row_Processing_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.59 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.73 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Apply_Scales_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Apply_Scales_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Apply_Scales_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.16 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Row_Processing_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Row_Processing_Loop' pipeline 'Row_Processing_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Pipeline_Row_Processing_Loop' is 34186 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Row_Processing_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Apply_Scales_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Apply_Scales_Loop' pipeline 'Apply_Scales_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Apply_Scales_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.33 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.67 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modehbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modejbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modekbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modelbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modemb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modencg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modepcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modercU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modesc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modetde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_23_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modevdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modewdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modexdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modezec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_21_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_22_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modePgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode2iS' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.94 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.18 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.56 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.22 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:50; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:20; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:45; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.37 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.41 seconds. CPU system time: 1.02 seconds. Elapsed time: 5.57 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,467 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 21,500 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 10,338 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,349 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,146 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 17,308 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,877 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,005 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,325 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,010 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,754 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,690 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,690 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,690 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,694 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,703 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'Col_Update_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:105:19)
INFO: [HLS 214-291] Loop 'Row_Sum_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:67:23)
INFO: [HLS 214-291] Loop 'Norm_Acc_Loop' is marked as complete unroll implied by the pipeline pragma (top.cpp:78:24)
INFO: [HLS 214-186] Unrolling loop 'Col_Update_Loop' (top.cpp:105:19) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'Calc_Scales_Loop' (top.cpp:92:23) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'Row_Sum_Loop' (top.cpp:67:23) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'Norm_Acc_Loop' (top.cpp:78:24) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'Init_Sums_Loop' (top.cpp:50:18) in function 'top_kernel' completely with a factor of 64 (top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Complete partitioning on dimension 2. (top.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Complete partitioning on dimension 1. (top.cpp:41:9)
INFO: [HLS 214-248] Applying array_partition to 'scales': Complete partitioning on dimension 1. (top.cpp:45:9)
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-248] Applying array_reshape to 'A': Complete reshaping on dimension 2. (top.cpp:22:0)
INFO: [HLS 214-248] Applying array_reshape to 'C': Complete reshaping on dimension 2. (top.cpp:22:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.62 seconds. CPU system time: 0.94 seconds. Elapsed time: 13.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Row_Processing_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Processing_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 59, loop 'Row_Processing_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.69 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_Apply_Scales_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Apply_Scales_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Apply_Scales_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Row_Processing_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Row_Processing_Loop' pipeline 'Row_Processing_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Pipeline_Row_Processing_Loop' is 34186 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Row_Processing_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_Apply_Scales_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_Apply_Scales_Loop' pipeline 'Apply_Scales_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_Apply_Scales_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.25 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modehbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modejbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modekbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modelbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modemb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modencg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modepcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modercU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modesc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modetde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_23_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modevdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modewdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modexdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modezec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_21_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_22_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modePgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode2iS' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.81 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.12 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.48 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.22 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:54; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:20; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:48; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.44 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 207-5571] unexpected pragma argument 'sdiv', expects function/operation (top.cpp:34:34)
WARNING: [HLS 207-5571] unexpected pragma argument 'udiv', expects function/operation (top.cpp:35:34)
WARNING: [HLS 207-5571] unexpected pragma argument 'mul', expects function/operation (top.cpp:36:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.02 seconds. CPU system time: 1.04 seconds. Elapsed time: 6.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,942 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,498 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,862 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,680 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,625 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,990 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,819 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,851 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,883 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,268 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,947 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,757 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,757 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,757 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,837 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,864 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_11' is marked as complete unroll implied by the pipeline pragma (top.cpp:105:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:91:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_4' is marked as complete unroll implied by the pipeline pragma (top.cpp:63:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_11' (top.cpp:105:21) in function 'top_kernel' completely with a factor of 16 (top.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_8' (top.cpp:91:19) in function 'top_kernel' completely with a factor of 16 (top.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_4' (top.cpp:63:30) in function 'top_kernel' completely with a factor of 16 (top.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_6' (top.cpp:78:19) in function 'top_kernel' completely with a factor of 16 (top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:27:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:28:12)
INFO: [HLS 214-248] Applying array_partition to 'row_buf': Complete partitioning on dimension 1. (top.cpp:52:16)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:17:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.22 seconds. CPU system time: 0.89 seconds. Elapsed time: 9.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:40:9) to (top.cpp:39:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.55 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_102_9'(top.cpp:102:23) and 'VITIS_LOOP_103_10'(top.cpp:103:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_9' (top.cpp:102:23) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('acc', top.cpp:68) to 'add' operation 25 bit ('add_ln68_9', top.cpp:68) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln68_3', top.cpp:68) to 'add' operation 25 bit ('add_ln68_9', top.cpp:68) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 25 bit ('add_ln68_14', top.cpp:68) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln68_4', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 25 bit ('add_ln68_11', top.cpp:68) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln68_5', top.cpp:68) to 'add' operation 25 bit ('add_ln68_13', top.cpp:68) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln68_1', top.cpp:68) to 'add' operation 25 bit ('add_ln68_10', top.cpp:68) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 25 bit ('add_ln68_16', top.cpp:68) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('acc', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('acc', top.cpp:68) to 'add' operation 25 bit ('add_ln68_12', top.cpp:68) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('acc', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 25 bit ('add_ln68_16', top.cpp:68) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln68_3', top.cpp:68) to 'add' operation 25 bit ('add_ln68_16', top.cpp:68) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 25 bit ('add_ln68_16', top.cpp:68) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln68_2', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('acc', top.cpp:68) to 'add' operation 25 bit ('add_ln68_16', top.cpp:68) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('acc', top.cpp:68) to 'add' operation 24 bit ('acc', top.cpp:68) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln68_1', top.cpp:68) to 'select' operation 24 bit ('acc', top.cpp:68) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('acc', top.cpp:68) to 'store' operation 0 bit ('acc_write_ln62', top.cpp:62) of variable 'acc', top.cpp:68 on local variable 'acc', top.cpp:62 (combination delay: 25.201 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_3'
WARNING: [HLS 200-871] Estimated clock period (25.201 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_60_3' consists of the following:
	'load' operation 24 bit ('acc_load', top.cpp:68) on local variable 'acc', top.cpp:62 [174]  (0.000 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [201]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [209]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [213]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [221]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [225]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [233]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [237]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [245]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [249]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [257]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [261]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [269]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [273]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [281]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [285]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [293]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [297]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [305]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [309]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [317]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [321]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [329]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [333]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [341]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [345]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [353]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [357]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [365]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [369]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [377]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [455]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [463]  (0.435 ns)
	'store' operation 0 bit ('acc_write_ln62', top.cpp:62) of variable 'acc', top.cpp:68 on local variable 'acc', top.cpp:62 [466]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.54 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 46, loop 'VITIS_LOOP_76_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.47 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_89_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_89_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_9_VITIS_LOOP_103_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_102_9_VITIS_LOOP_103_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.5 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_60_3' pipeline 'VITIS_LOOP_60_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_60_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_76_5' pipeline 'VITIS_LOOP_76_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_24_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_76_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_89_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_89_7' pipeline 'VITIS_LOOP_89_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_89_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10' pipeline 'VITIS_LOOP_102_9_VITIS_LOOP_103_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_6_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.64 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeg8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.63 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.65 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.54 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.94 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 39.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:42; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:16; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:47; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.38 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 1.05 seconds. Elapsed time: 5.9 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,930 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,408 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,265 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,189 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,158 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,942 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,261 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,279 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,792 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,280 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,208 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_11' is marked as complete unroll implied by the pipeline pragma (top.cpp:103:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:90:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_11' (top.cpp:103:21) in function 'top_kernel' completely with a factor of 8 (top.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_6' (top.cpp:76:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum_bank': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:36:12)
INFO: [HLS 214-248] Applying array_partition to 'scale_bank': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:37:12)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:26:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.1 seconds. CPU system time: 0.88 seconds. Elapsed time: 8.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:48:9) to (top.cpp:47:26) in function 'top_kernel'... converting 18 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_100_9'(top.cpp:100:23) and 'VITIS_LOOP_101_10'(top.cpp:101:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_9' (top.cpp:100:23) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.73 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_74_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_88_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_9_VITIS_LOOP_101_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_100_9_VITIS_LOOP_101_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_66_4' pipeline 'VITIS_LOOP_66_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_66_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_74_5' pipeline 'VITIS_LOOP_74_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_74_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_88_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_88_7' pipeline 'VITIS_LOOP_88_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_88_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.79 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' pipeline 'VITIS_LOOP_100_9_VITIS_LOOP_101_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.88 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.34 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:34; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:12; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:46; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.35 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.33 seconds. CPU system time: 1 seconds. Elapsed time: 5.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,930 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,408 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,265 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,189 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,158 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,942 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,261 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,279 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,792 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,280 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,208 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_11' is marked as complete unroll implied by the pipeline pragma (top.cpp:103:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:90:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_11' (top.cpp:103:21) in function 'top_kernel' completely with a factor of 8 (top.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_6' (top.cpp:76:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum_bank': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:36:12)
INFO: [HLS 214-248] Applying array_partition to 'scale_bank': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:37:12)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:26:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.6 seconds. CPU system time: 0.83 seconds. Elapsed time: 8.5 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:48:9) to (top.cpp:47:26) in function 'top_kernel'... converting 18 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_100_9'(top.cpp:100:23) and 'VITIS_LOOP_101_10'(top.cpp:101:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_9' (top.cpp:100:23) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.64 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_74_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_88_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_9_VITIS_LOOP_101_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_100_9_VITIS_LOOP_101_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_66_4' pipeline 'VITIS_LOOP_66_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_66_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_74_5' pipeline 'VITIS_LOOP_74_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_74_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_88_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_88_7' pipeline 'VITIS_LOOP_88_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_88_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.79 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' pipeline 'VITIS_LOOP_100_9_VITIS_LOOP_101_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.96 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.99 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.49 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:33; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:06; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
ERROR: [HLS 200-478] vivado returned an error 
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:02:25; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(11)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.4 seconds. CPU system time: 0.19 seconds. Elapsed time: 8.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 1.06 seconds. Elapsed time: 5.91 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,930 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,408 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,265 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,189 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,158 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,942 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,261 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,279 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,792 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,280 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,168 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,208 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,238 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_11' is marked as complete unroll implied by the pipeline pragma (top.cpp:103:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:90:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_11' (top.cpp:103:21) in function 'top_kernel' completely with a factor of 8 (top.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_6' (top.cpp:76:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum_bank': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:36:12)
INFO: [HLS 214-248] Applying array_partition to 'scale_bank': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:37:12)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:26:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.47 seconds. CPU system time: 1.07 seconds. Elapsed time: 9.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:48:9) to (top.cpp:47:26) in function 'top_kernel'... converting 18 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_100_9'(top.cpp:100:23) and 'VITIS_LOOP_101_10'(top.cpp:101:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_9' (top.cpp:100:23) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.78 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_74_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.92 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_88_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_9_VITIS_LOOP_101_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_100_9_VITIS_LOOP_101_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_66_4' pipeline 'VITIS_LOOP_66_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_66_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_74_5' pipeline 'VITIS_LOOP_74_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_74_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_88_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_88_7' pipeline 'VITIS_LOOP_88_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_88_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.83 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' pipeline 'VITIS_LOOP_100_9_VITIS_LOOP_101_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.14 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.06 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:36; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:11; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
ERROR: [HLS 200-478] vivado returned an error 
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:02:33; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(11)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.4 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.99 seconds. Elapsed time: 5.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,930 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,528 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,417 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,277 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,222 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,393 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,441 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,427 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,940 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,364 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,283 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,283 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,268 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,348 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,378 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_11' is marked as complete unroll implied by the pipeline pragma (top.cpp:103:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:90:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_11' (top.cpp:103:21) in function 'top_kernel' completely with a factor of 16 (top.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_8' (top.cpp:90:19) in function 'top_kernel' completely with a factor of 16 (top.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_6' (top.cpp:76:19) in function 'top_kernel' completely with a factor of 16 (top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum_bank': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:36:12)
INFO: [HLS 214-248] Applying array_partition to 'scale_bank': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (top.cpp:37:12)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 2. (top.cpp:26:0)
INFO: [HLS 214-241] Aggregating bram variable 'C_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'C_0' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_15' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_14' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_13' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_12' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_11' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_10' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_9' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_8' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_7' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_6' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_5' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_4' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_3' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_2' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A_0' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.62 seconds. CPU system time: 0.93 seconds. Elapsed time: 9.57 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.9 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_46_1'(top.cpp:46:19) and 'VITIS_LOOP_47_2'(top.cpp:47:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_100_9'(top.cpp:100:23) and 'VITIS_LOOP_101_10'(top.cpp:101:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_1' (top.cpp:46:19) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_9' (top.cpp:100:23) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.85 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_74_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.29 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_88_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_9_VITIS_LOOP_101_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_100_9_VITIS_LOOP_101_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_66_4' pipeline 'VITIS_LOOP_66_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_66_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_74_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_74_5' pipeline 'VITIS_LOOP_74_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_74_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_VITIS_LOOP_62_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.95 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_88_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_88_7' pipeline 'VITIS_LOOP_88_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_88_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10' pipeline 'VITIS_LOOP_100_9_VITIS_LOOP_101_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.67 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_RAM_AUTO_1R1W' to 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modeg8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.58 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.56 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.99 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.54 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.9 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:40; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:17; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
ERROR: [HLS 200-478] vivado returned an error 
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:02:32; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(11)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.37 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 1.02 seconds. Elapsed time: 5.73 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,913 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,965 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,063 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,004 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 973 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,637 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,194 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,203 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,212 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,533 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,258 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,132 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,132 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,132 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,136 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_9' is marked as complete unroll implied by the pipeline pragma (top.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_9' (top.cpp:58:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_5' (top.cpp:40:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to 'row_buf': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:8:12)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:15:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:16:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.32 seconds. CPU system time: 0.97 seconds. Elapsed time: 8.89 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:21:9) to (top.cpp:20:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_7'(top.cpp:55:22) and 'VITIS_LOOP_56_8'(top.cpp:56:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_7' (top.cpp:55:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:15).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.74 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_37_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.86 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_50_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_50_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_7_VITIS_LOOP_56_8'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8' (loop 'VITIS_LOOP_55_7_VITIS_LOOP_56_8'): Unable to schedule 'store' operation 0 bit ('C_addr_1_write_ln61', top.cpp:61) of variable 'select_ln61_7', top.cpp:61 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8' (loop 'VITIS_LOOP_55_7_VITIS_LOOP_56_8'): Unable to schedule 'store' operation 0 bit ('C_addr_3_write_ln61', top.cpp:61) of variable 'select_ln61_15', top.cpp:61 on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8' (loop 'VITIS_LOOP_55_7_VITIS_LOOP_56_8'): Unable to schedule 'store' operation 0 bit ('C_addr_5_write_ln61', top.cpp:61) of variable 'select_ln61_23', top.cpp:61 on array 'C' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_55_7_VITIS_LOOP_56_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_37_4' pipeline 'VITIS_LOOP_37_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_37_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_50_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_50_6' pipeline 'VITIS_LOOP_50_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_50_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.78 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8' pipeline 'VITIS_LOOP_55_7_VITIS_LOOP_56_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_row_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.99 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.88 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.23 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:34; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:13; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:22:29; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(11)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.41 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 1.08 seconds. Elapsed time: 5.99 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,926 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,979 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,071 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,029 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,738 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,193 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,202 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,211 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,532 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,257 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,131 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,131 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,131 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,135 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,159 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:80:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:58:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_8' (top.cpp:80:26) in function 'top_kernel' completely with a factor of 8 (top.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (top.cpp:58:26) in function 'top_kernel' completely with a factor of 8 (top.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E5A_loc': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:24:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:25:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.03 seconds. CPU system time: 0.81 seconds. Elapsed time: 8.67 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:31:9) to (top.cpp:30:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_2'(top.cpp:36:22) and 'VITIS_LOOP_38_3'(top.cpp:38:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (top.cpp:36:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:24).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_50_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_50_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_68_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_74_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_1_write_ln83', top.cpp:83) of variable 'select_ln83_7', top.cpp:83 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_3_write_ln83', top.cpp:83) of variable 'select_ln83_15', top.cpp:83 on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_5_write_ln83', top.cpp:83) of variable 'select_ln83_23', top.cpp:83 on array 'C' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_74_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_50_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_50_4' pipeline 'VITIS_LOOP_50_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_50_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_68_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_68_6' pipeline 'VITIS_LOOP_68_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_68_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.77 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_74_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_74_7' pipeline 'VITIS_LOOP_74_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_74_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.87 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.76 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:35; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:07; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:21:33; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(11)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.41 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.86 seconds. CPU system time: 1.07 seconds. Elapsed time: 6.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,926 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,979 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,071 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,029 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,738 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,193 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,202 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,211 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,532 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,257 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,131 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,131 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,131 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,135 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,159 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:80:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:58:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_8' (top.cpp:80:26) in function 'top_kernel' completely with a factor of 8 (top.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (top.cpp:58:26) in function 'top_kernel' completely with a factor of 8 (top.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E5A_loc': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:24:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:25:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.02 seconds. CPU system time: 0.92 seconds. Elapsed time: 8.86 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:31:9) to (top.cpp:30:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_2'(top.cpp:36:22) and 'VITIS_LOOP_38_3'(top.cpp:38:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_2' (top.cpp:36:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:24).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_50_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_50_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_68_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_74_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_1_write_ln83', top.cpp:83) of variable 'select_ln83_7', top.cpp:83 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_3_write_ln83', top.cpp:83) of variable 'select_ln83_15', top.cpp:83 on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_74_7' (loop 'VITIS_LOOP_74_7'): Unable to schedule 'store' operation 0 bit ('C_addr_5_write_ln83', top.cpp:83) of variable 'select_ln83_23', top.cpp:83 on array 'C' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_74_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_36_2_VITIS_LOOP_38_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_50_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_50_4' pipeline 'VITIS_LOOP_50_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_50_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_68_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_68_6' pipeline 'VITIS_LOOP_68_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_68_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.88 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_74_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_74_7' pipeline 'VITIS_LOOP_74_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_74_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.79 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.14 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:34; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:10; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:22:22; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(11)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.47 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.26 seconds. CPU system time: 1.14 seconds. Elapsed time: 6.56 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,655 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,345 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,284 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 926 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 905 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,563 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,024 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,027 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,030 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,351 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,088 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,962 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,962 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,962 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,966 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,991 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_9' is marked as complete unroll implied by the pipeline pragma (top.cpp:88:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:72:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:60:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_9' (top.cpp:88:26) in function 'top_kernel' completely with a factor of 2 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_7' (top.cpp:72:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_5' (top.cpp:60:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E5A_loc': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:24:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.92 seconds. CPU system time: 0.92 seconds. Elapsed time: 8.85 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:30:9) to (top.cpp:29:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:52:9) to (top.cpp:65:24) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_2'(top.cpp:35:22) and 'VITIS_LOOP_37_3'(top.cpp:37:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_2' (top.cpp:35:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:23).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:23).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_35_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_35_2_VITIS_LOOP_37_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.47 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_51_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_70_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_82_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_35_2_VITIS_LOOP_37_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_35_2_VITIS_LOOP_37_3' pipeline 'VITIS_LOOP_35_2_VITIS_LOOP_37_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_35_2_VITIS_LOOP_37_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_51_4' pipeline 'VITIS_LOOP_51_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_51_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_70_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_70_6' pipeline 'VITIS_LOOP_70_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_70_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.81 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_82_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_82_8' pipeline 'VITIS_LOOP_82_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_82_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.9 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.81 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.54 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:34; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:09; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:21:51; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(11)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.5 seconds. CPU system time: 0.21 seconds. Elapsed time: 8.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.12 seconds. CPU system time: 1.13 seconds. Elapsed time: 6.43 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,923 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,355 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 689 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 645 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 626 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,984 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,719 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,724 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,729 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,050 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,783 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,657 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,657 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,657 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,661 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,689 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_10' is marked as complete unroll implied by the pipeline pragma (top.cpp:81:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:70:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_10' (top.cpp:81:20) in function 'top_kernel' completely with a factor of 4 (top.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_7' (top.cpp:70:19) in function 'top_kernel' completely with a factor of 4 (top.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_5' (top.cpp:57:19) in function 'top_kernel' completely with a factor of 4 (top.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 4 on dimension 2. (top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to 'row_buf': Cyclic partitioning with factor 4 on dimension 1. (top.cpp:22:9)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:30:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:31:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.32 seconds. CPU system time: 1.1 seconds. Elapsed time: 9.5 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:37:9) to (top.cpp:36:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_8'(top.cpp:78:22) and 'VITIS_LOOP_79_9'(top.cpp:79:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_8' (top.cpp:78:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.72 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_54_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_54_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.97 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_68_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_8_VITIS_LOOP_79_9'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9' (loop 'VITIS_LOOP_78_8_VITIS_LOOP_79_9'): Unable to schedule 'store' operation 0 bit ('C_addr_1_write_ln84', top.cpp:84) of variable 'select_ln84_7', top.cpp:84 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_78_8_VITIS_LOOP_79_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_45_3' pipeline 'VITIS_LOOP_45_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_45_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_54_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_54_4' pipeline 'VITIS_LOOP_54_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_54_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_68_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_68_6' pipeline 'VITIS_LOOP_68_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_68_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9' pipeline 'VITIS_LOOP_78_8_VITIS_LOOP_79_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_row_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.51 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.78 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:36; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:16; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:22:47; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(11)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.42 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.35 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.94 seconds. CPU system time: 1.13 seconds. Elapsed time: 6.42 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,919 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,013 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,105 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,004 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 973 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,637 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,194 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,203 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,212 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,533 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,258 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,132 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,132 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,132 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,136 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_9' is marked as complete unroll implied by the pipeline pragma (top.cpp:72:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:50:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_9' (top.cpp:72:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_5' (top.cpp:50:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'row_buf': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:12:12)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:20:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:21:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.1 seconds. CPU system time: 1.14 seconds. Elapsed time: 9.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:27:9) to (top.cpp:26:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_69_7'(top.cpp:69:22) and 'VITIS_LOOP_70_8'(top.cpp:70:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_7' (top.cpp:69:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.79 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_63_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_7_VITIS_LOOP_70_8'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8' (loop 'VITIS_LOOP_69_7_VITIS_LOOP_70_8'): Unable to schedule 'store' operation 0 bit ('C_addr_1_write_ln76', top.cpp:76) of variable 'select_ln76_7', top.cpp:76 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8' (loop 'VITIS_LOOP_69_7_VITIS_LOOP_70_8'): Unable to schedule 'store' operation 0 bit ('C_addr_3_write_ln76', top.cpp:76) of variable 'select_ln76_15', top.cpp:76 on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8' (loop 'VITIS_LOOP_69_7_VITIS_LOOP_70_8'): Unable to schedule 'store' operation 0 bit ('C_addr_5_write_ln76', top.cpp:76) of variable 'select_ln76_23', top.cpp:76 on array 'C' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_69_7_VITIS_LOOP_70_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_36_3' pipeline 'VITIS_LOOP_36_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_36_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_47_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_63_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_63_6' pipeline 'VITIS_LOOP_63_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_63_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.78 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8' pipeline 'VITIS_LOOP_69_7_VITIS_LOOP_70_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_row_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.95 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.89 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:37; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:15; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:23:04; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-2174] Applying component config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'param.hls.enable_hidden_option_error=false' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../top.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../host.cpp' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_kernel' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1465] Applying config ini 'part=xczu3eg-sbva484-1-e' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=impl' from /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg(11)
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.4 seconds. CPU system time: 0.15 seconds. Elapsed time: 8.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.34 seconds. CPU system time: 1.06 seconds. Elapsed time: 6.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,655 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,345 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,284 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 926 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 905 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,563 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,024 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,027 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,030 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,351 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,088 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,962 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,962 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,962 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,966 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,991 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_9' is marked as complete unroll implied by the pipeline pragma (top.cpp:96:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_7' is marked as complete unroll implied by the pipeline pragma (top.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_5' is marked as complete unroll implied by the pipeline pragma (top.cpp:68:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_9' (top.cpp:96:26) in function 'top_kernel' completely with a factor of 2 (top.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_7' (top.cpp:80:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_5' (top.cpp:68:19) in function 'top_kernel' completely with a factor of 8 (top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E5A_loc': Cyclic partitioning with factor 8 on dimension 2. (top.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sum': Complete partitioning on dimension 1. (top.cpp:31:9)
INFO: [HLS 214-248] Applying array_partition to 'scale': Complete partitioning on dimension 1. (top.cpp:32:12)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'A' with compact=bit mode in 24-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.51 seconds. CPU system time: 0.94 seconds. Elapsed time: 9.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:38:9) to (top.cpp:37:19) in function 'top_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:60:9) to (top.cpp:73:24) in function 'top_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_43_2'(top.cpp:43:22) and 'VITIS_LOOP_45_3'(top.cpp:45:26) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_2' (top.cpp:43:22) in function 'top_kernel'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.63' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.62' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.61' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.60' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.59' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.58' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.57' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.56' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.55' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.54' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.53' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.52' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.51' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.50' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.49' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.48' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.47' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.46' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.45' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.44' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.43' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.42' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.41' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.40' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.39' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.38' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.37' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.36' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.35' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.34' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.33' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.32' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.31' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.30' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.29' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.28' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.27' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.26' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.25' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.24' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.23' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.22' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.21' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.20' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.19' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.18' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.17' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.16' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.15' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.14' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.13' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.12' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.11' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.10' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.9' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.8' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.7' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.6' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.5' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.4' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.3' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.2' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum.1' (top.cpp:31).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'col_sum' (top.cpp:31).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2_VITIS_LOOP_45_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_2_VITIS_LOOP_45_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.48 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 45, loop 'VITIS_LOOP_59_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_78_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_90_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3' pipeline 'VITIS_LOOP_43_2_VITIS_LOOP_45_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_59_4' pipeline 'VITIS_LOOP_59_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_40ns_24s_40_44_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_59_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_78_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_78_6' pipeline 'VITIS_LOOP_78_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_40s_42ns_81_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_6_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_78_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_90_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_90_8' pipeline 'VITIS_LOOP_90_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_90_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_denom_row_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.41 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.99 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.81 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.2 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.54 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:35; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:15; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:23:17; Allocated memory: 0.000 MB.
