{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752707608061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752707608061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 20:13:28 2025 " "Processing started: Wed Jul 16 20:13:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752707608061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707608061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707608061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752707608145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752707608145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/Controlador.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/Controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "../modules/communicator/Controlador.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/Controlador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/ControladorPrincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/ControladorPrincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorUART " "Found entity 1: ControladorUART" {  } { { "../modules/communicator/ControladorPrincipal.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/ControladorPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" { { "Info" "ISGN_ENTITY_NAME" "1 communicator " "Found entity 1: communicator" {  } { { "../modules/communicator/MainController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" { { "Info" "ISGN_ENTITY_NAME" "1 PayloadController " "Found entity 1: PayloadController" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendDificulty.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendDificulty.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendGameDificulty " "Found entity 1: SendGameDificulty" {  } { { "../modules/communicator/SendDificulty.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendDificulty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendEndGame.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendEndGame.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendEndGame " "Found entity 1: SendEndGame" {  } { { "../modules/communicator/SendEndGame.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendEndGame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendFullMap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendFullMap.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendFullMap " "Found entity 1: SendFullMap" {  } { { "../modules/communicator/SendFullMap.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendFullMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendGameStatus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendGameStatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendGameStatus " "Found entity 1: SendGameStatus" {  } { { "../modules/communicator/SendGameStatus.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendGameStatus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendStart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendStart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendStartGame " "Found entity 1: SendStartGame" {  } { { "../modules/communicator/SendStart.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendStart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/led_on_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/led_on_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_on_pulse " "Found entity 1: led_on_pulse" {  } { { "../../controller/sudoku/quartus/controller/led_on_pulse.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/led_on_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "../../controller/sudoku/quartus/controller/debouncer.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controller_reader.v(2) " "Verilog HDL Expression warning at controller_reader.v(2): truncated literal to match 1 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 2 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controller_reader.v(3) " "Verilog HDL Expression warning at controller_reader.v(3): truncated literal to match 1 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 3 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controller_reader.v(4) " "Verilog HDL Expression warning at controller_reader.v(4): truncated literal to match 1 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 4 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(93) " "Verilog HDL Expression warning at controller_reader.v(93): truncated literal to match 12 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(99) " "Verilog HDL Expression warning at controller_reader.v(99): truncated literal to match 12 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(110) " "Verilog HDL Expression warning at controller_reader.v(110): truncated literal to match 12 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(116) " "Verilog HDL Expression warning at controller_reader.v(116): truncated literal to match 12 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_reader " "Found entity 1: controller_reader" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_handler " "Found entity 1: controller_handler" {  } { { "../../controller/sudoku/quartus/controller/controller_handler.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../controller/sudoku/quartus/controller/controller.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/victory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/victory.v" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "../modules/game/victory.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/victory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "../modules/game/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../modules/game/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "../modules/game/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/position_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/position_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 position_updater " "Found entity 1: position_updater" {  } { { "../modules/game/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/position_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_selector " "Found entity 1: map_selector" {  } { { "../modules/game/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../modules/game/display.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/difficulty_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/difficulty_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_selector " "Found entity 1: difficulty_selector" {  } { { "../modules/game/difficulty_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/difficulty_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/define_maps.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/define_maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_maps " "Found entity 1: define_maps" {  } { { "../modules/game/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/define_maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/defeat.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/defeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 defeat " "Found entity 1: defeat" {  } { { "../modules/game/defeat.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/defeat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../modules/game/button_handler.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_updater " "Found entity 1: board_updater" {  } { { "../modules/game/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707611543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707611543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_fixed controller.v(18) " "Verilog HDL Implicit Net warning at controller.v(18): created implicit net for \"reset_fixed\"" {  } { { "../../controller/sudoku/quartus/controller/controller.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_clk top.v(50) " "Verilog HDL Implicit Net warning at top.v(50): created implicit net for \"game_clk\"" {  } { { "../modules/game/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "stopwatch stopwatch.v(13) " "Verilog HDL Parameter Declaration warning at stopwatch.v(13): Parameter Declaration in module \"stopwatch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/game/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1752707611544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "state_machine state_machine.v(48) " "Verilog HDL Parameter Declaration warning at state_machine.v(48): Parameter Declaration in module \"state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1752707611544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752707611564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:inst " "Elaborating entity \"game\" for hierarchy \"game:inst\"" {  } { { "top.bdf" "inst" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 120 160 432 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency game:inst\|frequency:game_frequency " "Elaborating entity \"frequency\" for hierarchy \"game:inst\|frequency:game_frequency\"" {  } { { "../modules/game/top.v" "game_frequency" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611581 "|top|game:inst|frequency:game_frequency"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler game:inst\|button_handler:bh " "Elaborating entity \"button_handler\" for hierarchy \"game:inst\|button_handler:bh\"" {  } { { "../modules/game/top.v" "bh" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display game:inst\|display:d " "Elaborating entity \"display\" for hierarchy \"game:inst\|display:d\"" {  } { { "../modules/game/top.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch game:inst\|stopwatch:sw " "Elaborating entity \"stopwatch\" for hierarchy \"game:inst\|stopwatch:sw\"" {  } { { "../modules/game/top.v" "sw" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency game:inst\|stopwatch:sw\|frequency:fd " "Elaborating entity \"frequency\" for hierarchy \"game:inst\|stopwatch:sw\|frequency:fd\"" {  } { { "../modules/game/stopwatch.v" "fd" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611583 "|top|game:inst|stopwatch:sw|frequency:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score game:inst\|score:sc " "Elaborating entity \"score\" for hierarchy \"game:inst\|score:sc\"" {  } { { "../modules/game/top.v" "sc" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(15) " "Verilog HDL assignment warning at score.v(15): truncated value with size 32 to match size of target (7)" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611583 "|top|game:inst|score:sc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(19) " "Verilog HDL assignment warning at score.v(19): truncated value with size 32 to match size of target (7)" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611583 "|top|game:inst|score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_selector game:inst\|map_selector:ms " "Elaborating entity \"map_selector\" for hierarchy \"game:inst\|map_selector:ms\"" {  } { { "../modules/game/top.v" "ms" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_maps game:inst\|map_selector:ms\|define_maps:dm " "Elaborating entity \"define_maps\" for hierarchy \"game:inst\|map_selector:ms\|define_maps:dm\"" {  } { { "../modules/game/map_selector.v" "dm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random game:inst\|map_selector:ms\|random:r " "Elaborating entity \"random\" for hierarchy \"game:inst\|map_selector:ms\|random:r\"" {  } { { "../modules/game/map_selector.v" "r" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine game:inst\|state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"game:inst\|state_machine:sm\"" {  } { { "../modules/game/top.v" "sm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(56) " "Verilog HDL assignment warning at state_machine.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611853 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(57) " "Verilog HDL assignment warning at state_machine.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611853 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(58) " "Verilog HDL assignment warning at state_machine.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611853 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(64) " "Verilog HDL assignment warning at state_machine.v(64): truncated value with size 32 to match size of target (7)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611853 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 state_machine.v(65) " "Verilog HDL assignment warning at state_machine.v(65): truncated value with size 32 to match size of target (8)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611853 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 state_machine.v(66) " "Verilog HDL assignment warning at state_machine.v(66): truncated value with size 32 to match size of target (9)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611853 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state_machine.v(157) " "Verilog HDL Case Statement warning at state_machine.v(157): incomplete case statement has no default case item" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 157 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752707611853 "|top|game:inst|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_updater game:inst\|state_machine:sm\|board_updater:b_up " "Elaborating entity \"board_updater\" for hierarchy \"game:inst\|state_machine:sm\|board_updater:b_up\"" {  } { { "../modules/game/state_machine.v" "b_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611853 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "board_updater.v(56) " "Verilog HDL Case Statement warning at board_updater.v(56): incomplete case statement has no default case item" {  } { { "../modules/game/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752707611860 "|top|game:inst|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "board_updater.v(56) " "Verilog HDL Case Statement information at board_updater.v(56): all case item expressions in this case statement are onehot" {  } { { "../modules/game/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752707611860 "|top|game:inst|state_machine:sm|board_updater:b_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_updater game:inst\|state_machine:sm\|position_updater:pos_up " "Elaborating entity \"position_updater\" for hierarchy \"game:inst\|state_machine:sm\|position_updater:pos_up\"" {  } { { "../modules/game/state_machine.v" "pos_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611861 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "position_updater.v(33) " "Verilog HDL Case Statement warning at position_updater.v(33): incomplete case statement has no default case item" {  } { { "../modules/game/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/position_updater.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752707611861 "|top|game:inst|state_machine:sm|position_updater:pos_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_selector game:inst\|state_machine:sm\|difficulty_selector:d_sel " "Elaborating entity \"difficulty_selector\" for hierarchy \"game:inst\|state_machine:sm\|difficulty_selector:d_sel\"" {  } { { "../modules/game/state_machine.v" "d_sel" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory game:inst\|state_machine:sm\|victory:v " "Elaborating entity \"victory\" for hierarchy \"game:inst\|state_machine:sm\|victory:v\"" {  } { { "../modules/game/state_machine.v" "v" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "defeat game:inst\|state_machine:sm\|defeat:d " "Elaborating entity \"defeat\" for hierarchy \"game:inst\|state_machine:sm\|defeat:d\"" {  } { { "../modules/game/state_machine.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst4 " "Elaborating entity \"UART\" for hierarchy \"UART:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 440 1640 1840 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(41) " "Verilog HDL assignment warning at UART.v(41): truncated value with size 32 to match size of target (16)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(50) " "Verilog HDL assignment warning at UART.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART.v(53) " "Verilog HDL assignment warning at UART.v(53): truncated value with size 32 to match size of target (1)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(58) " "Verilog HDL assignment warning at UART.v(58): truncated value with size 32 to match size of target (16)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "UART.v(61) " "Verilog HDL Case Statement warning at UART.v(61): case item expression never matches the case expression" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(101) " "Verilog HDL assignment warning at UART.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(110) " "Verilog HDL assignment warning at UART.v(110): truncated value with size 32 to match size of target (16)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data UART.v(6) " "Output port \"rx_data\" at UART.v(6) has no driver" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 "|top|UART:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorUART ControladorUART:inst3 " "Elaborating entity \"ControladorUART\" for hierarchy \"ControladorUART:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1168 1392 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControladorPrincipal.v(91) " "Verilog HDL Case Statement warning at ControladorPrincipal.v(91): incomplete case statement has no default case item" {  } { { "../modules/communicator/ControladorPrincipal.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/ControladorPrincipal.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752707611863 "|top|ControladorUART:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "communicator communicator:inst1 " "Elaborating entity \"communicator\" for hierarchy \"communicator:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 136 816 1056 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendStartGame communicator:inst1\|SendStartGame:send_start_game " "Elaborating entity \"SendStartGame\" for hierarchy \"communicator:inst1\|SendStartGame:send_start_game\"" {  } { { "../modules/communicator/MainController.v" "send_start_game" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendStartGame:send_start_game\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendStartGame:send_start_game\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendStart.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendStart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611866 "|top|communicator:inst1|SendStartGame:send_start_game|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611866 "|top|communicator:inst1|SendStartGame:send_start_game|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendGameDificulty communicator:inst1\|SendGameDificulty:send_game_dificulty " "Elaborating entity \"SendGameDificulty\" for hierarchy \"communicator:inst1\|SendGameDificulty:send_game_dificulty\"" {  } { { "../modules/communicator/MainController.v" "send_game_dificulty" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendGameDificulty:send_game_dificulty\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendGameDificulty:send_game_dificulty\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendDificulty.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendDificulty.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611867 "|top|communicator:inst1|SendGameDificulty:send_game_dificulty|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611867 "|top|communicator:inst1|SendGameDificulty:send_game_dificulty|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendFullMap communicator:inst1\|SendFullMap:map_sender " "Elaborating entity \"SendFullMap\" for hierarchy \"communicator:inst1\|SendFullMap:map_sender\"" {  } { { "../modules/communicator/MainController.v" "map_sender" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendFullMap:map_sender\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendFullMap:map_sender\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendFullMap.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendFullMap.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611868 "|top|communicator:inst1|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "328 8 PayloadController.v(91) " "Verilog HDL assignment warning at PayloadController.v(91): truncated value with size 328 to match size of target (8)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611868 "|top|communicator:inst1|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611868 "|top|communicator:inst1|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendGameStatus communicator:inst1\|SendGameStatus:status_sender " "Elaborating entity \"SendGameStatus\" for hierarchy \"communicator:inst1\|SendGameStatus:status_sender\"" {  } { { "../modules/communicator/MainController.v" "status_sender" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendGameStatus:status_sender\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendGameStatus:status_sender\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendGameStatus.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendGameStatus.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611870 "|top|communicator:inst1|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "184 8 PayloadController.v(88) " "Verilog HDL assignment warning at PayloadController.v(88): truncated value with size 184 to match size of target (8)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611870 "|top|communicator:inst1|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611870 "|top|communicator:inst1|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendEndGame communicator:inst1\|SendEndGame:send_eng_game " "Elaborating entity \"SendEndGame\" for hierarchy \"communicator:inst1\|SendEndGame:send_eng_game\"" {  } { { "../modules/communicator/MainController.v" "send_eng_game" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendEndGame:send_eng_game\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendEndGame:send_eng_game\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendEndGame.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendEndGame.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707611870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611871 "|top|communicator:inst1|SendEndGame:send_eng_game|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707611871 "|top|communicator:inst1|SendEndGame:send_eng_game|PayloadController:payload_controller"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Mod0\"" {  } { { "../modules/game/state_machine.v" "Mod0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707617880 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Mod1\"" {  } { { "../modules/game/state_machine.v" "Mod1" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707617880 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Div0\"" {  } { { "../modules/game/state_machine.v" "Div0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707617880 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Div1\"" {  } { { "../modules/game/state_machine.v" "Div1" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707617880 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Mod2\"" {  } { { "../modules/game/state_machine.v" "Mod2" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707617880 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Mod3\"" {  } { { "../modules/game/state_machine.v" "Mod3" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707617880 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Div2\"" {  } { { "../modules/game/state_machine.v" "Div2" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707617880 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game:inst\|score:sc\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game:inst\|score:sc\|Mult0\"" {  } { { "../modules/game/score.v" "Mult0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707617880 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|score:sc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|score:sc\|Div0\"" {  } { { "../modules/game/score.v" "Div0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707617880 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752707617880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Mod0\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707617892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Mod0 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617892 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707617892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707617909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707617909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707617910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707617910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707617912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707617912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707617929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707617929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707617946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707617946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Mod1\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707617948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Mod1 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617948 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707617948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707617965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707617965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707617966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707617966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707617968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707617968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Div0\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707617971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Div0 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617971 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707617971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707617987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707617987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Div1\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707617990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Div1 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707617990 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707617990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Mod3\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707618011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Mod3 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618011 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707618011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_j9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Div2\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707618035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Div2 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618035 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707618035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lhm " "Found entity 1: lpm_divide_lhm" {  } { { "db/lpm_divide_lhm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_lhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_e4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|score:sc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game:inst\|score:sc\|lpm_mult:Mult0\"" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707618061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|score:sc\|lpm_mult:Mult0 " "Instantiated megafunction \"game:inst\|score:sc\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618061 ""}  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707618061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/mult_fft.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|score:sc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"game:inst\|score:sc\|lpm_divide:Div0\"" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707618080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|score:sc\|lpm_divide:Div0 " "Instantiated megafunction \"game:inst\|score:sc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707618080 ""}  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707618080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_4jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707618108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707618108 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752707618319 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "35 " "Ignored 35 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "35 " "Ignored 35 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1752707618332 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1752707618332 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 5 -1 0 } } { "../modules/game/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752707618339 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752707618339 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_ready GND " "Pin \"rx_ready\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 496 1840 2016 512 "rx_ready" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|rx_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] GND " "Pin \"d3\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 256 432 608 272 "d3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|d3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[7\] GND " "Pin \"rx_data\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|rx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[6\] GND " "Pin \"rx_data\[6\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|rx_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[5\] GND " "Pin \"rx_data\[5\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|rx_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[4\] GND " "Pin \"rx_data\[4\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|rx_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[3\] GND " "Pin \"rx_data\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|rx_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[2\] GND " "Pin \"rx_data\[2\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|rx_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[1\] GND " "Pin \"rx_data\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|rx_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[0\] GND " "Pin \"rx_data\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707618940 "|top|rx_data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752707618940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752707618991 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752707620794 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "game:inst\|state_machine:sm\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"game:inst\|state_machine:sm\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_84f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707620800 ""} { "Info" "ISCL_SCL_CELL_NAME" "game:inst\|score:sc\|lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_27_result_int\[0\]~16 " "Logic cell \"game:inst\|score:sc\|lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_27_result_int\[0\]~16\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_27_result_int\[0\]~16" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_c7f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707620800 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1752707620800 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "UART_Memoria 24 " "Ignored 24 assignments for entity \"UART_Memoria\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity UART_Memoria -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707620817 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1752707620817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752707620911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707620911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 496 1472 1640 512 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707620993 "|top|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1752707620993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2195 " "Implemented 2195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752707620994 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752707620994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2106 " "Implemented 2106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752707620994 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1752707620994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752707620994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752707621002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 20:13:41 2025 " "Processing ended: Wed Jul 16 20:13:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752707621002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752707621002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752707621002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707621002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1752707621965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752707621965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 20:13:41 2025 " "Processing started: Wed Jul 16 20:13:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752707621965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1752707621965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1752707621965 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1752707621979 ""}
{ "Info" "0" "" "Project  = sudoku" {  } {  } 0 0 "Project  = sudoku" 0 0 "Fitter" 0 0 1752707621980 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1752707621980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1752707622016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1752707622016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1752707622023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752707622045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752707622045 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1752707622239 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1752707622241 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752707622271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752707622271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752707622271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752707622271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1752707622271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 4541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752707622273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752707622273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 4545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752707622273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 4547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752707622273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 4549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752707622273 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1752707622273 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1752707622274 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 85 " "No exact pin location assignment(s) for 9 pins of 85 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1752707622771 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1752707623019 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1752707623019 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1752707623031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1752707623031 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1752707623032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752707623177 ""}  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 72 -600 -432 88 "clk" "" } } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 4535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752707623177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:inst\|frequency:game_frequency\|out_clk  " "Automatically promoted node game:inst\|frequency:game_frequency\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752707623177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game:inst\|frequency:game_frequency\|out_clk~0 " "Destination node game:inst\|frequency:game_frequency\|out_clk~0" {  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752707623177 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752707623177 ""}  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752707623177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "Automatically promoted node game:inst\|stopwatch:sw\|frequency:fd\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752707623177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "game:inst\|stopwatch:sw\|frequency:fd\|out_clk~0 " "Destination node game:inst\|stopwatch:sw\|frequency:fd\|out_clk~0" {  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 3421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752707623177 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752707623177 ""}  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752707623177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1752707623369 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752707623370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752707623371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752707623372 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752707623374 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1752707623376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1752707623421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1752707623422 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1752707623422 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 0 9 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1752707623427 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1752707623427 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1752707623427 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752707623428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752707623428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752707623428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752707623428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752707623428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752707623428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 12 60 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752707623428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 69 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752707623428 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1752707623428 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1752707623428 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_A_B " "Node \"PIN_A_B\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIN_A_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_DOWN_Y " "Node \"PIN_DOWN_Y\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIN_DOWN_Y" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_LEFT_X " "Node \"PIN_LEFT_X\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIN_LEFT_X" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_RIGHT_MODE " "Node \"PIN_RIGHT_MODE\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIN_RIGHT_MODE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_START_C " "Node \"PIN_START_C\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIN_START_C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_UP_Z " "Node \"PIN_UP_Z\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIN_UP_Z" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock " "Node \"clock\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rs232_0_UART_RXD " "Node \"rs232_0_UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rs232_0_UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rs232_0_UART_TXD " "Node \"rs232_0_UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rs232_0_UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "select " "Node \"select\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "select" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "start " "Node \"start\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test " "Node \"test\" is assigned to location or region, but does not exist in design" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andreojr/intelFPGA/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "test" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752707623674 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1752707623674 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752707623674 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1752707623677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1752707624587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752707624871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1752707624898 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1752707627870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752707627870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1752707628138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1752707629953 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1752707629953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1752707631487 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1752707631487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752707631488 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1752707631566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752707631576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752707631787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752707631788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752707632055 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752707632372 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1752707632670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andreojr/dev/edu/engg52/sudoku/quartus/output_files/top.fit.smsg " "Generated suppressed messages file /home/andreojr/dev/edu/engg52/sudoku/quartus/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1752707632757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1641 " "Peak virtual memory: 1641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752707633037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 20:13:53 2025 " "Processing ended: Wed Jul 16 20:13:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752707633037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752707633037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752707633037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1752707633037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1752707633965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752707633965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 20:13:53 2025 " "Processing started: Wed Jul 16 20:13:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752707633965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1752707633965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1752707633965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1752707634068 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1752707635251 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1752707635297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752707635408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 20:13:55 2025 " "Processing ended: Wed Jul 16 20:13:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752707635408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752707635408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752707635408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1752707635408 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1752707636046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1752707636346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752707636346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 20:13:56 2025 " "Processing started: Wed Jul 16 20:13:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752707636346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752707636346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sudoku -c top " "Command: quartus_sta sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752707636346 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1752707636362 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "UART_Memoria 24 " "Ignored 24 assignments for entity \"UART_Memoria\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity UART_Memoria -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707636402 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1752707636402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1752707636428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1752707636428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707636451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707636451 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1752707636732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707636733 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:inst\|stopwatch:sw\|frequency:fd\|out_clk game:inst\|stopwatch:sw\|frequency:fd\|out_clk " "create_clock -period 1.000 -name game:inst\|stopwatch:sw\|frequency:fd\|out_clk game:inst\|stopwatch:sw\|frequency:fd\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752707636738 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752707636738 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game:inst\|frequency:game_frequency\|out_clk game:inst\|frequency:game_frequency\|out_clk " "create_clock -period 1.000 -name game:inst\|frequency:game_frequency\|out_clk game:inst\|frequency:game_frequency\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752707636738 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752707636738 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752707636742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752707636742 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752707636743 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752707636747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752707636783 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752707636783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -90.494 " "Worst-case setup slack is -90.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -90.494           -1670.699 clk  " "  -90.494           -1670.699 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.862           -1166.694 game:inst\|frequency:game_frequency\|out_clk  " "   -8.862           -1166.694 game:inst\|frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.597             -69.403 game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "   -3.597             -69.403 game:inst\|stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707636783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.443 " "Worst-case hold slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clk  " "    0.443               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 game:inst\|frequency:game_frequency\|out_clk  " "    0.445               0.000 game:inst\|frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "    0.445               0.000 game:inst\|stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707636786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752707636787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752707636787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -487.762 clk  " "   -3.000            -487.762 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -270.634 game:inst\|frequency:game_frequency\|out_clk  " "   -1.487            -270.634 game:inst\|frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "   -1.487             -32.714 game:inst\|stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707636788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707636788 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752707636991 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752707636991 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752707636993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752707637004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752707637293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752707637364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752707637373 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752707637373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.764 " "Worst-case setup slack is -82.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.764           -1526.179 clk  " "  -82.764           -1526.179 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.218           -1073.904 game:inst\|frequency:game_frequency\|out_clk  " "   -8.218           -1073.904 game:inst\|frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.252             -63.092 game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "   -3.252             -63.092 game:inst\|stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707637374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.392 " "Worst-case hold slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk  " "    0.392               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 game:inst\|frequency:game_frequency\|out_clk  " "    0.393               0.000 game:inst\|frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "    0.394               0.000 game:inst\|stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707637378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752707637379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752707637380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -487.762 clk  " "   -3.000            -487.762 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -270.634 game:inst\|frequency:game_frequency\|out_clk  " "   -1.487            -270.634 game:inst\|frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "   -1.487             -32.714 game:inst\|stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707637381 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752707637586 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752707637586 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752707637588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752707637667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752707637670 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752707637670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.057 " "Worst-case setup slack is -38.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.057            -525.760 clk  " "  -38.057            -525.760 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.292            -411.491 game:inst\|frequency:game_frequency\|out_clk  " "   -3.292            -411.491 game:inst\|frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.988             -17.388 game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "   -0.988             -17.388 game:inst\|stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707637672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk  " "    0.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 game:inst\|frequency:game_frequency\|out_clk  " "    0.182               0.000 game:inst\|frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "    0.183               0.000 game:inst\|stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707637676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752707637678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752707637679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -349.032 clk  " "   -3.000            -349.032 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -182.000 game:inst\|frequency:game_frequency\|out_clk  " "   -1.000            -182.000 game:inst\|frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 game:inst\|stopwatch:sw\|frequency:fd\|out_clk  " "   -1.000             -22.000 game:inst\|stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752707637681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752707637681 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752707637894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752707637894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752707637894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752707637894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.653 ns " "Worst Case Available Settling Time: 0.653 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752707637894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752707637894 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752707637894 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752707638101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752707638104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752707638141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 20:13:58 2025 " "Processing ended: Wed Jul 16 20:13:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752707638141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752707638141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752707638141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752707638141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1752707639064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752707639065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 20:13:59 2025 " "Processing started: Wed Jul 16 20:13:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752707639065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752707639065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752707639065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1752707639186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo /home/andreojr/dev/edu/engg52/sudoku/quartus/simulation/questa/ simulation " "Generated file top.vo in folder \"/home/andreojr/dev/edu/engg52/sudoku/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752707639352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752707639368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 20:13:59 2025 " "Processing ended: Wed Jul 16 20:13:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752707639368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752707639368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752707639368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752707639368 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus Prime Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752707639961 ""}
