--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml practica2.twx
practica2.ncd practica2.pcf

Design file:              practica2.ncd
Physical constraint file: practica2.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
leds<0>     |    1.149(R)|   -0.201(R)|clk_BUFGP         |   0.000|
leds<1>     |    0.833(R)|    0.063(R)|clk_BUFGP         |   0.000|
leds<2>     |    0.829(R)|    0.063(R)|clk_BUFGP         |   0.000|
leds<3>     |    1.258(R)|   -0.278(R)|clk_BUFGP         |   0.000|
leds<4>     |    0.893(R)|   -0.034(R)|clk_BUFGP         |   0.000|
leds<5>     |    1.179(R)|   -0.239(R)|clk_BUFGP         |   0.000|
leds<6>     |    0.882(R)|    0.004(R)|clk_BUFGP         |   0.000|
leds<7>     |    1.244(R)|   -0.278(R)|clk_BUFGP         |   0.000|
rst         |    3.527(R)|   -0.555(R)|clk_BUFGP         |   0.000|
rx          |    3.342(R)|   -1.221(R)|clk_BUFGP         |   0.000|
switches<0> |    2.739(R)|   -1.507(R)|clk_BUFGP         |   0.000|
switches<1> |    1.149(R)|   -0.201(R)|clk_BUFGP         |   0.000|
switches<2> |    1.209(R)|   -0.243(R)|clk_BUFGP         |   0.000|
switches<3> |    1.138(R)|   -0.182(R)|clk_BUFGP         |   0.000|
switches<4> |    1.162(R)|   -0.210(R)|clk_BUFGP         |   0.000|
switches<5> |    1.165(R)|   -0.223(R)|clk_BUFGP         |   0.000|
switches<6> |    0.858(R)|    0.031(R)|clk_BUFGP         |   0.000|
switches<7> |    1.688(R)|   -0.694(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |    9.145(R)|clk_BUFGP         |   0.000|
leds<1>     |    9.163(R)|clk_BUFGP         |   0.000|
leds<2>     |    9.631(R)|clk_BUFGP         |   0.000|
leds<3>     |    9.685(R)|clk_BUFGP         |   0.000|
leds<4>     |    9.754(R)|clk_BUFGP         |   0.000|
leds<5>     |    9.180(R)|clk_BUFGP         |   0.000|
leds<6>     |    9.461(R)|clk_BUFGP         |   0.000|
leds<7>     |    9.645(R)|clk_BUFGP         |   0.000|
switches<0> |    9.130(R)|clk_BUFGP         |   0.000|
switches<1> |    9.570(R)|clk_BUFGP         |   0.000|
switches<2> |    9.936(R)|clk_BUFGP         |   0.000|
switches<3> |    9.840(R)|clk_BUFGP         |   0.000|
switches<4> |   10.819(R)|clk_BUFGP         |   0.000|
switches<5> |    9.470(R)|clk_BUFGP         |   0.000|
switches<6> |    9.529(R)|clk_BUFGP         |   0.000|
switches<7> |   10.092(R)|clk_BUFGP         |   0.000|
tx          |    6.534(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.537|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 07 20:31:03 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



