<dec f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='1636' type='bool llvm::TargetTransformInfo::Concept::isIndexedLoadLegal(llvm::TargetTransformInfo::MemIndexedMode Mode, llvm::Type * Ty) const'/>
<ovr f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='2148' c='_ZNK4llvm19TargetTransformInfo5Model18isIndexedLoadLegalENS0_14MemIndexedModeEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Analysis/TargetTransformInfo.cpp' l='1006' u='c' c='_ZNK4llvm19TargetTransformInfo18isIndexedLoadLegalENS0_14MemIndexedModeEPNS_4TypeE'/>
