{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713046430369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713046430369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 18:13:50 2024 " "Processing started: Sat Apr 13 18:13:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713046430369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046430369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basics_of_verilog -c basics_of_verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off basics_of_verilog -c basics_of_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046430369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713046430699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713046430699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fadder " "Found entity 1: fadder" {  } { { "fadder.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/fadder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713046436685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "my_dff.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/my_dff.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713046436686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/shift_register.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713046436687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic " "Found entity 1: arithmetic" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713046436687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arithmetic " "Elaborating entity \"arithmetic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713046436702 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A arithmetic.sv(11) " "Verilog HDL Always Construct warning at arithmetic.sv(11): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B arithmetic.sv(11) " "Verilog HDL Always Construct warning at arithmetic.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A arithmetic.sv(14) " "Verilog HDL Always Construct warning at arithmetic.sv(14): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B arithmetic.sv(14) " "Verilog HDL Always Construct warning at arithmetic.sv(14): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A arithmetic.sv(17) " "Verilog HDL Always Construct warning at arithmetic.sv(17): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B arithmetic.sv(17) " "Verilog HDL Always Construct warning at arithmetic.sv(17): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A arithmetic.sv(20) " "Verilog HDL Always Construct warning at arithmetic.sv(20): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B arithmetic.sv(20) " "Verilog HDL Always Construct warning at arithmetic.sv(20): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A arithmetic.sv(23) " "Verilog HDL Always Construct warning at arithmetic.sv(23): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A arithmetic.sv(26) " "Verilog HDL Always Construct warning at arithmetic.sv(26): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B arithmetic.sv(26) " "Verilog HDL Always Construct warning at arithmetic.sv(26): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A arithmetic.sv(28) " "Verilog HDL Always Construct warning at arithmetic.sv(28): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B arithmetic.sv(28) " "Verilog HDL Always Construct warning at arithmetic.sv(28): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A arithmetic.sv(30) " "Verilog HDL Always Construct warning at arithmetic.sv(30): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithmeticoutput arithmetic.sv(6) " "Verilog HDL Always Construct warning at arithmetic.sv(6): inferring latch(es) for variable \"arithmeticoutput\", which holds its previous value in one or more paths through the always construct" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713046436703 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[0\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[0\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[1\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[1\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[2\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[2\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[3\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[3\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[4\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[4\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[5\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[5\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[6\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[6\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[7\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[7\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[8\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[8\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[9\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[9\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[10\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[10\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436706 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[11\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[11\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436707 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[12\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[12\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436707 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[13\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[13\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436707 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[14\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[14\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436707 "|arithmetic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticoutput\[15\] arithmetic.sv(6) " "Inferred latch for \"arithmeticoutput\[15\]\" at arithmetic.sv(6)" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046436707 "|arithmetic"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "arithmetic.sv" "Mod0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713046437085 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "arithmetic.sv" "Div0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713046437085 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713046437085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713046437541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713046437542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713046437542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713046437542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713046437542 ""}  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713046437542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713046437646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046437646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713046437660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046437660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713046437677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046437677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713046437705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713046437705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713046437705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713046437705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713046437705 ""}  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713046437705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/db/lpm_divide_9am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713046437741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046437741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticoutput\[9\]\$latch " "Latch arithmeticoutput\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437865 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR op\[3\] " "Ports ENA and CLR on the latch are fed by the same signal op\[3\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437865 ""}  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713046437865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticoutput\[10\]\$latch " "Latch arithmeticoutput\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR op\[3\] " "Ports ENA and CLR on the latch are fed by the same signal op\[3\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""}  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713046437866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticoutput\[11\]\$latch " "Latch arithmeticoutput\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR op\[3\] " "Ports ENA and CLR on the latch are fed by the same signal op\[3\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""}  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713046437866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticoutput\[12\]\$latch " "Latch arithmeticoutput\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR op\[3\] " "Ports ENA and CLR on the latch are fed by the same signal op\[3\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""}  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713046437866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticoutput\[13\]\$latch " "Latch arithmeticoutput\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR op\[3\] " "Ports ENA and CLR on the latch are fed by the same signal op\[3\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""}  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713046437866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticoutput\[14\]\$latch " "Latch arithmeticoutput\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR op\[3\] " "Ports ENA and CLR on the latch are fed by the same signal op\[3\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""}  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713046437866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithmeticoutput\[15\]\$latch " "Latch arithmeticoutput\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR op\[3\] " "Ports ENA and CLR on the latch are fed by the same signal op\[3\]" {  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713046437866 ""}  } { { "arithmetic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/verilog_examples/basics_of_verilog/arithmetic.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713046437866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713046438077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713046438474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713046438474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713046438564 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713046438564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Implemented 242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713046438564 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713046438564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713046438564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713046438583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 18:13:58 2024 " "Processing ended: Sat Apr 13 18:13:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713046438583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713046438583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713046438583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713046438583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713046439721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713046439722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 18:13:59 2024 " "Processing started: Sat Apr 13 18:13:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713046439722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713046439722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off basics_of_verilog -c basics_of_verilog " "Command: quartus_fit --read_settings_files=off --write_settings_files=off basics_of_verilog -c basics_of_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713046439722 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713046439806 ""}
{ "Info" "0" "" "Project  = basics_of_verilog" {  } {  } 0 0 "Project  = basics_of_verilog" 0 0 "Fitter" 0 0 1713046439807 ""}
{ "Info" "0" "" "Revision = basics_of_verilog" {  } {  } 0 0 "Revision = basics_of_verilog" 0 0 "Fitter" 0 0 1713046439807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713046439923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713046439923 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "basics_of_verilog 5CSXFC6D6F31A7 " "Selected device 5CSXFC6D6F31A7 for design \"basics_of_verilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713046439929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713046439975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713046439975 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713046440299 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713046440340 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713046440417 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713046440624 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713046448046 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713046448141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713046448159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713046448160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713046448160 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713046448160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713046448161 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713046448161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713046448161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713046448161 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713046448161 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713046448180 ""}
