

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Tue Dec  6 21:49:14 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  276|  276|  277|  277|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                              |                    |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module       | min | max | min | max |   Type  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_digitrec_Conv1d_fu_41     |digitrec_Conv1d     |  169|  169|  169|  169|   none  |
        |grp_digitrec_MatVecMul_fu_51  |digitrec_MatVecMul  |   71|   71|   71|   71|   none  |
        |grp_digitrec_DotProd_fu_61    |digitrec_DotProd    |   17|   17|   17|   17|   none  |
        |grp_digitrec_VVadd_fu_70      |digitrec_VVadd      |   12|   12|   12|   12|   none  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    260|    8186|   9786|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|    260|    8198|   9806|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|    118|       7|     18|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+------+------+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------+--------------------+---------+-------+------+------+
    |grp_digitrec_Conv1d_fu_41     |digitrec_Conv1d     |        0|    216|  7129|  9334|
    |grp_digitrec_DotProd_fu_61    |digitrec_DotProd    |        0|      4|    47|    45|
    |grp_digitrec_MatVecMul_fu_51  |digitrec_MatVecMul  |        0|     40|   996|   364|
    |grp_digitrec_VVadd_fu_70      |digitrec_VVadd      |        0|      0|    14|    43|
    +------------------------------+--------------------+---------+-------+------+------+
    |Total                         |                    |        0|    260|  8186|  9786|
    +------------------------------+--------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |   4|          5|    4|         20|
    |a_address1  |   4|          3|    4|         12|
    |a_ce0       |   1|          5|    1|          5|
    |a_ce1       |   1|          3|    1|          3|
    |ap_NS_fsm   |   4|          9|    1|          9|
    |b_address0  |   4|          4|    4|         16|
    |b_ce0       |   1|          4|    1|          4|
    |b_ce1       |   1|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |  20|         35|   17|         71|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                     |  8|   0|    8|          0|
    |ap_reg_grp_digitrec_Conv1d_fu_41_ap_start     |  1|   0|    1|          0|
    |ap_reg_grp_digitrec_DotProd_fu_61_ap_start    |  1|   0|    1|          0|
    |ap_reg_grp_digitrec_MatVecMul_fu_51_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_digitrec_VVadd_fu_70_ap_start      |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 12|   0|   12|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_return        | out |    4| ap_ctrl_hs |   digitrec   | return value |
|a_address0       | out |    4|  ap_memory |       a      |     array    |
|a_ce0            | out |    1|  ap_memory |       a      |     array    |
|a_q0             |  in |   32|  ap_memory |       a      |     array    |
|a_address1       | out |    4|  ap_memory |       a      |     array    |
|a_ce1            | out |    1|  ap_memory |       a      |     array    |
|a_q1             |  in |   32|  ap_memory |       a      |     array    |
|b_address0       | out |    4|  ap_memory |       b      |     array    |
|b_ce0            | out |    1|  ap_memory |       b      |     array    |
|b_q0             |  in |   32|  ap_memory |       b      |     array    |
|b_address1       | out |    4|  ap_memory |       b      |     array    |
|b_ce1            | out |    1|  ap_memory |       b      |     array    |
|b_q1             |  in |   32|  ap_memory |       b      |     array    |
|c_address0       | out |    4|  ap_memory |       c      |     array    |
|c_ce0            | out |    1|  ap_memory |       c      |     array    |
|c_we0            | out |    1|  ap_memory |       c      |     array    |
|c_d0             | out |   32|  ap_memory |       c      |     array    |
|res              | out |   32|   ap_vld   |      res     |    pointer   |
|res_ap_vld       | out |    1|   ap_vld   |      res     |    pointer   |
|conv1d_address0  | out |    5|  ap_memory |    conv1d    |     array    |
|conv1d_ce0       | out |    1|  ap_memory |    conv1d    |     array    |
|conv1d_we0       | out |    1|  ap_memory |    conv1d    |     array    |
|conv1d_d0        | out |   32|  ap_memory |    conv1d    |     array    |
|A_r_address0     | out |    7|  ap_memory |      A_r     |     array    |
|A_r_ce0          | out |    1|  ap_memory |      A_r     |     array    |
|A_r_q0           |  in |   32|  ap_memory |      A_r     |     array    |
|A_r_address1     | out |    7|  ap_memory |      A_r     |     array    |
|A_r_ce1          | out |    1|  ap_memory |      A_r     |     array    |
|A_r_q1           |  in |   32|  ap_memory |      A_r     |     array    |
|d_address0       | out |    4|  ap_memory |       d      |     array    |
|d_ce0            | out |    1|  ap_memory |       d      |     array    |
|d_we0            | out |    1|  ap_memory |       d      |     array    |
|d_d0             | out |   32|  ap_memory |       d      |     array    |
|d_q0             |  in |   32|  ap_memory |       d      |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

