////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2006-2008 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// (; MStar; Confidential; Information; ) by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//


//****************************************************
// DDR3-1866
//****************************************************
code U8 BWTABLE_COM[][REG_BW_ADDR_SIZE+REG_BW_BANK_SIZE+REG_BW_MASK_SIZE+1] =
{//Reg          Bank  Mask  Value
 { REG(0x101240), 0xFF, 0xFF, 0x15 },
 { REG(0x101241), 0xFF, 0xFF, 0x80 },
 { REG(0x101242), 0xFF, 0xFF, 0x08 },
 { REG(0x101243), 0xFF, 0xFF, 0x20 },
 { REG(0x101244), 0xFF, 0xFF, 0x00 },
 { REG(0x101245), 0xFF, 0xFF, 0x04 },
 { REG(0x101248), 0xFF, 0xFF, 0xFF },
 { REG(0x101249), 0xFF, 0xFF, 0xFF },
 { REG(0x101260), 0xFF, 0xFF, 0x15 },
 { REG(0x101261), 0xFF, 0xFF, 0x80 },
 { REG(0x101262), 0xFF, 0xFF, 0x08 },
 { REG(0x101263), 0xFF, 0xFF, 0x20 },
 { REG(0x101264), 0xFF, 0xFF, 0x00 },
 { REG(0x101265), 0xFF, 0xFF, 0x04 },
 { REG(0x101268), 0xFF, 0xFF, 0xFF },
 { REG(0x101269), 0xFF, 0xFF, 0xFF },
 { REG(0x101280), 0xFF, 0xFF, 0x15 },
 { REG(0x101281), 0xFF, 0xFF, 0x80 },
 { REG(0x101282), 0xFF, 0xFF, 0x08 },
 { REG(0x101283), 0xFF, 0xFF, 0x20 },
 { REG(0x101284), 0xFF, 0xFF, 0x00 },
 { REG(0x101285), 0xFF, 0xFF, 0x04 },
 { REG(0x101288), 0xFF, 0xFF, 0xFF },
 { REG(0x101289), 0xFF, 0xFF, 0xFF },
 { REG(0x1012A0), 0xFF, 0xFF, 0x15 },
 { REG(0x1012A1), 0xFF, 0xFF, 0x80 },
 { REG(0x1012A2), 0xFF, 0xFF, 0x08 },
 { REG(0x1012A3), 0xFF, 0xFF, 0x20 },
 { REG(0x1012A4), 0xFF, 0xFF, 0x00 },
 { REG(0x1012A5), 0xFF, 0xFF, 0x04 },
 { REG(0x1012A8), 0xFF, 0xFF, 0xFF },
 { REG(0x1012A9), 0xFF, 0xFF, 0xFF },
 { REG(0x1012FE), 0xFF, 0xFF, 0xE1 },
 { REG(0x1012FF), 0xFF, 0x1F, 0x09 },
 { REG(0x100640), 0xFF, 0xFF, 0x15 },
 { REG(0x100641), 0xFF, 0xFF, 0x80 },
 { REG(0x100642), 0xFF, 0xFF, 0x08 },
 { REG(0x100643), 0xFF, 0xFF, 0x20 },
 { REG(0x100644), 0xFF, 0xFF, 0x00 },
 { REG(0x100645), 0xFF, 0xFF, 0x04 },
 { REG(0x100648), 0xFF, 0xFF, 0xFF },
 { REG(0x100649), 0xFF, 0xFF, 0xFF },
 { REG(0x100660), 0xFF, 0xFF, 0x15 },
 { REG(0x100661), 0xFF, 0xFF, 0x80 },
 { REG(0x100662), 0xFF, 0xFF, 0x08 },
 { REG(0x100663), 0xFF, 0xFF, 0x20 },
 { REG(0x100664), 0xFF, 0xFF, 0x00 },
 { REG(0x100665), 0xFF, 0xFF, 0x04 },
 { REG(0x100668), 0xFF, 0xFF, 0xFF },
 { REG(0x100669), 0xFF, 0xFF, 0xFF },
 { REG(0x100680), 0xFF, 0xFF, 0x15 },
 { REG(0x100681), 0xFF, 0xFF, 0x80 },
 { REG(0x100682), 0xFF, 0xFF, 0x08 },
 { REG(0x100683), 0xFF, 0xFF, 0x20 },
 { REG(0x100684), 0xFF, 0xFF, 0x00 },
 { REG(0x100685), 0xFF, 0xFF, 0x04 },
 { REG(0x100688), 0xFF, 0xFF, 0xFF },
 { REG(0x100689), 0xFF, 0xFF, 0xFF },
 { REG(0x1006A0), 0xFF, 0xFF, 0x15 },
 { REG(0x1006A1), 0xFF, 0xFF, 0x80 },
 { REG(0x1006A2), 0xFF, 0xFF, 0x08 },
 { REG(0x1006A3), 0xFF, 0xFF, 0x20 },
 { REG(0x1006A4), 0xFF, 0xFF, 0x00 },
 { REG(0x1006A5), 0xFF, 0xFF, 0x04 },
 { REG(0x1006A8), 0xFF, 0xFF, 0xFF },
 { REG(0x1006A9), 0xFF, 0xFF, 0xFF },
 { REG(0x161500), 0xFF, 0xFF, 0x15 },
 { REG(0x161501), 0xFF, 0xFF, 0x80 },
 { REG(0x161502), 0xFF, 0xFF, 0x08 },
 { REG(0x161503), 0xFF, 0xFF, 0x20 },
 { REG(0x161504), 0xFF, 0xFF, 0x00 },
 { REG(0x161505), 0xFF, 0xFF, 0x04 },
 { REG(0x161508), 0xFF, 0xFF, 0xFF },
 { REG(0x161509), 0xFF, 0xFF, 0xFF },
 { REG(0x16151C), 0xFF, 0xFF, 0x00 },
 { REG(0x16151D), 0xFF, 0xFF, 0x00 },
 { REG(0x161520), 0xFF, 0xFF, 0x15 },
 { REG(0x161521), 0xFF, 0xFF, 0x80 },
 { REG(0x161522), 0xFF, 0xFF, 0x20 },
 { REG(0x161523), 0xFF, 0xFF, 0x20 },
 { REG(0x161524), 0xFF, 0xFF, 0x00 },
 { REG(0x161525), 0xFF, 0xFF, 0x04 },
 { REG(0x161528), 0xFF, 0xFF, 0xFF },
 { REG(0x161529), 0xFF, 0xFF, 0xFF },
 { REG(0x1615BE), 0xFF, 0xFF, 0x90 },//Same mark
 { REG(0x1615BF), 0xFF, 0xFF, 0x01 },//Same mark
 { REG(0x1615CC), 0xFF, 0xFF, 0x18 },
 { REG(0x1615CD), 0xFF, 0xFF, 0x04 },
 { REG(0x1615CE), 0xFF, 0xFF, 0x02 },
 { REG(0x1615CF), 0xFF, 0xFF, 0x00 },
 { REG(0x1615E2), 0xFF, 0xFF, 0x1E },
 { REG(0x1615E3), 0xFF, 0xFF, 0x00 },
 { REG(0x1615E8), 0xFF, 0xFF, 0x18 },
 { REG(0x1615E9), 0xFF, 0xFF, 0x00 },
 { REG(0x1615EA), 0xFF, 0xFF, 0x18 },
 { REG(0x1615EB), 0xFF, 0xFF, 0x04 },
 { REG(0x1615EC), 0xFF, 0xFF, 0x02 },
 { REG(0x1615ED), 0xFF, 0xFF, 0x02 },
 { REG(0x1615FE), 0xFF, 0xFF, 0xD2 },
 { REG(0x1615FF), 0xFF, 0xFF, 0x03 },
 { REG(0x1615E0), 0xFF, 0xFF, 0x02 },//Same mark
 { REG(0x1615E1), 0xFF, 0xFF, 0x00 },//Same mark
 { REG(0x162202), 0xFF, 0xFF, 0x08 },
 { REG(0x162203), 0xFF, 0xFF, 0x20 },
 { REG(0x162204), 0xFF, 0xFF, 0x00 },
 { REG(0x162205), 0xFF, 0xFF, 0x04 },
 { REG(0x162208), 0xFF, 0xFF, 0xFF },
 { REG(0x162209), 0xFF, 0xFF, 0xFF },
 { REG(0x162220), 0xFF, 0xFF, 0x15 },
 { REG(0x162221), 0xFF, 0xFF, 0x80 },
 { REG(0x162222), 0xFF, 0xFF, 0x30 },
 { REG(0x162223), 0xFF, 0xFF, 0x20 },
 { REG(0x162224), 0xFF, 0xFF, 0x00 },
 { REG(0x162225), 0xFF, 0xFF, 0x04 },
 { REG(0x162228), 0xFF, 0xFF, 0xFF },
 { REG(0x162229), 0xFF, 0xFF, 0xFF },
 { REG(0x1622BE), 0xFF, 0xFF, 0x90 },//Same mark
 { REG(0x1622BF), 0xFF, 0xFF, 0x01 },//Same mark
 { REG(0x1622CC), 0xFF, 0xFF, 0x18 },
 { REG(0x1622CD), 0xFF, 0xFF, 0x04 },
 { REG(0x1622CE), 0xFF, 0xFF, 0x02 },
 { REG(0x1622CF), 0xFF, 0xFF, 0x00 },
 { REG(0x1622E2), 0xFF, 0xFF, 0x1E },
 { REG(0x1622E3), 0xFF, 0xFF, 0x00 },
 { REG(0x1622E8), 0xFF, 0xFF, 0x18 },
 { REG(0x1622E9), 0xFF, 0xFF, 0x00 },
 { REG(0x1622EA), 0xFF, 0xFF, 0x18 },
 { REG(0x1622EB), 0xFF, 0xFF, 0x04 },
 { REG(0x1622EC), 0xFF, 0xFF, 0x02 },
 { REG(0x1622ED), 0xFF, 0xFF, 0x02 },
 { REG(0x1622FE), 0xFF, 0xFF, 0x39 },
 { REG(0x1622FF), 0xFF, 0xFF, 0x03 },//Same mark
 { REG(0x1622E0), 0xFF, 0xFF, 0x02 },//Same mark
 { REG(0x1622E1), 0xFF, 0xFF, 0x00 },//Same mark
 { REG(0x01), 0xFF, 0x00, 0x00 },//Same mark
 { REG(REG_TABLE_END), 0x00, 0x00 }
};

code U8 BWTABLE[][REG_BW_ADDR_SIZE+REG_BW_BANK_SIZE+REG_BW_MASK_SIZE+BWTABLE_NUMS]=
{//Reg          Bank  Mask  Value
 { REG(REG_TABLE_END), 0x00, 0x00 }
};


