Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  2 10:30:53 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionOperationChaining_top_timing_summary_routed.rpt -pb firConvolutionOperationChaining_top_timing_summary_routed.pb -rpx firConvolutionOperationChaining_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionOperationChaining_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.330        0.000                      0                  810        0.121        0.000                      0                  810        2.250        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
myclk  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               1.330        0.000                      0                  810        0.121        0.000                      0                  810        2.250        0.000                       0                   258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        1.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[0]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_153
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[10]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_143
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[11]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_142
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[12]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_141
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[13]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_140
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[14]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_139
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[15]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_138
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[16]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_137
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[17]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_136
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (myclk rise@7.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 11.639 - 7.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.882     5.161    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     9.367 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product/PCOUT[18]
                         net (fo=1, routed)           0.002     9.369    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/tmp_product_n_135
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     7.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.702    11.639    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.496    12.134    
                         clock uncertainty           -0.035    12.099    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.699    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.600     1.525    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X105Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[26]/Q
                         net (fo=2, routed)           0.068     1.734    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[26]
    SLICE_X104Y23        LUT4 (Prop_lut4_I0_O)        0.045     1.779 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[26]_i_1/O
                         net (fo=1, routed)           0.000     1.779    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[26]_i_1_n_0
    SLICE_X104Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.867     2.040    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X104Y23        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[26]/C
                         clock pessimism             -0.503     1.538    
    SLICE_X104Y23        FDRE (Hold_fdre_C_D)         0.120     1.658    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     1.533    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X103Y15        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y15        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]/Q
                         net (fo=1, routed)           0.113     1.787    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188[1]
    SLICE_X104Y15        LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[1]_i_1_n_0
    SLICE_X104Y15        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.876     2.049    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X104Y15        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[1]/C
                         clock pessimism             -0.482     1.568    
    SLICE_X104Y15        FDRE (Hold_fdre_C_D)         0.120     1.688    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     1.533    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X102Y15        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y15        FDRE (Prop_fdre_C_Q)         0.164     1.697 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg[1]/Q
                         net (fo=1, routed)           0.052     1.749    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_MulnS_0_U/buff0_reg__1[1]
    SLICE_X103Y15        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.876     2.049    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X103Y15        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]/C
                         clock pessimism             -0.504     1.546    
    SLICE_X103Y15        FDRE (Hold_fdre_C_D)         0.047     1.593    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.787%)  route 0.223ns (61.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602     1.527    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X101Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y21        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[7]/Q
                         net (fo=3, routed)           0.223     1.890    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff0_reg__0_0[7]
    DSP48_X4Y8           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.960     2.133    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y8           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
                         clock pessimism             -0.482     1.651    
    DSP48_X4Y8           DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.066     1.717    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.608     1.533    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X103Y13        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg[10]/Q
                         net (fo=1, routed)           0.112     1.786    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_MulnS_0_U/buff0_reg__1[10]
    SLICE_X102Y14        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.877     2.050    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y14        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[10]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X102Y14        FDRE (Hold_fdre_C_D)         0.059     1.607    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.605     1.530    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/ap_clk
    SLICE_X102Y18        FDRE                                         r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y18        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg[13]/Q
                         net (fo=1, routed)           0.108     1.802    firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_MulnS_0_U/buff0_reg__1[13]
    SLICE_X102Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.874     2.047    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[13]/C
                         clock pessimism             -0.503     1.545    
    SLICE_X102Y17        FDRE (Hold_fdre_C_D)         0.076     1.621    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.067%)  route 0.211ns (59.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602     1.527    firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ap_clk
    SLICE_X103Y21        FDRE                                         r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y21        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/q0_reg[4]/Q
                         net (fo=3, routed)           0.211     1.879    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff0_reg__0_0[4]
    DSP48_X4Y8           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.960     2.133    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/ap_clk
    DSP48_X4Y8           DSP48E1                                      r  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
                         clock pessimism             -0.503     1.630    
    DSP48_X4Y8           DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066     1.696    firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.429%)  route 0.156ns (45.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.603     1.528    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X103Y20        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y20        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  firConvolutionOperationChaining_IP/U0/tmp_6_reg_230_reg[19]/Q
                         net (fo=2, routed)           0.156     1.824    firConvolutionOperationChaining_IP/U0/tmp_6_reg_230[19]
    SLICE_X104Y19        LUT4 (Prop_lut4_I0_O)        0.045     1.869 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[19]_i_1/O
                         net (fo=1, routed)           0.000     1.869    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[19]_i_1_n_0
    SLICE_X104Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.872     2.045    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X104Y19        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[19]/C
                         clock pessimism             -0.482     1.564    
    SLICE_X104Y19        FDRE (Hold_fdre_C_D)         0.121     1.685    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.606     1.531    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y17        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[14]/Q
                         net (fo=1, routed)           0.082     1.777    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188[14]
    SLICE_X103Y17        LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[14]_i_1/O
                         net (fo=1, routed)           0.000     1.822    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[14]_i_1_n_0
    SLICE_X103Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.874     2.047    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X103Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[14]/C
                         clock pessimism             -0.504     1.544    
    SLICE_X103Y17        FDRE (Hold_fdre_C_D)         0.092     1.636    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.606     1.531    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X102Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y17        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  firConvolutionOperationChaining_IP/U0/tmp_2_reg_188_reg[11]/Q
                         net (fo=1, routed)           0.082     1.777    firConvolutionOperationChaining_IP/U0/tmp_2_reg_188[11]
    SLICE_X103Y17        LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118[11]_i_1/O
                         net (fo=1, routed)           0.000     1.822    firConvolutionOperationChaining_IP/U0/p_pn_reg_118[11]_i_1_n_0
    SLICE_X103Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.874     2.047    firConvolutionOperationChaining_IP/U0/ap_clk
    SLICE_X103Y17        FDRE                                         r  firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[11]/C
                         clock pessimism             -0.504     1.544    
    SLICE_X103Y17        FDRE (Hold_fdre_C_D)         0.091     1.635    firConvolutionOperationChaining_IP/U0/p_pn_reg_118_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y9     firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y7     firConvolutionOperationChaining_IP/U0/firConvolutionOpedEe_U1/firConvolutionOpedEe_MulnS_0_U/buff0_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         7.000       4.845      BUFGCTRL_X0Y0  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X4Y8     firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/tmp_product/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X102Y16  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff0_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X102Y16  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff0_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X103Y22  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff0_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X102Y16  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff0_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X103Y22  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff0_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X105Y24  firConvolutionOperationChaining_IP/U0/firConvolutionOpeeOg_U2/firConvolutionOpeeOg_MulnS_1_U/buff0_reg[14]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X104Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X104Y21  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X104Y21  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X100Y20  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X104Y24  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X104Y24  firConvolutionOperationChaining_IP/U0/shiftRegister_U/firConvolutionOpebkb_ram_U/ram_reg_0_15_13_13/SP/CLK



