{"vcs1":{"timestamp_begin":1738152794.353664803, "rt":0.24, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1738152794.670198673, "rt":0.28, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1738152794.998689873, "rt":0.14, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738152794.100423604}
{"VCS_COMP_START_TIME": 1738152794.100423604}
{"VCS_COMP_END_TIME": 1738152795.208073365}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265276}}
{"vcselab": {"peak_mem": 150356}}
