module bit_extend_oreg (
	output logic [7:0] crx_out
	output logic [7:0] cry_out
	output logic [7:0] ctl_out
);

assign crx_out = 8'b1111_1111;
assign cry_out = 8'b1111_1111;
assign ctl_out = 8'b1111_0010;

endmodule